/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 09:41:37 2024 GMT
#Timing report of worst 69 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 10

#Path 1
Startpoint: data_i_serdes[9].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[9].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324783 L1 length:1 (48,44,0)-> (48,44,0))                                                    0.061     0.840
| (CHANX:1177200 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.901
| (IPIN:816102 side: (TOP,) (49,43,0)0))                                                               0.101     1.002
| (intra 'clb' routing)                                                                                0.167     1.169
data_i_serdes_reg[9].D[0] (dffre at (49,43))                                                           0.000     1.169
data arrival time                                                                                                1.169

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.169
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.083


#Path 2
Startpoint: data_i_serdes[0].inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[0].inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333529 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177177 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816116 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.165     1.225
data_i_serdes_reg[0].D[0] (dffre at (49,43))                                                           0.000     1.225
data arrival time                                                                                                1.225

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.225
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.027


#Path 3
Startpoint: data_i_serdes[7].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[7].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324711 L4 length:3 (48,44,0)-> (48,42,0))                                                    0.119     0.898
| (CHANX:1177220 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (IPIN:816112 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.165     1.225
data_i_serdes_reg[7].D[0] (dffre at (49,43))                                                           0.000     1.225
data arrival time                                                                                                1.225

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.225
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.027


#Path 4
Startpoint: data_i_serdes[6].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[6].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324767 L4 length:2 (48,44,0)-> (48,43,0))                                                    0.119     0.898
| (CHANX:1177198 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (IPIN:816117 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.165     1.225
data_i_serdes_reg[6].D[0] (dffre at (49,43))                                                           0.000     1.225
data arrival time                                                                                                1.225

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.225
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -0.027


#Path 5
Startpoint: data_i_serdes[5].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[5].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                                                    0.061     0.840
| (CHANX:1177208 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.901
| (CHANY:1327639 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.962
| (IPIN:816133 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.063
| (intra 'clb' routing)                                                                                0.210     1.273
data_i_serdes_reg[5].D[0] (dffre at (49,43))                                                          -0.000     1.273
data arrival time                                                                                                1.273

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.273
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.021


#Path 6
Startpoint: data_i_serdes[8].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[8].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324643 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1177206 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (IPIN:816105 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.221     1.280
data_i_serdes_reg[8].D[0] (dffre at (49,43))                                                           0.000     1.280
data arrival time                                                                                                1.280

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.280
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.028


#Path 7
Startpoint: data_i_serdes[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[3].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324705 L4 length:3 (48,44,0)-> (48,42,0))                                                    0.119     0.898
| (CHANX:1177202 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (CHANY:1327633 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.020
| (IPIN:816146 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.121
| (intra 'clb' routing)                                                                                0.165     1.286
data_i_serdes_reg[3].D[0] (dffre at (49,43))                                                           0.000     1.286
data arrival time                                                                                                1.286

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.286
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.034


#Path 8
Startpoint: data_i_serdes[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[2].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324769 L4 length:2 (48,44,0)-> (48,43,0))                                                    0.119     0.898
| (CHANX:1177204 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (CHANY:1327635 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.020
| (IPIN:816131 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.121
| (intra 'clb' routing)                                                                                0.167     1.288
data_i_serdes_reg[2].D[0] (dffre at (49,43))                                                           0.000     1.288
data arrival time                                                                                                1.288

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.288
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.036


#Path 9
Startpoint: data_i_serdes[4].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[4].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324625 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1177216 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     0.959
| (CHANY:1327647 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.020
| (IPIN:816137 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.121
| (intra 'clb' routing)                                                                                0.210     1.331
data_i_serdes_reg[4].D[0] (dffre at (49,43))                                                           0.000     1.331
data arrival time                                                                                                1.331

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.331
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.078


#Path 10
Startpoint: data_i_serdes[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
data_i_serdes[1].inpad[0] (.input at (48,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324798 L1 length:1 (48,44,0)-> (48,44,0))                                                    0.061     0.840
| (CHANX:1181294 L4 length:4 (49,44,0)-> (52,44,0))                                                    0.119     0.959
| (CHANY:1330621 L1 length:1 (50,44,0)-> (50,44,0))                                                    0.061     1.020
| (CHANX:1177109 L4 length:4 (50,43,0)-> (47,43,0))                                                    0.119     1.139
| (IPIN:816107 side: (TOP,) (49,43,0)0))                                                               0.101     1.240
| (intra 'clb' routing)                                                                                0.131     1.371
data_i_serdes_reg[1].D[0] (dffre at (49,43))                                                           0.000     1.371
data arrival time                                                                                                1.371

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                1.371
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.119


#Path 11
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li5_li5.in[4] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.039     1.480
$abc$1161$abc$702$li5_li5.out[0] (.names at (41,38))                                                   0.000     1.480
| (intra 'clb' routing)                                                                                0.000     1.480
wait_pll[5].D[0] (dffre at (41,38))                                                                    0.000     1.480
data arrival time                                                                                                1.480

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[5].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.480
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.162


#Path 12
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li0_li0.in[0] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.065     1.506
$abc$1161$abc$702$li0_li0.out[0] (.names at (41,38))                                                   0.000     1.506
| (intra 'clb' routing)                                                                                0.000     1.506
wait_pll[0].D[0] (dffre at (41,38))                                                                    0.000     1.506
data arrival time                                                                                                1.506

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.506
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.188


#Path 13
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li1_li1.in[1] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.065     1.506
$abc$1161$abc$702$li1_li1.out[0] (.names at (41,38))                                                   0.000     1.506
| (intra 'clb' routing)                                                                                0.000     1.506
wait_pll[1].D[0] (dffre at (41,38))                                                                    0.000     1.506
data arrival time                                                                                                1.506

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.506
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.188


#Path 14
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li2_li2.in[2] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.065     1.506
$abc$1161$abc$702$li2_li2.out[0] (.names at (41,38))                                                   0.000     1.506
| (intra 'clb' routing)                                                                                0.000     1.506
wait_pll[2].D[0] (dffre at (41,38))                                                                    0.000     1.506
data arrival time                                                                                                1.506

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[2].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.506
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.188


#Path 15
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li3_li3.in[2] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.065     1.506
$abc$1161$abc$702$li3_li3.out[0] (.names at (41,38))                                                   0.000     1.506
| (intra 'clb' routing)                                                                                0.000     1.506
wait_pll[3].D[0] (dffre at (41,38))                                                                    0.000     1.506
data arrival time                                                                                                1.506

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[3].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.506
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.188


#Path 16
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1161$abc$702$li4_li4.in[3] (.names at (41,38))                                                    0.000     1.441
| (primitive '.names' combinational delay)                                                             0.065     1.506
$abc$1161$abc$702$li4_li4.out[0] (.names at (41,38))                                                   0.000     1.506
| (intra 'clb' routing)                                                                                0.000     1.506
wait_pll[4].D[0] (dffre at (41,38))                                                                    0.000     1.506
data arrival time                                                                                                1.506

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.506
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.188


#Path 17
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                      0.000     1.441
| (primitive '.names' combinational delay)                                                             0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                     0.000     1.480
| (intra 'clb' routing)                                                                                0.066     1.546
$abc$1161$abc$702$li7_li7.in[1] (.names at (41,38))                                                    0.000     1.546
| (primitive '.names' combinational delay)                                                             0.101     1.647
$abc$1161$abc$702$li7_li7.out[0] (.names at (41,38))                                                   0.000     1.647
| (intra 'clb' routing)                                                                                0.000     1.647
wait_pll[7].D[0] (dffre at (41,38))                                                                    0.000     1.647
data arrival time                                                                                                1.647

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[7].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.647
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.330


#Path 18
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].D[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                      0.000     1.441
| (primitive '.names' combinational delay)                                                             0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                     0.000     1.480
| (intra 'clb' routing)                                                                                0.066     1.546
$abc$1161$abc$702$li6_li6.in[0] (.names at (41,38))                                                    0.000     1.546
| (primitive '.names' combinational delay)                                                             0.101     1.647
$abc$1161$abc$702$li6_li6.out[0] (.names at (41,38))                                                   0.000     1.647
| (intra 'clb' routing)                                                                                0.000     1.647
wait_pll[6].D[0] (dffre at (41,38))                                                                    0.000     1.647
data arrival time                                                                                                1.647

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[6].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                1.647
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.330


#Path 19
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[0].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 20
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[1].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[1].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 21
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[2].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[2].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 22
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[3].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[3].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 23
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[4].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[4].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 24
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[5].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[5].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 25
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[6].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[6].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 26
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].E[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                                                                  0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                                                                                                                                                                          0.000     1.375
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                                                                                                                                                                              0.000     1.441
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                                                                                                                                                                             0.000     1.480
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.546
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names at (41,38))                        0.000     1.546
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.647
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names at (41,38))                       0.000     1.647
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.647
| (OPIN:740683 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                                                     0.000     1.647
| (CHANY:1304022 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.708
| (CHANX:1156377 L1 length:1 (41,38,0)-> (41,38,0))                                                                                                                                                                                                            0.061     1.769
| (IPIN:740715 side: (TOP,) (41,38,0)0))                                                                                                                                                                                                                       0.101     1.870
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.936
wait_pll[7].E[0] (dffre at (41,38))                                                                                                                                                                                                                           -0.000     1.936
data arrival time                                                                                                                                                                                                                                                        1.936

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                                                            0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                                                            0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                                                                                                                                                                            0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                                                                                                                                                                                     0.101     1.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                                                                                                                                                                        0.000     1.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                                                                                                                                                                                       0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     1.346
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     1.346
wait_pll[7].C[0] (dffre at (41,38))                                                                                                                                                                                                                            0.000     1.346
clock uncertainty                                                                                                                                                                                                                                              0.000     1.346
cell hold time                                                                                                                                                                                                                                                -0.028     1.318
data required time                                                                                                                                                                                                                                                       1.318
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                      -1.318
data arrival time                                                                                                                                                                                                                                                        1.936
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.619


#Path 27
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[4].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[4].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 28
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[5].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[5].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 29
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[6].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[6].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 30
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[7].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[7].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 31
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[0].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 32
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[1].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[1].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 33
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[2].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[2].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 34
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                                                    0.119     1.925
| (IPIN:740743 side: (RIGHT,) (41,38,0)0))                                                             0.101     2.026
| (intra 'clb' routing)                                                                                0.066     2.092
wait_pll[3].R[0] (dffre at (41,38))                                                                    0.000     2.092
data arrival time                                                                                                2.092

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[3].C[0] (dffre at (41,38))                                                                    0.000     1.346
clock uncertainty                                                                                      0.000     1.346
cell hold time                                                                                        -0.028     1.318
data required time                                                                                               1.318
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.318
data arrival time                                                                                                2.092
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.774


#Path 35
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[9].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 36
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[8].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 37
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[7].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 38
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[6].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 39
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[5].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 40
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[4].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 41
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[3].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 42
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[2].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 43
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[1].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 44
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                                                                 0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                                                             0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                                                    0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                                                    0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                                                    0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                                                    0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                                                    0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                                                    0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                                                             0.101     1.477
| (intra 'clb' routing)                                                                                0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                                                                  0.000     1.544
| (primitive '.names' combinational delay)                                                             0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                                                                 0.000     1.687
| (intra 'clb' routing)                                                                                0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                                                               0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                                                    0.119     1.806
| (CHANY:1309948 L4 length:4 (43,39,0)-> (43,42,0))                                                    0.119     1.925
| (CHANY:1310088 L1 length:1 (43,42,0)-> (43,42,0))                                                    0.061     1.986
| (CHANX:1172868 L4 length:4 (44,42,0)-> (47,42,0))                                                    0.119     2.105
| (CHANY:1318912 L1 length:1 (46,43,0)-> (46,43,0))                                                    0.061     2.166
| (CHANX:1177100 L4 length:4 (47,43,0)-> (50,43,0))                                                    0.119     2.285
| (IPIN:816124 side: (TOP,) (49,43,0)0))                                                               0.101     2.386
| (intra 'clb' routing)                                                                                0.066     2.452
data_i_serdes_reg[0].R[0] (dffre at (49,43))                                                          -0.000     2.452
data arrival time                                                                                                2.452

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.280
clock uncertainty                                                                                      0.000     1.280
cell hold time                                                                                        -0.028     1.252
data required time                                                                                               1.252
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.252
data arrival time                                                                                                2.452
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.200


#Path 45
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[0].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 46
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[1].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 47
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[2].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 48
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[3].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 49
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[4].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 50
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[5].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 51
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[6].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 52
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[7].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 53
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[8].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 54
Startpoint: data_i_valid.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : hold

Point                                                                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                                                            0.000     0.000
data_i_valid.inpad[0] (.input at (48,44))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                                                                                                                                                                             0.119     0.959
| (CHANX:1176961 L1 length:1 (45,43,0)-> (45,43,0))                                                                                                                                                                             0.061     1.020
| (CHANY:1312909 L4 length:4 (44,43,0)-> (44,40,0))                                                                                                                                                                             0.119     1.139
| (CHANX:1168759 L1 length:1 (44,41,0)-> (44,41,0))                                                                                                                                                                             0.061     1.200
| (CHANY:1309879 L4 length:4 (43,41,0)-> (43,38,0))                                                                                                                                                                             0.119     1.319
| (CHANX:1156343 L4 length:4 (43,38,0)-> (40,38,0))                                                                                                                                                                             0.119     1.438
| (IPIN:740705 side: (TOP,) (41,38,0)0))                                                                                                                                                                                        0.101     1.538
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.605
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names at (41,38))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.099     1.704
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names at (41,38))                       0.000     1.704
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.704
| (OPIN:740679 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                                      0.000     1.704
| (CHANY:1304062 L4 length:4 (41,38,0)-> (41,41,0))                                                                                                                                                                             0.119     1.823
| (CHANY:1304206 L1 length:1 (41,41,0)-> (41,41,0))                                                                                                                                                                             0.061     1.884
| (CHANX:1168670 L4 length:4 (42,41,0)-> (45,41,0))                                                                                                                                                                             0.119     2.002
| (CHANY:1315922 L1 length:1 (45,42,0)-> (45,42,0))                                                                                                                                                                             0.061     2.063
| (CHANX:1172986 L4 length:4 (46,42,0)-> (49,42,0))                                                                                                                                                                             0.119     2.182
| (CHANY:1327638 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.243
| (CHANX:1177209 L1 length:1 (49,43,0)-> (49,43,0))                                                                                                                                                                             0.061     2.304
| (IPIN:816122 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     2.405
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     2.471
data_i_serdes_reg[9].E[0] (dffre at (49,43))                                                                                                                                                                                   -0.000     2.471
data arrival time                                                                                                                                                                                                                         2.471

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                            0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                          0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                      0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                                                                                                                                             0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                                                                                                                                             0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                                                                                                                                                        0.101     1.060
| (intra 'clb' routing)                                                                                                                                                                                                         0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                                                                                                                                                        0.000     1.126
| (primitive '.names' combinational delay)                                                                                                                                                                                      0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                                                                                                                                                       0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
| (inter-block routing:global net)                                                                                                                                                                                              0.000     1.280
| (intra 'clb' routing)                                                                                                                                                                                                         0.000     1.280
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                                                                                                                                                    0.000     1.280
clock uncertainty                                                                                                                                                                                                               0.000     1.280
cell hold time                                                                                                                                                                                                                 -0.028     1.252
data required time                                                                                                                                                                                                                        1.252
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                       -1.252
data arrival time                                                                                                                                                                                                                         2.471
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                               1.219


#Path 55
Startpoint: data_i_serdes_reg[3].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[3].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[3].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816081 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))                                                    0.119     1.428
| (CHANY:1333512 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.489
| (IPIN:966360 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.590
| (intra 'io' routing)                                                                                 0.516     2.106
out:data_i_serdes_reg[3].outpad[0] (.output at (51,44))                                                0.000     2.106
data arrival time                                                                                                2.106

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.106
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.106


#Path 56
Startpoint: data_i_serdes_reg[5].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[5].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[5].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816075 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177232 L4 length:4 (49,43,0)-> (52,43,0))                                                    0.119     1.428
| (CHANY:1333540 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.489
| (IPIN:966358 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.590
| (intra 'io' routing)                                                                                 0.516     2.106
out:data_i_serdes_reg[5].outpad[0] (.output at (51,44))                                                0.000     2.106
data arrival time                                                                                                2.106

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.106
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.106


#Path 57
Startpoint: bitslip_ctrl_n_buf.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : out:bitslip_ctrl.outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
bitslip_ctrl_n_buf.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                            0.000     0.779
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))                   0.061     0.840
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))                   0.119     0.959
| (IPIN:816262 side: (TOP,) (50,43,0)0))                              0.101     1.060
| (intra 'clb' routing)                                               0.066     1.126
bitslip_ctrl.in[0] (.names at (50,43))                                0.000     1.126
| (primitive '.names' combinational delay)                            0.144     1.270
bitslip_ctrl.out[0] (.names at (50,43))                               0.000     1.270
| (intra 'clb' routing)                                               0.000     1.270
| (OPIN:816229 side: (TOP,) (50,43,0)0))                              0.000     1.270
| (CHANX:1177318 L4 length:4 (50,43,0)-> (53,43,0))                   0.119     1.389
| (CHANX:1177346 L1 length:1 (51,43,0)-> (51,43,0))                   0.061     1.450
| (CHANY:1333550 L4 length:1 (51,44,0)-> (51,44,0))                   0.119     1.568
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                            0.101     1.669
| (intra 'io' routing)                                                0.516     2.185
out:bitslip_ctrl.outpad[0] (.output at (51,44))                       0.000     2.185
data arrival time                                                               2.185

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               2.185
-------------------------------------------------------------------------------------
slack (MET)                                                                     2.185


#Path 58
Startpoint: data_i_serdes_reg[7].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[7].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[7].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816084 side: (RIGHT,) (49,43,0)0))                                                             0.000     1.309
| (CHANY:1327626 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.370
| (CHANX:1177314 L4 length:4 (50,43,0)-> (53,43,0))                                                    0.119     1.489
| (CHANX:1177334 L1 length:1 (51,43,0)-> (51,43,0))                                                    0.061     1.550
| (CHANY:1333562 L4 length:1 (51,44,0)-> (51,44,0))                                                    0.119     1.669
| (IPIN:966356 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.770
| (intra 'io' routing)                                                                                 0.516     2.286
out:data_i_serdes_reg[7].outpad[0] (.output at (51,44))                                                0.000     2.286
data arrival time                                                                                                2.286

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.286
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.286


#Path 59
Startpoint: data_i_serdes_reg[1].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[1].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[1].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                                                             0.000     1.309
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                                                    0.119     1.428
| (CHANX:1181354 L4 length:4 (50,44,0)-> (53,44,0))                                                    0.119     1.547
| (CHANX:1181390 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.608
| (CHANY:1333517 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.669
| (IPIN:966362 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.770
| (intra 'io' routing)                                                                                 0.516     2.286
out:data_i_serdes_reg[1].outpad[0] (.output at (51,44))                                                0.000     2.286
data arrival time                                                                                                2.286

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.286
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.286


#Path 60
Startpoint: data_i_serdes_reg[0].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[0].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[0].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816077 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177252 L4 length:4 (49,43,0)-> (52,43,0))                                                    0.119     1.428
| (CHANY:1336428 L1 length:1 (52,44,0)-> (52,44,0))                                                    0.061     1.489
| (CHANX:1181455 L1 length:1 (52,44,0)-> (52,44,0))                                                    0.061     1.550
| (CHANY:1333573 L4 length:1 (51,44,0)-> (51,44,0))                                                    0.119     1.669
| (IPIN:966363 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.770
| (intra 'io' routing)                                                                                 0.516     2.286
out:data_i_serdes_reg[0].outpad[0] (.output at (51,44))                                                0.000     2.286
data arrival time                                                                                                2.286

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.286
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.286


#Path 61
Startpoint: data_i_serdes_reg[6].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[6].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[6].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816074 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177039 L4 length:4 (49,43,0)-> (46,43,0))                                                    0.119     1.428
| (CHANY:1321884 L1 length:1 (47,44,0)-> (47,44,0))                                                    0.061     1.489
| (CHANX:1181232 L4 length:4 (48,44,0)-> (51,44,0))                                                    0.119     1.608
| (CHANX:1181412 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.669
| (CHANY:1333539 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.730
| (IPIN:966357 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.831
| (intra 'io' routing)                                                                                 0.516     2.347
out:data_i_serdes_reg[6].outpad[0] (.output at (51,44))                                                0.000     2.347
data arrival time                                                                                                2.347

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.347
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.347


#Path 62
Startpoint: data_i_serdes_reg[2].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[2].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[2].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816089 side: (RIGHT,) (49,43,0)0))                                                             0.000     1.309
| (CHANY:1327637 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.370
| (CHANX:1173206 L1 length:1 (50,42,0)-> (50,42,0))                                                    0.061     1.431
| (CHANY:1330586 L4 length:2 (50,43,0)-> (50,44,0))                                                    0.119     1.550
| (CHANX:1177374 L4 length:4 (51,43,0)-> (54,43,0))                                                    0.119     1.669
| (CHANY:1333514 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.730
| (IPIN:966361 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.831
| (intra 'io' routing)                                                                                 0.516     2.347
out:data_i_serdes_reg[2].outpad[0] (.output at (51,44))                                                0.000     2.347
data arrival time                                                                                                2.347

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.347
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.347


#Path 63
Startpoint: data_i_serdes_reg[4].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[4].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[4].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816080 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177210 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.370
| (CHANY:1327641 L1 length:1 (49,43,0)-> (49,43,0))                                                    0.061     1.431
| (CHANX:1173210 L1 length:1 (50,42,0)-> (50,42,0))                                                    0.061     1.492
| (CHANY:1330582 L4 length:2 (50,43,0)-> (50,44,0))                                                    0.119     1.611
| (CHANX:1177362 L4 length:4 (51,43,0)-> (54,43,0))                                                    0.119     1.730
| (CHANY:1333542 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     1.791
| (IPIN:966359 side: (RIGHT,) (51,44,0)0))                                                             0.101     1.892
| (intra 'io' routing)                                                                                 0.516     2.407
out:data_i_serdes_reg[4].outpad[0] (.output at (51,44))                                                0.000     2.407
data arrival time                                                                                                2.407

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                2.407
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      2.407


#Path 64
Startpoint: wait_pll[0].Q[0] (dffre at (41,38) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (CHANY:1327471 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.078
| (IPIN:816130 side: (RIGHT,) (49,43,0)0))                                                             0.101     1.179
| (intra 'clb' routing)                                                                                0.066     1.245
clkGHz_clkbuf.in[0] (.names at (49,43))                                                                0.000     1.245
| (primitive '.names' combinational delay)                                                             0.101     1.346
clkGHz_clkbuf.out[0] (.names at (49,43))                                                               0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
| (inter-block routing:global net)                                                                     0.000     1.346
| (intra 'clb' routing)                                                                                0.000     1.346
wait_pll[0].C[0] (dffre at (41,38))                                                                    0.000     1.346
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.375
wait_pll[0].Q[0] (dffre at (41,38)) [clock-to-output]                                                  0.000     1.375
| (intra 'clb' routing)                                                                                0.066     1.441
$abc$1729$new_new_n29__.in[4] (.names at (41,38))                                                      0.000     1.441
| (primitive '.names' combinational delay)                                                             0.039     1.480
$abc$1729$new_new_n29__.out[0] (.names at (41,38))                                                     0.000     1.480
| (intra 'clb' routing)                                                                                0.066     1.546
ready_buf.in[0] (.names at (41,38))                                                                    0.000     1.546
| (primitive '.names' combinational delay)                                                             0.101     1.647
ready_buf.out[0] (.names at (41,38))                                                                   0.000     1.647
| (intra 'clb' routing)                                                                                0.000     1.647
| (OPIN:740665 side: (TOP,) (41,38,0)0))                                                               0.000     1.647
| (CHANX:1156203 L4 length:4 (41,38,0)-> (38,38,0))                                                    0.119     1.766
| (CHANY:1292387 L1 length:1 (37,38,0)-> (37,38,0))                                                    0.061     1.827
| (CHANX:1151887 L4 length:4 (37,37,0)-> (34,37,0))                                                    0.119     1.946
| (CHANY:1280671 L1 length:1 (33,37,0)-> (33,37,0))                                                    0.061     2.007
| (CHANX:1147571 L4 length:4 (33,36,0)-> (30,36,0))                                                    0.119     2.126
| (CHANX:1147371 L4 length:4 (30,36,0)-> (27,36,0))                                                    0.119     2.245
| (CHANY:1260227 L1 length:1 (26,36,0)-> (26,36,0))                                                    0.061     2.306
| (CHANX:1143055 L4 length:4 (26,35,0)-> (23,35,0))                                                    0.119     2.425
| (CHANY:1248511 L1 length:1 (22,35,0)-> (22,35,0))                                                    0.061     2.486
| (CHANX:1138739 L4 length:4 (22,34,0)-> (19,34,0))                                                    0.119     2.605
| (CHANX:1138539 L4 length:4 (19,34,0)-> (16,34,0))                                                    0.119     2.724
| (CHANY:1228067 L1 length:1 (15,34,0)-> (15,34,0))                                                    0.061     2.784
| (CHANX:1134223 L4 length:4 (15,33,0)-> (12,33,0))                                                    0.119     2.903
| (CHANY:1216351 L1 length:1 (11,33,0)-> (11,33,0))                                                    0.061     2.964
| (CHANX:1129907 L4 length:4 (11,32,0)-> (8,32,0))                                                     0.119     3.083
| (CHANY:1207371 L4 length:4 (8,32,0)-> (8,29,0))                                                      0.119     3.202
| (CHANX:1117683 L1 length:1 (8,29,0)-> (8,29,0))                                                      0.061     3.263
| (CHANY:1204283 L4 length:4 (7,29,0)-> (7,26,0))                                                      0.119     3.382
| (CHANY:1204099 L4 length:4 (7,26,0)-> (7,23,0))                                                      0.119     3.501
| (CHANX:1089167 L1 length:1 (7,22,0)-> (7,22,0))                                                      0.061     3.562
| (CHANY:1200927 L4 length:4 (6,22,0)-> (6,19,0))                                                      0.119     3.681
| (CHANX:1072851 L1 length:1 (6,18,0)-> (6,18,0))                                                      0.061     3.742
| (CHANY:1197755 L4 length:4 (5,18,0)-> (5,15,0))                                                      0.119     3.861
| (CHANX:1056535 L1 length:1 (5,14,0)-> (5,14,0))                                                      0.061     3.922
| (CHANY:1194583 L4 length:4 (4,14,0)-> (4,11,0))                                                      0.119     4.040
| (CHANY:1194391 L4 length:4 (4,11,0)-> (4,8,0))                                                       0.119     4.159
| (CHANX:1028027 L1 length:1 (4,7,0)-> (4,7,0))                                                        0.061     4.220
| (CHANY:1191219 L4 length:4 (3,7,0)-> (3,4,0))                                                        0.119     4.339
| (CHANX:1015573 L4 length:3 (3,4,0)-> (1,4,0))                                                        0.119     4.458
| (CHANY:1185361 L1 length:1 (1,4,0)-> (1,4,0))                                                        0.061     4.519
| (IPIN:212452 side: (RIGHT,) (1,4,0)0))                                                               0.101     4.620
| (intra 'io' routing)                                                                                 0.516     5.136
out:ready_buf.outpad[0] (.output at (1,4))                                                            -0.000     5.136
data arrival time                                                                                                5.136

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                5.136
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      5.136


#Path 65
Startpoint: reset_buf.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output at (1,5) clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
reset_buf.inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                         0.000     0.779
| (CHANY:1324617 L4 length:4 (48,44,0)-> (48,41,0))                0.119     0.898
| (CHANX:1164777 L4 length:4 (48,40,0)-> (45,40,0))                0.119     1.017
| (CHANY:1312966 L1 length:1 (44,41,0)-> (44,41,0))                0.061     1.078
| (CHANX:1168585 L4 length:4 (44,41,0)-> (41,41,0))                0.119     1.197
| (CHANX:1168619 L1 length:1 (42,41,0)-> (42,41,0))                0.061     1.258
| (CHANY:1304067 L4 length:4 (41,41,0)-> (41,38,0))                0.119     1.377
| (IPIN:740726 side: (RIGHT,) (41,38,0)0))                         0.101     1.477
| (intra 'clb' routing)                                            0.066     1.544
reset_buf_n.in[0] (.names at (41,38))                              0.000     1.544
| (primitive '.names' combinational delay)                         0.144     1.687
reset_buf_n.out[0] (.names at (41,38))                             0.000     1.687
| (intra 'clb' routing)                                            0.000     1.687
| (OPIN:740664 side: (TOP,) (41,38,0)0))                           0.000     1.687
| (CHANX:1156408 L4 length:4 (41,38,0)-> (44,38,0))                0.119     1.806
| (CHANY:1303865 L4 length:4 (41,38,0)-> (41,35,0))                0.119     1.925
| (CHANX:1144029 L4 length:4 (41,35,0)-> (38,35,0))                0.119     2.044
| (CHANY:1292177 L1 length:1 (37,35,0)-> (37,35,0))                0.061     2.105
| (CHANX:1139713 L4 length:4 (37,34,0)-> (34,34,0))                0.119     2.224
| (CHANY:1280461 L1 length:1 (33,34,0)-> (33,34,0))                0.061     2.285
| (CHANX:1135397 L4 length:4 (33,33,0)-> (30,33,0))                0.119     2.404
| (CHANY:1268745 L1 length:1 (29,33,0)-> (29,33,0))                0.061     2.465
| (CHANX:1131209 L1 length:1 (29,32,0)-> (29,32,0))                0.061     2.526
| (CHANY:1265637 L4 length:4 (28,32,0)-> (28,29,0))                0.119     2.645
| (CHANX:1114893 L1 length:1 (28,28,0)-> (28,28,0))                0.061     2.706
| (CHANY:1262465 L4 length:4 (27,28,0)-> (27,25,0))                0.119     2.824
| (CHANX:1098577 L1 length:1 (27,24,0)-> (27,24,0))                0.061     2.885
| (CHANY:1259293 L4 length:4 (26,24,0)-> (26,21,0))                0.119     3.004
| (CHANX:1082261 L1 length:1 (26,20,0)-> (26,20,0))                0.061     3.065
| (CHANY:1256121 L4 length:4 (25,20,0)-> (25,17,0))                0.119     3.184
| (CHANX:1065945 L1 length:1 (25,16,0)-> (25,16,0))                0.061     3.245
| (CHANY:1252949 L4 length:4 (24,16,0)-> (24,13,0))                0.119     3.364
| (CHANX:1053521 L4 length:4 (24,13,0)-> (21,13,0))                0.119     3.483
| (CHANY:1241277 L1 length:1 (20,13,0)-> (20,13,0))                0.061     3.544
| (CHANX:1049205 L4 length:4 (20,12,0)-> (17,12,0))                0.119     3.663
| (CHANY:1229561 L1 length:1 (16,12,0)-> (16,12,0))                0.061     3.724
| (CHANX:1044889 L4 length:4 (16,11,0)-> (13,11,0))                0.119     3.843
| (CHANY:1217845 L1 length:1 (12,11,0)-> (12,11,0))                0.061     3.904
| (CHANX:1040573 L4 length:4 (12,10,0)-> (9,10,0))                 0.119     4.022
| (CHANY:1206129 L1 length:1 (8,10,0)-> (8,10,0))                  0.061     4.083
| (CHANX:1036257 L4 length:4 (8,9,0)-> (5,9,0))                    0.119     4.202
| (CHANY:1197333 L1 length:1 (5,9,0)-> (5,9,0))                    0.061     4.263
| (CHANX:1031997 L4 length:4 (5,8,0)-> (2,8,0))                    0.119     4.382
| (CHANY:1188521 L1 length:1 (2,8,0)-> (2,8,0))                    0.061     4.443
| (CHANX:1027881 L1 length:1 (2,7,0)-> (2,7,0))                    0.061     4.504
| (CHANY:1185413 L4 length:4 (1,7,0)-> (1,4,0))                    0.119     4.623
| (IPIN:226078 side: (RIGHT,) (1,5,0)0))                           0.101     4.724
| (intra 'io' routing)                                             0.516     5.239
out:reset_buf_n.outpad[0] (.output at (1,5))                      -0.000     5.239
data arrival time                                                            5.239

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            5.239
----------------------------------------------------------------------------------
slack (MET)                                                                  5.239


#Path 66
Startpoint: enable_buf_n.inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
enable_buf_n.inpad[0] (.input at (48,44))                         0.000     0.000
| (intra 'io' routing)                                            0.779     0.779
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                        0.000     0.779
| (CHANY:1324697 L4 length:3 (48,44,0)-> (48,42,0))               0.119     0.898
| (CHANX:1177242 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.017
| (IPIN:816254 side: (TOP,) (50,43,0)0))                          0.101     1.118
| (intra 'clb' routing)                                           0.066     1.184
enable_buf.in[0] (.names at (50,43))                              0.000     1.184
| (primitive '.names' combinational delay)                        0.154     1.338
enable_buf.out[0] (.names at (50,43))                             0.000     1.338
| (intra 'clb' routing)                                           0.000     1.338
| (OPIN:816228 side: (TOP,) (50,43,0)0))                          0.000     1.338
| (CHANX:1177269 L1 length:1 (50,43,0)-> (50,43,0))               0.061     1.399
| (CHANY:1327481 L4 length:4 (49,43,0)-> (49,40,0))               0.119     1.518
| (CHANX:1160953 L1 length:1 (49,39,0)-> (49,39,0))               0.061     1.579
| (CHANY:1324309 L4 length:4 (48,39,0)-> (48,36,0))               0.119     1.698
| (CHANX:1144637 L1 length:1 (48,35,0)-> (48,35,0))               0.061     1.759
| (CHANY:1321137 L4 length:4 (47,35,0)-> (47,32,0))               0.119     1.878
| (CHANX:1132389 L1 length:1 (47,32,0)-> (47,32,0))               0.061     1.939
| (CHANY:1318025 L4 length:4 (46,32,0)-> (46,29,0))               0.119     2.058
| (CHANX:1115881 L4 length:4 (46,28,0)-> (43,28,0))               0.119     2.177
| (CHANY:1306309 L1 length:1 (42,28,0)-> (42,28,0))               0.061     2.238
| (CHANX:1111565 L4 length:4 (42,27,0)-> (39,27,0))               0.119     2.357
| (CHANY:1294593 L1 length:1 (38,27,0)-> (38,27,0))               0.061     2.418
| (CHANX:1107249 L4 length:4 (38,26,0)-> (35,26,0))               0.119     2.536
| (CHANY:1282877 L1 length:1 (34,26,0)-> (34,26,0))               0.061     2.597
| (CHANX:1102933 L4 length:4 (34,25,0)-> (31,25,0))               0.119     2.716
| (CHANY:1273905 L4 length:4 (31,25,0)-> (31,22,0))               0.119     2.835
| (CHANX:1086657 L1 length:1 (31,21,0)-> (31,21,0))               0.061     2.896
| (CHANY:1270733 L4 length:4 (30,21,0)-> (30,18,0))               0.119     3.015
| (CHANX:1070341 L1 length:1 (30,17,0)-> (30,17,0))               0.061     3.076
| (CHANY:1267561 L4 length:4 (29,17,0)-> (29,14,0))               0.119     3.195
| (CHANX:1053833 L4 length:4 (29,13,0)-> (26,13,0))               0.119     3.314
| (CHANY:1255845 L1 length:1 (25,13,0)-> (25,13,0))               0.061     3.375
| (CHANX:1049517 L4 length:4 (25,12,0)-> (22,12,0))               0.119     3.494
| (CHANY:1244129 L1 length:1 (21,12,0)-> (21,12,0))               0.061     3.555
| (CHANX:1045201 L4 length:4 (21,11,0)-> (18,11,0))               0.119     3.674
| (CHANY:1232413 L1 length:1 (17,11,0)-> (17,11,0))               0.061     3.735
| (CHANX:1040885 L4 length:4 (17,10,0)-> (14,10,0))               0.119     3.853
| (CHANY:1220697 L1 length:1 (13,10,0)-> (13,10,0))               0.061     3.914
| (CHANX:1036569 L4 length:4 (13,9,0)-> (10,9,0))                 0.119     4.033
| (CHANY:1208981 L1 length:1 (9,9,0)-> (9,9,0))                   0.061     4.094
| (CHANX:1032253 L4 length:4 (9,8,0)-> (6,8,0))                   0.119     4.213
| (CHANY:1197265 L1 length:1 (5,8,0)-> (5,8,0))                   0.061     4.274
| (CHANX:1027937 L4 length:4 (5,7,0)-> (2,7,0))                   0.119     4.393
| (CHANX:1027893 L1 length:1 (2,7,0)-> (2,7,0))                   0.061     4.454
| (CHANY:1185401 L4 length:4 (1,7,0)-> (1,4,0))                   0.119     4.573
| (CHANY:1185337 L4 length:4 (1,6,0)-> (1,3,0))                   0.119     4.692
| (IPIN:212466 side: (RIGHT,) (1,4,0)0))                          0.101     4.792
| (intra 'io' routing)                                            0.516     5.308
out:enable_buf.outpad[0] (.output at (1,4))                       0.000     5.308
data arrival time                                                           5.308

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                         -0.000
data arrival time                                                           5.308
---------------------------------------------------------------------------------
slack (MET)                                                                 5.308


#Path 67
Startpoint: data_i_serdes_reg[8].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output at (1,3) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[8].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[8].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816083 side: (RIGHT,) (49,43,0)0))                                                             0.000     1.309
| (CHANY:1327465 L4 length:4 (49,43,0)-> (49,40,0))                                                    0.119     1.428
| (CHANX:1160777 L4 length:4 (49,39,0)-> (46,39,0))                                                    0.119     1.547
| (CHANY:1315749 L1 length:1 (45,39,0)-> (45,39,0))                                                    0.061     1.608
| (CHANX:1156461 L4 length:4 (45,38,0)-> (42,38,0))                                                    0.119     1.727
| (CHANY:1304033 L1 length:1 (41,38,0)-> (41,38,0))                                                    0.061     1.788
| (CHANX:1152145 L4 length:4 (41,37,0)-> (38,37,0))                                                    0.119     1.907
| (CHANY:1292317 L1 length:1 (37,37,0)-> (37,37,0))                                                    0.061     1.968
| (CHANX:1147829 L4 length:4 (37,36,0)-> (34,36,0))                                                    0.119     2.087
| (CHANX:1147633 L4 length:4 (34,36,0)-> (31,36,0))                                                    0.119     2.206
| (CHANY:1271869 L1 length:1 (30,36,0)-> (30,36,0))                                                    0.061     2.267
| (CHANX:1143317 L4 length:4 (30,35,0)-> (27,35,0))                                                    0.119     2.386
| (CHANY:1260153 L1 length:1 (26,35,0)-> (26,35,0))                                                    0.061     2.446
| (CHANX:1139001 L4 length:4 (26,34,0)-> (23,34,0))                                                    0.119     2.565
| (CHANX:1138813 L4 length:4 (23,34,0)-> (20,34,0))                                                    0.119     2.684
| (CHANX:1138695 L4 length:4 (21,34,0)-> (18,34,0))                                                    0.119     2.803
| (CHANY:1233735 L4 length:4 (17,34,0)-> (17,31,0))                                                    0.119     2.922
| (CHANX:1122315 L1 length:1 (17,30,0)-> (17,30,0))                                                    0.061     2.983
| (CHANY:1230563 L4 length:4 (16,30,0)-> (16,27,0))                                                    0.119     3.102
| (CHANX:1105999 L1 length:1 (16,26,0)-> (16,26,0))                                                    0.061     3.163
| (CHANY:1227391 L4 length:4 (15,26,0)-> (15,23,0))                                                    0.119     3.282
| (CHANX:1089683 L1 length:1 (15,22,0)-> (15,22,0))                                                    0.061     3.343
| (CHANY:1224219 L4 length:4 (14,22,0)-> (14,19,0))                                                    0.119     3.462
| (CHANX:1077283 L4 length:4 (14,19,0)-> (11,19,0))                                                    0.119     3.581
| (CHANY:1212523 L1 length:1 (10,19,0)-> (10,19,0))                                                    0.061     3.642
| (CHANX:1072967 L4 length:4 (10,18,0)-> (7,18,0))                                                     0.119     3.760
| (CHANY:1200679 L4 length:4 (6,18,0)-> (6,15,0))                                                      0.119     3.879
| (CHANX:1056587 L1 length:1 (6,14,0)-> (6,14,0))                                                      0.061     3.940
| (CHANY:1197507 L4 length:4 (5,14,0)-> (5,11,0))                                                      0.119     4.059
| (CHANX:1040271 L1 length:1 (5,10,0)-> (5,10,0))                                                      0.061     4.120
| (CHANY:1194335 L4 length:4 (4,10,0)-> (4,7,0))                                                       0.119     4.239
| (CHANY:1194287 L1 length:1 (4,7,0)-> (4,7,0))                                                        0.061     4.300
| (CHANX:1023799 L4 length:4 (4,6,0)-> (1,6,0))                                                        0.119     4.419
| (CHANX:1023833 L1 length:1 (2,6,0)-> (2,6,0))                                                        0.061     4.480
| (CHANY:1185333 L4 length:4 (1,6,0)-> (1,3,0))                                                        0.119     4.599
| (CHANY:1185261 L4 length:4 (1,5,0)-> (1,2,0))                                                        0.119     4.718
| (IPIN:198854 side: (RIGHT,) (1,3,0)0))                                                               0.101     4.818
| (intra 'io' routing)                                                                                 0.516     5.334
out:data_i_serdes_reg[8].outpad[0] (.output at (1,3))                                                  0.000     5.334
data arrival time                                                                                                5.334

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                5.334
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      5.334


#Path 68
Startpoint: data_i_serdes_reg[9].Q[0] (dffre at (49,43) clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output at (1,3) clocked by virtual_io_clock)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                                 0.779     0.779
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                                                             0.000     0.779
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                                                    0.061     0.840
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                                                    0.119     0.959
| (IPIN:816104 side: (TOP,) (49,43,0)0))                                                               0.101     1.060
| (intra 'clb' routing)                                                                                0.066     1.126
fabric_clk_div.in[0] (.names at (49,43))                                                               0.000     1.126
| (primitive '.names' combinational delay)                                                             0.154     1.280
fabric_clk_div.out[0] (.names at (49,43))                                                              0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
| (inter-block routing:global net)                                                                     0.000     1.280
| (intra 'clb' routing)                                                                                0.000     1.280
data_i_serdes_reg[9].C[0] (dffre at (49,43))                                                           0.000     1.280
| (primitive 'dffre' Tcq_min)                                                                          0.029     1.309
data_i_serdes_reg[9].Q[0] (dffre at (49,43)) [clock-to-output]                                         0.000     1.309
| (intra 'clb' routing)                                                                                0.000     1.309
| (OPIN:816078 side: (TOP,) (49,43,0)0))                                                               0.000     1.309
| (CHANX:1177047 L4 length:4 (49,43,0)-> (46,43,0))                                                    0.119     1.428
| (CHANX:1176855 L4 length:4 (46,43,0)-> (43,43,0))                                                    0.119     1.547
| (CHANX:1176663 L4 length:4 (43,43,0)-> (40,43,0))                                                    0.119     1.666
| (CHANY:1301271 L4 length:4 (40,43,0)-> (40,40,0))                                                    0.119     1.785
| (CHANX:1160379 L1 length:1 (40,39,0)-> (40,39,0))                                                    0.061     1.846
| (CHANY:1298099 L4 length:4 (39,39,0)-> (39,36,0))                                                    0.119     1.965
| (CHANX:1144063 L1 length:1 (39,35,0)-> (39,35,0))                                                    0.061     2.026
| (CHANY:1294927 L4 length:4 (38,35,0)-> (38,32,0))                                                    0.119     2.145
| (CHANX:1127747 L1 length:1 (38,31,0)-> (38,31,0))                                                    0.061     2.206
| (CHANY:1291755 L4 length:4 (37,31,0)-> (37,28,0))                                                    0.119     2.325
| (CHANX:1115475 L1 length:1 (37,28,0)-> (37,28,0))                                                    0.061     2.386
| (CHANY:1288667 L4 length:4 (36,28,0)-> (36,25,0))                                                    0.119     2.504
| (CHANX:1099159 L1 length:1 (36,24,0)-> (36,24,0))                                                    0.061     2.565
| (CHANY:1285495 L4 length:4 (35,24,0)-> (35,21,0))                                                    0.119     2.684
| (CHANX:1082843 L1 length:1 (35,20,0)-> (35,20,0))                                                    0.061     2.745
| (CHANY:1282323 L4 length:4 (34,20,0)-> (34,17,0))                                                    0.119     2.864
| (CHANX:1070411 L4 length:4 (34,17,0)-> (31,17,0))                                                    0.119     2.983
| (CHANY:1270659 L1 length:1 (30,17,0)-> (30,17,0))                                                    0.061     3.044
| (CHANX:1066095 L4 length:4 (30,16,0)-> (27,16,0))                                                    0.119     3.163
| (CHANY:1258943 L1 length:1 (26,16,0)-> (26,16,0))                                                    0.061     3.224
| (CHANX:1061779 L4 length:4 (26,15,0)-> (23,15,0))                                                    0.119     3.343
| (CHANY:1247227 L1 length:1 (22,15,0)-> (22,15,0))                                                    0.061     3.404
| (CHANX:1057463 L4 length:4 (22,14,0)-> (19,14,0))                                                    0.119     3.523
| (CHANX:1057271 L4 length:4 (19,14,0)-> (16,14,0))                                                    0.119     3.642
| (CHANY:1226775 L1 length:1 (15,14,0)-> (15,14,0))                                                    0.061     3.702
| (CHANX:1052955 L4 length:4 (15,13,0)-> (12,13,0))                                                    0.119     3.821
| (CHANY:1215059 L1 length:1 (11,13,0)-> (11,13,0))                                                    0.061     3.882
| (CHANX:1048639 L4 length:4 (11,12,0)-> (8,12,0))                                                     0.119     4.001
| (CHANY:1206255 L1 length:1 (8,12,0)-> (8,12,0))                                                      0.061     4.062
| (CHANX:1044387 L4 length:4 (8,11,0)-> (5,11,0))                                                      0.119     4.181
| (CHANY:1197467 L1 length:1 (5,11,0)-> (5,11,0))                                                      0.061     4.242
| (CHANX:1040119 L4 length:4 (5,10,0)-> (2,10,0))                                                      0.119     4.361
| (CHANY:1188503 L4 length:4 (2,10,0)-> (2,7,0))                                                       0.119     4.480
| (CHANX:1023835 L1 length:1 (2,6,0)-> (2,6,0))                                                        0.061     4.541
| (CHANY:1185331 L4 length:4 (1,6,0)-> (1,3,0))                                                        0.119     4.660
| (CHANY:1185109 L4 length:3 (1,3,0)-> (1,1,0))                                                        0.119     4.779
| (IPIN:198840 side: (RIGHT,) (1,3,0)0))                                                               0.101     4.879
| (intra 'io' routing)                                                                                 0.516     5.395
out:data_i_serdes_reg[9].outpad[0] (.output at (1,3))                                                 -0.000     5.395
data arrival time                                                                                                5.395

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.000
data arrival time                                                                                                5.395
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      5.395


#Path 69
Startpoint: serdes_dpa_lock.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,4) clocked by virtual_io_clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serdes_dpa_lock.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                         0.000     0.779
| (CHANY:1185266 L4 length:4 (1,2,0)-> (1,5,0))                  0.119     0.898
| (CHANY:1185450 L4 length:4 (1,5,0)-> (1,8,0))                  0.119     1.017
| (CHANX:1031970 L1 length:1 (2,8,0)-> (2,8,0))                  0.061     1.078
| (CHANY:1188622 L4 length:4 (2,9,0)-> (2,12,0))                 0.119     1.197
| (CHANX:1048286 L1 length:1 (3,12,0)-> (3,12,0))                0.061     1.258
| (CHANY:1191794 L4 length:4 (3,13,0)-> (3,16,0))                0.119     1.377
| (CHANX:1064602 L1 length:1 (4,16,0)-> (4,16,0))                0.061     1.438
| (CHANY:1194966 L4 length:4 (4,17,0)-> (4,20,0))                0.119     1.557
| (CHANX:1080918 L1 length:1 (5,20,0)-> (5,20,0))                0.061     1.618
| (CHANY:1198138 L4 length:4 (5,21,0)-> (5,24,0))                0.119     1.736
| (CHANX:1097234 L1 length:1 (6,24,0)-> (6,24,0))                0.061     1.797
| (CHANY:1201310 L4 length:4 (6,25,0)-> (6,28,0))                0.119     1.916
| (CHANY:1201454 L1 length:1 (6,28,0)-> (6,28,0))                0.061     1.977
| (CHANX:1113598 L4 length:4 (7,28,0)-> (10,28,0))               0.119     2.096
| (CHANY:1213170 L1 length:1 (10,29,0)-> (10,29,0))              0.061     2.157
| (CHANX:1117914 L4 length:4 (11,29,0)-> (14,29,0))              0.119     2.276
| (CHANX:1118114 L4 length:4 (14,29,0)-> (17,29,0))              0.119     2.395
| (CHANY:1233614 L1 length:1 (17,30,0)-> (17,30,0))              0.061     2.456
| (CHANX:1122430 L4 length:4 (18,30,0)-> (21,30,0))              0.119     2.575
| (CHANY:1245330 L1 length:1 (21,31,0)-> (21,31,0))              0.061     2.636
| (CHANX:1126746 L4 length:4 (22,31,0)-> (25,31,0))              0.119     2.755
| (CHANX:1126946 L4 length:4 (25,31,0)-> (28,31,0))              0.119     2.874
| (CHANY:1265774 L1 length:1 (28,32,0)-> (28,32,0))              0.061     2.935
| (CHANX:1131262 L4 length:4 (29,32,0)-> (32,32,0))              0.119     3.053
| (CHANY:1277490 L1 length:1 (32,33,0)-> (32,33,0))              0.061     3.114
| (CHANX:1135578 L4 length:4 (33,33,0)-> (36,33,0))              0.119     3.233
| (CHANY:1289206 L1 length:1 (36,34,0)-> (36,34,0))              0.061     3.294
| (CHANX:1139894 L4 length:4 (37,34,0)-> (40,34,0))              0.119     3.413
| (CHANX:1139954 L4 length:4 (38,34,0)-> (41,34,0))              0.119     3.532
| (CHANY:1300938 L4 length:4 (40,35,0)-> (40,38,0))              0.119     3.651
| (CHANX:1156386 L1 length:1 (41,38,0)-> (41,38,0))              0.061     3.712
| (IPIN:740704 side: (TOP,) (41,38,0)0))                         0.101     3.813
| (intra 'clb' routing)                                          0.066     3.879
ready_buf.in[1] (.names at (41,38))                             -0.000     3.879
| (primitive '.names' combinational delay)                       0.099     3.978
ready_buf.out[0] (.names at (41,38))                             0.000     3.978
| (intra 'clb' routing)                                          0.000     3.978
| (OPIN:740665 side: (TOP,) (41,38,0)0))                         0.000     3.978
| (CHANX:1156203 L4 length:4 (41,38,0)-> (38,38,0))              0.119     4.097
| (CHANY:1292387 L1 length:1 (37,38,0)-> (37,38,0))              0.061     4.158
| (CHANX:1151887 L4 length:4 (37,37,0)-> (34,37,0))              0.119     4.277
| (CHANY:1280671 L1 length:1 (33,37,0)-> (33,37,0))              0.061     4.338
| (CHANX:1147571 L4 length:4 (33,36,0)-> (30,36,0))              0.119     4.457
| (CHANX:1147371 L4 length:4 (30,36,0)-> (27,36,0))              0.119     4.575
| (CHANY:1260227 L1 length:1 (26,36,0)-> (26,36,0))              0.061     4.636
| (CHANX:1143055 L4 length:4 (26,35,0)-> (23,35,0))              0.119     4.755
| (CHANY:1248511 L1 length:1 (22,35,0)-> (22,35,0))              0.061     4.816
| (CHANX:1138739 L4 length:4 (22,34,0)-> (19,34,0))              0.119     4.935
| (CHANX:1138539 L4 length:4 (19,34,0)-> (16,34,0))              0.119     5.054
| (CHANY:1228067 L1 length:1 (15,34,0)-> (15,34,0))              0.061     5.115
| (CHANX:1134223 L4 length:4 (15,33,0)-> (12,33,0))              0.119     5.234
| (CHANY:1216351 L1 length:1 (11,33,0)-> (11,33,0))              0.061     5.295
| (CHANX:1129907 L4 length:4 (11,32,0)-> (8,32,0))               0.119     5.414
| (CHANY:1207371 L4 length:4 (8,32,0)-> (8,29,0))                0.119     5.533
| (CHANX:1117683 L1 length:1 (8,29,0)-> (8,29,0))                0.061     5.594
| (CHANY:1204283 L4 length:4 (7,29,0)-> (7,26,0))                0.119     5.713
| (CHANY:1204099 L4 length:4 (7,26,0)-> (7,23,0))                0.119     5.831
| (CHANX:1089167 L1 length:1 (7,22,0)-> (7,22,0))                0.061     5.892
| (CHANY:1200927 L4 length:4 (6,22,0)-> (6,19,0))                0.119     6.011
| (CHANX:1072851 L1 length:1 (6,18,0)-> (6,18,0))                0.061     6.072
| (CHANY:1197755 L4 length:4 (5,18,0)-> (5,15,0))                0.119     6.191
| (CHANX:1056535 L1 length:1 (5,14,0)-> (5,14,0))                0.061     6.252
| (CHANY:1194583 L4 length:4 (4,14,0)-> (4,11,0))                0.119     6.371
| (CHANY:1194391 L4 length:4 (4,11,0)-> (4,8,0))                 0.119     6.490
| (CHANX:1028027 L1 length:1 (4,7,0)-> (4,7,0))                  0.061     6.551
| (CHANY:1191219 L4 length:4 (3,7,0)-> (3,4,0))                  0.119     6.670
| (CHANX:1015573 L4 length:3 (3,4,0)-> (1,4,0))                  0.119     6.789
| (CHANY:1185361 L1 length:1 (1,4,0)-> (1,4,0))                  0.061     6.850
| (IPIN:212452 side: (RIGHT,) (1,4,0)0))                         0.101     6.950
| (intra 'io' routing)                                           0.516     7.466
out:ready_buf.outpad[0] (.output at (1,4))                       0.000     7.466
data arrival time                                                          7.466

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          7.466
--------------------------------------------------------------------------------
slack (MET)                                                                7.466


#End of timing report
