`include "defines.v"
module i_uartRec(
		input [7:0] bReg, bNext,		// data recieved in this..
		// recvd data input
		input [1:0] stateReg, stateNext,	// current and next states
		input rxDoneTick,
		input [3:0] sReg, sNext,		//	counter
		input clk, reset, sTick, rx,
		input [`dataBits-1:0] dOut,
		input [2:0] nReg,
		input [2:0] nNext		// counter
);

assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 2)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 2)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 15)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 7)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 7)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 7)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (sTick) |-> sTick);
assert property(@(posedge clk) (rx) |-> rx);
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 15)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 7)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 9)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 15)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 7)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 9)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 108)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 7)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 7)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 12) && (sNext <= 15)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 11)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 33)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 70)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 171) && (bNext <= 236)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 27)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 108)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 149)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 149)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 149)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 149)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 12) && (sNext <= 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 13) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 13)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 108)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 13) ##1 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg == 0)) |-> (nReg == 0));
assert property(@(posedge clk) ((nReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nReg == 0) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0)) |-> (nNext == 0));
assert property(@(posedge clk) ((nNext == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nNext == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nNext == 0)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nNext == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 0)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nNext == 0)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nNext == 0)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 54) && (dOut <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 54) && (dOut <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 54) && (bReg <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 54) && (bReg <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nNext == 0)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 33)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 33)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 74)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nNext == 1)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext == 1)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((nReg == 1)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg == 1)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nNext == 1)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 1)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext == 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 1)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 161)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 33)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 33)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 74)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 192)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 192)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 192)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 192)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 192)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 192)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 192)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 236)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 54)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 5)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 108)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 108)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 108)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 108)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 10)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 108)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 108)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 13)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 13) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 141)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 11) ##4 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 11)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 11)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 27)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 74)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 70)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 70)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut == 67)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg == 67)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 67)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 67)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 2)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 2)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((nReg == 2)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nNext == 2)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nNext == 2)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nReg == 2)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 2)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 70)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nReg == 2)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 2)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 2)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##2 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##2 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext == 2)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 4)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nNext == 4)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 4) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 4)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 67)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 67)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 67)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 67) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 67) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 67) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 67) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 67)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 67)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 70)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nNext == 4)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 4)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext == 4)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 202)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 67) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 67) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 67)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 202)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 182)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 182)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 4)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 4)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 195) && (bNext <= 236)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 96)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 96)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 96)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 96)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 171) && (bNext <= 182)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 236)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 236)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 182) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 182) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 177) ##1 1) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 177) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 177) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 67) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 67) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 67) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 67)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 67) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 67) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 67) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 67)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 67)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 67) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 67)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 67) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg == 3)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 3)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nReg == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((nReg == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nReg == 3)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((nReg == 3)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 67)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 67)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 67) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 67) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 67) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 67) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nNext == 3)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##2 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##2 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 3)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 3)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((nReg == 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 5)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 5)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg >= 0) && (stateReg <= 1) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 101) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 1) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nNext == 5)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 5)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg == 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 43)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 43)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 43)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 43)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 43)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 43)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 43)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nNext == 6)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 6)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 6)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut == 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 12)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 27)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 27)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 27)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 101)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext == 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 43)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 27)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 27)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 12)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 27)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nReg == 6)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 6)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 6)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sNext == 3)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg == 3)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sNext == 3)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 3) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 176) && (bNext <= 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 176) && (bNext <= 177) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 176) && (bNext <= 177)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 177)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 177)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((stateNext == 3)) |-> (stateNext == 3));
assert property(@(posedge clk) ((stateReg == 3)) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 134)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 134)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 134)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 134)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 134)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 134)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 134)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 134)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 176) && (bNext <= 177)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 149) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 149)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 134)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 134)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sNext == 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 149)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 134)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 3)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 3)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sReg == 3) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 161)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 15)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateReg == 1) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 1)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 1)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 1) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 1)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 1) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 1) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 1) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 13)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 13) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 13)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 13)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 43)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 43)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext == 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 4) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg == 27)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 27)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 12)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 12)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 12)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 12)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 27)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 1) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 1)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 1)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 1) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 1) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 1) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 1)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 1) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 6) ##1 (sNext >= 6) && (sNext <= 8) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 1)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 8)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 4) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 198)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 198)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 198)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 198)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 198)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 198)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 198)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 198)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 9)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((sNext == 1)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 198)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 198)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sNext == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 99) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 99)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 99)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 99) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 2)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sNext == 2)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 88)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sNext == 2)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext == 2) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 2) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 171) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 171) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 0)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg == 0) ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 0)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 0) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 0)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext == 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 14)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((stateNext == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 6) && (stateReg == 2) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateReg == 2) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateNext == 2) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sReg == 11)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 11) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 11)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg == 11) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 11)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 11) ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 171) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut >= 27) && (dOut <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg >= 27) && (bReg <= 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext >= 27) && (bNext <= 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext >= 27) && (bNext <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (bReg >= 27) && (bReg <= 67)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (dOut >= 27) && (dOut <= 67)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg >= 27) && (bReg <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut >= 27) && (dOut <= 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 6)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg == 10)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 99) && (bReg <= 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 99) && (dOut <= 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext == 10)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 3) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 172)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 172)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 172)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 172)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 99) && (bNext <= 101) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext == 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 5) ##3 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 5) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateNext == 3) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 88)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 88)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##2 (stateNext == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 54)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((sReg == 5) ##2 (stateNext >= 2) && (stateNext <= 3) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 0)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg == 0)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg == 0)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 0)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 6)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 0)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg == 0)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 88)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 0)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 0)) |-> (nReg == 0));
assert property(@(posedge clk) ((sNext == 12) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bNext == 0)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 54)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 54) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 54) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 12)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg >= 3) && (nReg <= 7)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 54) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 54) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 54) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 54) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 3) ##3 (stateNext == 3)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 177)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 177) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 177)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 177)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 177)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 177)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 6) ##2 (nNext >= 3) && (nNext <= 7)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 177)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 177)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 0)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 177)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (stateNext == 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 (nNext >= 3) && (nNext <= 7) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 0) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 0) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 0) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 0) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 177)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 177)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 0) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 0) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 0) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 5) ##2 (stateReg == 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (stateReg == 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (stateReg == 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) && (stateReg == 2) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) && (stateNext == 2) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (stateNext == 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 141) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 141)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 141) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 141) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 141) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 141) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 141) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 141) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 141) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 141) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 141) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 141)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg == 6) ##2 !sTick) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 141)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut == 141)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 141)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 141)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 141)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 141)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext == 141)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 33)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 33)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 33)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 134)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 134)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 134)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 134)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 141) ##1 (bNext >= 70) && (bNext <= 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (nReg == 1)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (bNext >= 70) && (bNext <= 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (nReg == 1)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext == 141) && (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 14) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 14) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 134)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 141) && (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 134)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 134)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (nNext == 1) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 15) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 134)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 15) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (nNext == 1) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 33)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 33)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 33)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg == 33)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 33)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 33)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 33)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 134)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 134)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 141)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 141)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 33) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 134)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((stateNext == 2) ##3 (dOut == 134) ##1 1) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((stateNext == 2) ##3 (dOut == 134) ##1 1) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 134)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (nNext == 1)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (bNext == 141)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (bNext == 141)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (nNext == 1)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 134) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 134)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 33)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 33)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 192)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 192)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 192)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 192)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 192)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 192)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 33) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 33) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 33) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 33) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 192)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 192)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 192)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 192)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 192)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 192)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 134) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 134) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 134) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 33)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 33)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 33)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut == 192)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 192)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 192)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 192)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 202)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 202)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 33) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 33) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 192)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 202)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 202)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 202)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 202)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 !sTick ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 141) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 141) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 141) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 141)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 141) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 141) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 141) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 141) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 202)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 202)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 192)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 192)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 202)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 202)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 192) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 192) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (dOut == 134) ##1 1) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (dOut == 134) ##1 1) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext == 202)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 33)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 33)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 33)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 33)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 3) && (nNext <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 3) && (nReg <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 3) && (nReg <= 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 3) && (nNext <= 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 3) && (nReg <= 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 86)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut == 86)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg == 86)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 86)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 202)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 128) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 128) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 128) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 128) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 128)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 128)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 128) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 128) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 128) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 128) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 128) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 128) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 128) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 202) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 128)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg == 128)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 128)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 128)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 128)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 86)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext == 128)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bReg == 86)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 128)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 128)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 128)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 86)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 128)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 86)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 86)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 33) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 33) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 134)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 134) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 134) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 134) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 134)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 33) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 33) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 33) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 128)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 96)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 96) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 96) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 96)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 96) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 96) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 96) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 96) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 33) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 33) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 86)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 86)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext == 86)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut == 149)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 149) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 149) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 149) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 149)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 149) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut == 149) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 149) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 149) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 149) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 149)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 149) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 149)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 149) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 149) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 149)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 149)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 149) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 96)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 96)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 96)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 149)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 149)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 96)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 86)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 96)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 96)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 96)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 96)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 12)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 12)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 12)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 12)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 12)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 12)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 12)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut == 86) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 86) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 86) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 86)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 86)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 86) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 86)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 86)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 86) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 86) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 86) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 86) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 86) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 86) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 86) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 33) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 134) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 134) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 134) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 192) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 192)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 192) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 192) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 192)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 192) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 192) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 192) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 192) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 192) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 192) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 192)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 192) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 192) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 192) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 192) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 192) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 192) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 192) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 192)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 33) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 33) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 96) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 96) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 176)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 96) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 176)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 96) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 96) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg == 5) ##2 (nNext >= 3) && (nNext <= 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 rx) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 176) ##3 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##3 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##2 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##2 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176) ##3 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##2 1) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##2 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##3 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 176)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 149) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 149) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 149)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 149) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 149) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 149) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 149) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 176) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 128) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 128) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 0) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 0) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 0) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 0)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 0) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 0)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 0) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 0) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 0) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 0) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 96)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext == 149)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 128)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 128)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 128)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 96)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sNext == 7) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && sTick ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 33) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 33) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 33) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 33) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 12) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 12) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 12) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 12)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 12) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 12) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 12)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 12)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 12) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 12) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 192) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 192) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 192) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 192) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 192)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 192) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 192) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 192) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 192) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (sTick ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (sTick ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 176)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 176)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 6) && (bNext <= 12)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 176)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 176) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 176)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 161) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 176)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 176)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 96)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 149)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 96)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 149)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 96) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 96) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg == 6) ##2 rx) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 176) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 176) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 33) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 33) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 33) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 33) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 202) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 202)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 202) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 202) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 202) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 202) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 202) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 0) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 0) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 0)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 0) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 0) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 0)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 0) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 0) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 0) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg == 12)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 12)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 12)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 12)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 12)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (sTick ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (sTick ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (sTick ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (sTick ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 176)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 176)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 25)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 25)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 25)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 25)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 25) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 25)) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 25)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 25)) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 25) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 25) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 128) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 128) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 128) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 128) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 128)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 128) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 128) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 128) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 128) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 128) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 128)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 128) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 128) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 128) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 128)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 128)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 128)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 128) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 128) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 128) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 128) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 128) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 128)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 128) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 7) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 216)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 7) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 216)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (bReg >= 27) && (bReg <= 43)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (dOut >= 27) && (dOut <= 43)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 6)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 6)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 25) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 25) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 25)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 25) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 25) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 25) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 25) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 96)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 149)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 149) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 149) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 149)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 149) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 149) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 149) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 149)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 149)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 149) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 149) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 149) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 161) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 149) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 149) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 149) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 149) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 149) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 96)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 149) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 6) && (bNext <= 12) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 6) && (bNext <= 12) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 216)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 99) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 101)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 101)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 99) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 99)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 99) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 99) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 99) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 99) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 99) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 25)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 5) ##3 !sTick) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (sTick ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 99)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut == 99)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 99)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 108)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 99)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 108)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bReg == 99)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 101)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 108)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 101)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut == 108)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 99)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bReg == 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 101)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 99)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 88)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 108)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 88)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 108)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 99)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 88)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 99)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 101)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 88)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 99)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 216)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 101)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 101) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 101) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 101) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 101) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 149) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 149) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 149) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 96)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 149) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 149) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 149) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 149) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 149) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 96) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 149)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 88)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 88)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 88)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 25) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 25) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 25)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 25) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 25)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 25)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 25)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 25) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 25)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 25) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut == 25) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 25) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg == 5) ##2 sTick ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 101)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext == 108)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext == 88)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext == 101)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext == 108)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 108)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 108)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 108)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 108)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 108) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 88) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 88) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 108)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 88) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 108) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 108)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 108) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 88)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 88) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 88) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 108) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 88) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 88) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 108)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 108) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 88) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 108) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 88)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 108) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 108) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 88) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 88) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 108) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 108) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 88) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 108) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 88) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 108) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 88) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (!rx ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!rx ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (!rx && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (!rx && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg == 198)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 198)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 198)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 198)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 rx ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 198)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg == 198)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 7) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 198)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 198)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 198)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 198)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (dOut == 134) ##1 1) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (dOut == 134) ##1 1) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut == 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 101)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 99)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg == 99) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 101) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 99) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 198)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 198)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 198) && (nNext == 2)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 198) && (sReg >= 0) && (sReg <= 14)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (sNext >= 7) && (sNext <= 8) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 198)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((sReg == 5) ##1 rx ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!rx && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 3) ##2 sTick ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 sTick) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (!sTick ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (!sTick ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (bNext >= 108) && (bNext <= 182)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) ##1 (bNext >= 108) && (bNext <= 182)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) ##1 (nReg == 6)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (nReg == 6)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 6) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 14) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 6) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 14) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 50)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && (sReg >= 0) && (sReg <= 14)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && (nNext == 2)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 54)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 54)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 54)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 54)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 50)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 198) ##1 (sReg >= 0) && (sReg <= 14)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) && (sNext >= 0) && (sNext <= 14) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) && (sReg >= 0) && (sReg <= 13) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!rx ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (sTick ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 141) ##1 !sTick) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 !sTick) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (!sTick && (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (!sTick && (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 198)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 198)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg >= 3) && (nReg <= 5)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 128) && (dOut <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 128) && (bReg <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 128) && (bNext <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 198) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 198) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 128) && (dOut <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (nNext == 6)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 128) && (bReg <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg >= 3) && (nReg <= 5) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (nNext == 6)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 128) && (bNext <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 50)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 50)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut == 50)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg == 50)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext == 54)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 54)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext == 50)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg == 50)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 54)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 99)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 99)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 99) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 101)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 99)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 7) && (sReg <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 7) && (sNext <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 7) && (sReg <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 7) && (sNext <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 7) && (sNext <= 15) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 7) && (sNext <= 15) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 216)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 216) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 216)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 216) ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##1 sTick ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 54)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 54) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 54) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 54) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 54) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 54) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 54) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 54) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 54) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 54) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 54) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 54)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 54)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 54) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 54) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 54) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 54) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 54) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 54) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 54)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 14) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 14)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg == 5) ##2 (bNext >= 67) && (bNext <= 128) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bReg >= 67) && (bReg <= 128) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (dOut >= 67) && (dOut <= 128) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (dOut >= 67) && (dOut <= 128)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bNext >= 67) && (bNext <= 128)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bReg >= 67) && (bReg <= 128)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 128) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bNext >= 67) && (bNext <= 128) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 128) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 128) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bReg >= 67) && (bReg <= 128) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (dOut >= 67) && (dOut <= 128) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 7) && (sReg <= 14) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 7) && (sReg <= 14) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rx ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rx ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!rx ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg == 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 54) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 54) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 54)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 54)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 54) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 54) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 54) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 50)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 54) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 2) && (sReg <= 15)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 15)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 14)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 198) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 198) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 198) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 198) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 198)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 198) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 14) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 198)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 198) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 15) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 198) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 86) && (bReg <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 86) && (bNext <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 86) && (dOut <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 50)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 86) && (bReg <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 86) && (dOut <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 86) && (bNext <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 33)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 33)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!rx && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg == 50) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 50) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut == 50) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 54) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 54) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 50)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 50)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 50)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 50) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 50)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 54) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 50) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 50) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut == 50) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 50) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 50)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 50) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 50) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 54) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 54)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 198) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 198) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 198) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 198) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 198) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 198) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 198)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 198) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 198) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 172)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 172)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 172)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 172)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 6) && (nNext <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 6) && (nReg <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 6) && (nReg <= 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 6) && (nReg <= 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 6) && (nNext <= 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg >= 6) && (nReg <= 7)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (nReg == 6)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((nNext == 6) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 15)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 14)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 172) && (nReg == 6)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 15)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 6) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 14)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 195) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 195) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 172)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!rx ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 !rx) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 !rx) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (!rx ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (!rx ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (!rx ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rx ##4 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 172)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 172)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 172) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 172) ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 172) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 172) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 172) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 172) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 172) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 172) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 172) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 172) ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 172) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 172) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 172)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 172) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 172) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 172) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 172) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 172)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 2) && (sReg <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (nReg == 6)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 2) && (sNext <= 15) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (nNext == 6) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 1) && (sReg <= 14) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 0) && (sReg <= 13) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 1) && (sNext <= 14) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##1 (sReg == 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (sNext == 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 5) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 !sTick ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!sTick && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (!sTick ##4 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) (!sTick ##2 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 198) && (sReg >= 0) && (sReg <= 6)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 198) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sNext >= 0) && (sNext <= 9) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sReg == 15)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sNext == 0)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sNext == 0)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sReg == 15)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bReg == 172) ##2 (nNext == 6)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (sReg == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 6)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 6)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 6) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 6) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 7)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 8) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (sTick ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (sTick ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (sTick ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (sTick ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 198) ##1 (sReg >= 0) && (sReg <= 6)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) && (sNext >= 0) && (sNext <= 6) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 198) && (sReg >= 0) && (sReg <= 6)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 4) && (nReg <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 4) && (nNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 4) && (nReg <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 4) && (nNext <= 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 4) && (nReg <= 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 6) && (sNext <= 10)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 5) && (sNext <= 9)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 5) && (sReg <= 9)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 6) && (sNext <= 10)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 5) && (sNext <= 9)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 5) && (sReg <= 9)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (sTick ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (sTick ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 5) && (sReg <= 9) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 5) && (sReg <= 9) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 1) && (sReg <= 9)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg >= 4) && (nReg <= 5)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nNext == 7)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 172) && (dOut <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 172) && (bReg <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 172) && (bNext <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 172) && (dOut <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg >= 4) && (nReg <= 5) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 172) && (bNext <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 172) && (bReg <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (sTick ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 86)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 86)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 3) && (nReg <= 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 3) && (nNext <= 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 3) && (nReg <= 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 5) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 5) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 3) && (nReg <= 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 3) && (nNext <= 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 6) && (sNext <= 9) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 6) && (sNext <= 9) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (sTick ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (sTick ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 25) && (dOut <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 25) && (bNext <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 25) && (bReg <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateNext == 0) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 0) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateNext == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 43) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 25) && (bReg <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 25) && (bNext <= 43) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 43) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 25) && (bNext <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 25) && (dOut <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 0) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 0) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 0) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) && sTick ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 0) && (sNext <= 7) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 0) && (sNext <= 7) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && sTick ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 0) && (sReg <= 8) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sReg >= 0) && (sReg <= 8) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sNext >= 0) && (sNext <= 9)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nReg == 7) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext >= 27) && (bNext <= 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nNext == 7) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nReg == 7) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nReg == 7) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 15) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 15) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nReg == 7) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nNext == 7) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (!reset && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg >= 27) && (bReg <= 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut >= 27) && (dOut <= 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut >= 27) && (dOut <= 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext >= 27) && (bNext <= 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nNext == 7) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nNext == 7) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (!reset && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg >= 27) && (bReg <= 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (sTick ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (!rx ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!rx ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!rx ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!rx ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 7) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 5) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 4) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 4) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 1) && (sNext <= 5) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 12)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 12)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg >= 1) && (nReg <= 2)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateReg == 0) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((stateReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg >= 1) && (nReg <= 2) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (sTick ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) (!rx && (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (!rx && (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (!rx ##2 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nReg == 0) ##4 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((nReg == 0) ##3 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((nNext == 0) ##4 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((nReg == 0) ##2 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((nReg == 0) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (rx ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (rx ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (rx ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 rx) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (rx ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (!rx && (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (!rx ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (!rx ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (!rx && (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (rx ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (rx ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (rx ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) && rx ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!rx && (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (dOut == 134) ##1 1) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (dOut == 134) ##1 1) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) (!rx ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!rx ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 5) && (nReg <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bReg >= 128) && (bReg <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (dOut >= 128) && (dOut <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bNext >= 128) && (bNext <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bReg >= 128) && (bReg <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 5) && (nReg <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (dOut >= 128) && (dOut <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 5) && (nNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bNext >= 128) && (bNext <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 4)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 2) && (sNext <= 5)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 10) && (sReg <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 2) && (sNext <= 5)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 10) && (sNext <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 10) && (sNext <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 10) && (sReg <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg >= 1) && (sReg <= 4)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 10) && (sNext <= 15) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 3) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sNext >= 10) && (sNext <= 15) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 0) && (sReg <= 3) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 5) && (nNext <= 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bNext >= 128) && (bNext <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 5) && (nReg <= 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bReg >= 128) && (bReg <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (dOut >= 128) && (dOut <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 27) && (bNext <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 27) && (dOut <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 86) && (bReg <= 108)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 27) && (bReg <= 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 86) && (dOut <= 108)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 86) && (bNext <= 108)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 rx) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 108) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (rx ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) ##1 rx) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 86) && (bReg <= 108) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 86) && (dOut <= 108) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (rx ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 108) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 86) && (bNext <= 108) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 108) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (!rx ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) (!rx ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((nNext == 1)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 1)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (!rx ##1 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 8) && (sNext <= 15)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sReg >= 8) && (sReg <= 15)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 7) && (sReg <= 14) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 6) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 6)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 7) && (sReg <= 14)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 8) && (sNext <= 15)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 8) && (sNext <= 15) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((stateReg == 0) && rx ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) && rx ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 15) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 15) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (!rx ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (!rx ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 7) && (sReg <= 14)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 7) && (sReg <= 14)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (rx ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 198) ##1 rx) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!sTick ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!sTick ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 8) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && rx) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (rx ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sNext >= 0) && (sNext <= 8) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (!sTick ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (nNext == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 11) && (sNext <= 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext >= 11) && (sNext <= 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 10) && (sReg <= 14) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 10) && (sReg <= 14) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 25) && (dOut <= 33)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 25) && (bReg <= 33)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 25) && (bNext <= 33)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 25) && (bNext <= 33) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 25) && (dOut <= 33) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 25) && (bNext <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 25) && (bReg <= 33) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (rx ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (rx ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 1) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 1) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (!rx ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (!rx ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (!rx ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 8)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 8)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!sTick && (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sReg == 15) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 15) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 rx ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sReg == 15) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 rx ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 15) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 198) ##1 !sTick) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 11) ##2 (bReg >= 198) && (bReg <= 202) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) (!sTick && (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!sTick ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 1) && (sReg <= 8) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 7) && (sReg <= 13) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 1) && (sNext <= 8) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##2 (sNext == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bReg >= 134) && (bReg <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (dOut >= 134) && (dOut <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bNext >= 134) && (bNext <= 216) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 11) && (sReg <= 14) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 11) && (sReg <= 14) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 8) && (sReg <= 10) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 8) && (sReg <= 10) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg == 5) ##3 (bReg >= 134) && (bReg <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bNext >= 134) && (bNext <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (dOut >= 134) && (dOut <= 216)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bNext >= 134) && (bNext <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (dOut >= 134) && (dOut <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 134) && (bReg <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 134) && (dOut <= 216) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (bReg >= 134) && (bReg <= 216) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (rx ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rx ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg == 1)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 1)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 5)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 1)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (!rx ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 !sTick) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 1) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 5) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (sReg >= 8) && (sReg <= 15)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 1) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 (sReg >= 8) && (sReg <= 15)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) (!sTick ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) ##1 (sNext >= 8) && (sNext <= 15)) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) ##1 (sNext >= 8) && (sNext <= 15)) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((nNext == 1) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 5) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) ##1 !sTick) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) (!sTick ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 7) && (sReg <= 14) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 7) && (sReg <= 14) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 7) ##3 (sNext == 3) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (sTick ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (sTick ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sReg >= 10) && (sReg <= 15)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 10) && (sNext <= 15)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 10) && (sNext <= 15) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (sTick ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 198) && (sNext >= 8) && (sNext <= 15)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 198) && (sReg >= 7) && (sReg <= 14)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) (rx ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rx ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 67) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 67) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 67) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 67)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 67) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 67) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 67)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 198) ##1 (sNext >= 8) && (sNext <= 15)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) ##1 (sReg >= 7) && (sReg <= 14)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) && (sNext >= 7) && (sNext <= 14) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (sTick ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 5) && (sNext <= 10)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 2) && (sReg <= 8)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 2) && (sNext <= 8) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 7) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 101) && sTick ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && sTick ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!rx ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!sTick && (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 198) && (bNext <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 198) && (dOut <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 198) && (bReg <= 216)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 198) && (dOut <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 198) && (dOut <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 198) && (bReg <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33) && (sReg == 6) ##1 rx ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 216) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 198) && (bNext <= 216) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 7) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 3) && (sNext <= 7) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 8) && (sReg <= 14) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 3) && (sNext <= 7) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 7) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 8) && (sReg <= 14) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((nReg == 7) ##3 (sNext == 3) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 11) && (sNext <= 15)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 10) && (sReg <= 14)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 10) && (sReg <= 14) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 9) && (sNext <= 15)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 6) && (sNext <= 10)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 9) && (sNext <= 15)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 6) && (sNext <= 10)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##2 (bReg >= 198) && (bReg <= 202) ##2 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) (!rx ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!rx ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 198) && (sReg >= 7) && (sReg <= 13) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((stateReg == 0) ##4 sTick) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 15) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 15) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 6) && (sReg <= 10)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 9) && (sReg <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 9) && (sNext <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 9) && (sNext <= 15) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 8) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 9) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 101) ##1 rx) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sNext >= 9) && (sNext <= 15)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 9) && (sNext <= 15)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 9) && (sReg <= 15)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 198) && (sNext >= 8) && (sNext <= 15)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && (sReg >= 7) && (sReg <= 14)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 8) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && rx ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) && rx ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 8) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 9) && (sNext <= 15) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 rx ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg >= 1) && (nReg <= 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext >= 1) && (nNext <= 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg >= 1) && (nReg <= 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext >= 1) && (nNext <= 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg >= 1) && (nReg <= 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nReg == 7) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nReg == 7) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (!reset && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg >= 27) && (bReg <= 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext >= 27) && (bNext <= 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut >= 27) && (dOut <= 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nNext == 7) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut >= 27) && (dOut <= 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (!reset && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext >= 27) && (bNext <= 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 15) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 15) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nNext == 7) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg >= 27) && (bReg <= 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nReg == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 128) && (dOut <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 128) && (bNext <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 3)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 128) && (bReg <= 149)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 128) && (bReg <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (rx ##1 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 128) && (bNext <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 3) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 128) && (dOut <= 149) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 3) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 3) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 6) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 6) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 !sTick) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sReg >= 4) && (sReg <= 9)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 4) && (sReg <= 9) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 3) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (!sTick && (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 4) && (sNext <= 9)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sNext >= 4) && (sNext <= 9) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (!sTick && (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 3)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 4) && (sReg <= 9)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (!sTick ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) (!sTick ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) (rx ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (rx ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 6)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 4) && (sReg <= 8)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 6)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 5) && (sReg <= 9)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 4) && (sReg <= 8)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 5) && (sReg <= 9)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (rx ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (rx ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (rx ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 4) && (sNext <= 8)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 4) && (sReg <= 8) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 9) && (sReg <= 14) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 7) && (sNext <= 10) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 5) && (sReg <= 9) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 4) && (sNext <= 8) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 0) && (sReg <= 6) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 9) && (sNext <= 14) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 4) && (sReg <= 8) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 5) && (sNext <= 9) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (!rx ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 9) && (sReg <= 14)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 8)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!rx ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 rx) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 4) && (sReg <= 7) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 4) && (sReg <= 7) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 1) && (sNext <= 8) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 9) && (sReg <= 14) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 1) && (sNext <= 8) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 8) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!sTick ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33) && (sReg == 6) && rx ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 5) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 3) && (sReg <= 5) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 7) && (sReg <= 11) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 7) && (sReg <= 11) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 5) && (sNext <= 10)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 2) && (sReg <= 5) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 2) && (sReg <= 5)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 10) && (sReg <= 14)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 10) && (sReg <= 14)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 198) && (sNext >= 6) && (sNext <= 10)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 198) ##1 (sNext >= 6) && (sNext <= 10)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 172) ##2 rx) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 10) && (sReg <= 14) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 10) && (sNext <= 14) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 9) && (sReg <= 13) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 15) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 15) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 101) ##2 !sTick) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 !sTick) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 2) && (sReg <= 8)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 8)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 5) ##2 (sNext == 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 5) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 5) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 101) ##1 !sTick ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 8) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (rx ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rx ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!sTick ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateReg == 1)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateReg == 0) && rx) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext == 15) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 15) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) && rx ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 7) ##1 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33) && (nNext >= 5) && (nNext <= 7) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33) && (nReg >= 5) && (nReg <= 7) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 25) && (bNext <= 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 7) ##1 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##1 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 7) ##1 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 14) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 2) && (sNext <= 4)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 11) && (sNext <= 15)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 4)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 4)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 6) && (sReg <= 8)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 11) && (sNext <= 15)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 5)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sNext >= 1) && (sNext <= 5)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 6) && (sReg <= 8)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 198) && (sNext >= 11) && (sNext <= 15)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 11) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 198) ##1 (sNext >= 11) && (sNext <= 15)) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 11) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 6) && (sNext <= 8)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 11) && (sReg <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 11) && (sNext <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 11) && (sNext <= 15) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 6) && (sReg <= 8) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 6) && (sNext <= 8) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 2) && (sNext <= 6) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 6) && (sReg <= 8) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nReg == 1) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 1) ##4 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 1) ##4 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 15)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 15)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && (sNext >= 6) && (sNext <= 10)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 4) && (sReg <= 6) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg >= 4) && (sReg <= 6) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 1) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 5) && (sNext <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 5) && (sReg <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 5) && (sReg <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sNext >= 11) && (sNext <= 15)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 11) && (sReg <= 15)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 4) && (sReg <= 9)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 11) && (sNext <= 15)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 1) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 6) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 1) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 1) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 1) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 4) && (sReg <= 9) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 11) && (sNext <= 15) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 5) && (sNext <= 10) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 4) && (sReg <= 9) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 5) && (sReg <= 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 5) && (sNext <= 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 4) && (sReg <= 9) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 5) && (sNext <= 10) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 172) && (bReg <= 192)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 172) && (bNext <= 192)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 172) && (dOut <= 192)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 172) && (dOut <= 192) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 192) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 192) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 172) && (bNext <= 192) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 172) && (bReg <= 192) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 192) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 9) && (sReg <= 11) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 2) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 0) && (sReg <= 2) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 9) && (sReg <= 11) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sReg == 15) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 rx ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 15) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 6) && (sReg <= 9) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((sNext == 13) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 6) && (sReg <= 9)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 1)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) && (sReg >= 0) && (sReg <= 1) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 3)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 9) && (sReg <= 11)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 9) && (sReg <= 11)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 3)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 15) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 7) ##3 (sNext == 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sReg >= 2) && (sReg <= 5)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 12) && (sNext <= 15)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 9) && (sNext <= 11)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 12) && (sNext <= 15) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 9) && (sNext <= 11) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 1) && (sReg <= 4) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 9) && (sReg <= 11) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sNext >= 2) && (sNext <= 5) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 9) && (sNext <= 11) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 0) && (sReg <= 3) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 1) && (sNext <= 4) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 9) && (sReg <= 11) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##3 !sTick ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg >= 0) && (sReg <= 1) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 198) && (sNext >= 11) && (sNext <= 15)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 11) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (nReg == 7) ##1 (sNext == 15)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sReg == 5) ##2 (bReg == 67) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (dOut == 67) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 3) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (bNext == 67) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (stateNext == 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bReg == 67)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 3)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 3)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (dOut == 67)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (bNext == 67)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 3) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 67) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 3) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut == 67) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 3) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 3) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 11) && (sReg <= 14)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 11) && (sReg <= 14) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateNext == 1)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 43) && (bReg <= 54)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut == 27)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext == 27)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 43) && (bNext <= 54)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg == 27)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateNext == 3)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut >= 43) && (dOut <= 54)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateReg == 3)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 4)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 54) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 4) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 4) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 4) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateReg == 3) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 27) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateNext == 3) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext == 27) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut >= 43) && (dOut <= 54) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateNext == 1) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 43) && (bReg <= 54) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateNext == 3) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateReg == 3) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg == 27) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 27) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut == 27) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateReg == 3) ##1 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 27) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((dOut == 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 43) && (bNext <= 54) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 27) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateReg == 3) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 0) && (sNext <= 2) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 0) && (sNext <= 2) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) (rxDoneTick) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (rxDoneTick) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg == 0) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut == 0) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 67) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 67) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 67) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 67) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 67)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 67) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext == 0)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 5) && (sNext <= 7)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 50) ##1 (sNext >= 8) && (sNext <= 10)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##4 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (!sTick ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (!sTick ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 12) && (sReg <= 14)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 3) && (sReg <= 5)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 236)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 2)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (!sTick && (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 3) && (sReg <= 5)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 0) && (sReg <= 2)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 236)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) (!sTick ##1 (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (!sTick && (bNext == 172)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 172) && (sReg >= 12) && (sReg <= 14)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##1 (bNext == 172)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sReg >= 14) && (sReg <= 15) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 14) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 1) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 15) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 14) && (sReg <= 15) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 7) ##3 (sNext == 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 !sTick) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext >= 3) && (sNext <= 5)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 !sTick ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 1) && (sReg <= 3) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 12) && (sReg <= 14) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 3) && (sReg <= 5) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 0) && (sReg <= 2) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 1) && (sNext <= 3) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 12) && (sNext <= 14) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (!sTick && (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##1 !sTick ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 !sTick ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 15) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!sTick && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!sTick && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (sNext == 0) ##2 (nReg == 7) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((nNext == 0) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((nNext == 0) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rxDoneTick) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((nReg == 0) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((nReg == 0) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 5) ##2 (stateReg == 3) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (stateNext == 3) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##3 (stateReg == 3)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##3 (stateNext == 3)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (stateNext == 3) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (stateReg == 3) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateReg == 3) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) && (stateReg == 3) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) && (stateNext == 3) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 33) && (sReg == 6) ##1 (nReg == 7) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 7) ##2 (bReg >= 0) && (bReg <= 33) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 15) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 sTick) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 15) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 229) && (bNext <= 236)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 0) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 0) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 0) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 229) && (bNext <= 236)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 14) && (sNext <= 15) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 1) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 0) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 14) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 14) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg == 14) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext == 0) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext == 0) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((sNext >= 14) && (sNext <= 15) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 70) && (bNext <= 74)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext == 1) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext == 1) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sReg == 0) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128) ##1 (nNext == 2) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nNext == 2) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 172) ##1 (sReg >= 4) && (sReg <= 5) ##1 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg == 5) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 172) && (sReg >= 12) && (sReg <= 13) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg == 128) ##4 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg == 172) && (sNext >= 4) && (sNext <= 5) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 128) ##4 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut == 128) ##4 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 128) ##4 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut >= 27) && (dOut <= 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 27) && (bNext <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 27) && (dOut <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (stateNext == 1)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 27) && (bReg <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 rx ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 !rx) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 15) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext >= 27) && (bNext <= 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 sTick ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (stateReg == 1)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg >= 27) && (bReg <= 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (sNext >= 0) && (sNext <= 2)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 1) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg >= 14) && (sReg <= 15) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext >= 0) && (sNext <= 1) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext >= 27) && (bNext <= 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !sTick ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !sTick) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg >= 27) && (bReg <= 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 1) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg >= 0) && (sReg <= 1)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut >= 27) && (dOut <= 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 14) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 141) && (sReg == 7) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut == 141) && (sReg == 7) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 0) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((nReg == 0) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((nNext == 0) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((nReg == 0) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 (nReg == 4) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!sTick ##1 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (!sTick ##1 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (sTick ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (!sTick ##1 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (sTick ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (sTick ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 4)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nReg == 4)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##3 (nNext == 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##4 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##4 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##4 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 4) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nReg == 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 2) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 2) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 4) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 4) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 5) ##1 (nNext == 2) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 4) && (sReg == 5) ##3 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 54)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut == 54)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 8) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext == 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 2)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (dOut == 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg == 43)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (nReg == 6)) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 0) && (stateNext == 0)) |-> reset);
assert property(@(posedge clk) ((bReg == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) ((sReg == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) ((nReg == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) (!sTick && (sNext == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) ((bNext == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) ((dOut == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) ((nNext == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) (reset) |-> reset);
assert property(@(posedge clk) ((sReg == 12) ##3 (sReg >= 14) && (sReg <= 15) ##1 (dOut == 67)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##2 (sNext >= 12) && (sNext <= 13) ##2 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) (!sTick && (sReg == 12) ##4 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) && rx ##4 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##3 !rx ##1 (dOut == 67)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##1 sTick ##3 (dOut == 67) && (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##1 !rx ##3 (dOut == 67) && (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##4 (stateNext == 0)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##2 (sNext == 13) ##2 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##3 (sNext == 15) ##1 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##2 rx ##2 (dOut == 67) && (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sNext == 12) && (sReg == 12) ##4 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##2 !sTick ##2 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##4 (sReg == 15) && (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) ((sReg == 12) ##3 sTick ##1 (stateReg == 3)) |-> rxDoneTick);
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27)) |-> (stateReg == 3));
assert property(@(posedge clk) (rxDoneTick ##1 !sTick) |-> (stateReg == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27)) |-> (stateReg == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 3)) |-> (stateReg == 3));
assert property(@(posedge clk) (sTick ##2 (dOut >= 0) && (dOut <= 43) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27)) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg == 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) (rx ##1 (dOut >= 0) && (dOut <= 43) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut == 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27) ##1 rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bNext == 195) ##4 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171) ##4 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 33) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171)) |-> (stateNext == 3));
assert property(@(posedge clk) ((bReg == 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) (rx ##1 (dOut >= 0) && (dOut <= 43) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((dOut == 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 33) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 195)) |-> (stateNext == 3));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##1 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) (sTick ##2 (dOut >= 0) && (dOut <= 43) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171) ##3 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27) ##1 rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bNext == 171) ##4 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 3)) |-> (stateNext == 3));
assert property(@(posedge clk) (rxDoneTick ##1 !sTick) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 171) ##3 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27)) |-> (stateNext == 3));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##1 1) |-> (stateNext == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27)) |-> (stateNext == 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27)) |-> (stateNext == 3));
assert property(@(posedge clk) ((bNext == 195) ##4 1) |-> (stateReg == 3));
assert property(@(posedge clk) ((sReg == 6) ##1 (dOut == 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg == 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 2) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 6) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext == 43) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 6) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 6) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (nReg == 2) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((nReg == 2) && (sReg == 6) ##2 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 6) && (sReg <= 8) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 6) && (sReg <= 8) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 12) && (sReg <= 14) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 12) && (sReg <= 14) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((nReg == 0) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((nReg == 0) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext >= 43) && (bNext <= 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut >= 43) && (dOut <= 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 rx) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg >= 43) && (bReg <= 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((nReg == 0) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) (!sTick ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (!sTick ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) (rx ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (reset ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (reset) |-> (nNext == 0));
assert property(@(posedge clk) (!sTick ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (reset ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##3 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (rx ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (nNext == 0)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (bReg == 0)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (dOut == 0)) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##1 1) |-> (nReg == 0));
assert property(@(posedge clk) (!sTick ##3 (bNext == 128) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) (reset ##3 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && (bReg == 0) ##1 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext == 15) && (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) && (bReg == 0) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 21)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 161)) |-> (nReg == 0));
assert property(@(posedge clk) (reset ##2 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 161) ##1 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 0) && (sNext <= 6) ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 0) && (sNext <= 6) ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && (nReg == 0) ##1 1) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 !sTick && (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) && (dOut == 0) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 !sTick && (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) && rx ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && sTick ##1 (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && (dOut == 0) ##1 1) |-> (nReg == 0));
assert property(@(posedge clk) (reset ##4 1) |-> (nReg == 0));
assert property(@(posedge clk) (reset) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && rx ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) && sTick ##1 (sReg == 15)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 161) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (nReg == 0)) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext == 15) && (sReg == 15)) |-> (nReg == 0));
assert property(@(posedge clk) ((bNext == 128) && (nReg == 0) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 43) && (dOut <= 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 15) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 sTick ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 0) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 43) && (bNext <= 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 0) && (stateNext <= 1) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 43) && (bReg <= 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 rx ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 43) && (bReg <= 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 43) && (bNext <= 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 0) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 43) && (dOut <= 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 88) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((sNext == 14) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 224) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 224) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48) ##1 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 224) ##4 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48)) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 48) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 48)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 224)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 48) ##2 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 48) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 48) ##3 1) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 229)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 224) ##2 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 224) ##3 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext == 224) ##4 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (dOut == 50)) |-> (nNext >= 3) && (nNext <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (dOut == 50) ##1 1) |-> (nReg >= 3) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 88) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 88) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 67) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 67) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 101) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 101) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 101) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 101) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 101) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 101) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut == 67) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bReg == 67) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg == 67) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((dOut == 67) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bReg == 67) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((dOut == 67) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) (rx ##1 sTick ##3 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) (rx ##1 sTick ##3 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) (sTick ##1 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) (rx ##2 rx ##2 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) (rx ##2 rx ##2 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) (!sTick ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 161)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext == 161)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 171)) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext == 171)) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext == 64)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 74)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) (rx ##1 sTick ##3 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 48)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 70)) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) (sTick ##1 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) (!sTick ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) (sTick ##1 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) (!sTick ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 177) ##4 rxDoneTick) |-> (dOut >= 50) && (dOut <= 88));
assert property(@(posedge clk) (rx ##2 rx ##2 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 177) ##4 rxDoneTick) |-> (bReg >= 50) && (bReg <= 88));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 177) ##4 rxDoneTick) |-> (bNext >= 48) && (bNext <= 88));
assert property(@(posedge clk) ((bNext == 214)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 229)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 224)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 236)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 229)) |-> (bReg >= 172) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 236)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 214)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 224)) |-> (dOut >= 172) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 15) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 14) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext == 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 13) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 13) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 99) && (sNext == 0)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nNext == 1) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) (!rx ##2 (bNext >= 161) && (bNext <= 236) ##2 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (sNext >= 6) && (sNext <= 15) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (sNext >= 10) && (sNext <= 15) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((sNext == 14) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 236) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext >= 108) && (bNext <= 236) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) && rx ##2 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 70)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 224)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 74)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 64)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##4 (dOut == 198)) |-> (bNext >= 161) && (bNext <= 236));
assert property(@(posedge clk) ((bNext == 99) && (sReg == 15)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 229)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 161) ##4 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 74) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##1 (bNext == 99)) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 161) ##4 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 70) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (nReg >= 1) && (nReg <= 2));
assert property(@(posedge clk) ((bNext == 64) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 224) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 229) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext == 15) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##1 (bNext == 128) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) ##1 (bNext == 128) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 229) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 229) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3) && rx) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3) && (stateReg == 2)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3) && rx) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3) && (stateReg == 2)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 202) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg == 192) ##1 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (dOut == 192) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut == 192) ##1 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 202) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nReg == 2) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg == 2) ##1 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut == 192) ##1 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext == 1) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (sReg == 0) ##1 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 202) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext == 192) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bReg == 192) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nReg == 2) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (sReg == 0) ##1 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext == 192) ##1 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 4) ##1 (bNext == 128) ##3 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 2) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg == 2) ##1 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 202) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((stateNext >= 0) && (stateNext <= 2) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext == 192) ##1 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bReg == 192) ##2 1) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg == 192) ##1 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 4) ##1 (bNext == 128) ##3 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bNext == 198) ##1 1) |-> (nNext >= 1) && (nNext <= 2));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext == 192) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext == 1) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((stateNext == 2) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((stateNext == 2) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext == 128) ##1 (dOut == 192) ##2 1) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (dOut >= 128) && (dOut <= 192) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg == 128) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 7) && (sNext <= 15) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg == 172) ##2 (sNext == 0)) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext >= 64) && (bNext <= 128) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg >= 128) && (bReg <= 192) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!rx && (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext >= 64) && (bNext <= 192) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 sTick ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##3 (sReg == 1)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg >= 1) && (nReg <= 2) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext == 128) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut == 128) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg == 1) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!sTick && (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 6) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bReg >= 128) && (bReg <= 192) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) (!sTick && (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 161) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nNext == 1) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg == 1) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut >= 128) && (dOut <= 192) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 1) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut == 128) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!rx && (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bReg >= 128) && (bReg <= 192) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nNext >= 1) && (nNext <= 2) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext == 128) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 11) && (sNext <= 15) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nReg >= 1) && (nReg <= 2) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) (sTick ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (dOut >= 128) && (dOut <= 192) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nNext >= 1) && (nNext <= 2) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg == 128) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext >= 64) && (bNext <= 192) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 7) && (sNext <= 15) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nNext == 1) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nNext >= 1) && (nNext <= 2) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (dOut >= 128) && (dOut <= 192) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) && (sNext >= 11) && (sNext <= 15) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext >= 64) && (bNext <= 128) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext >= 64) && (bNext <= 192) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext >= 64) && (bNext <= 128) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##3 (sReg == 1)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 sTick ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bNext >= 64) && (bNext <= 128) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 3) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) (sTick ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (nNext == 1) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 2) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 161) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (bNext >= 64) && (bNext <= 192) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nNext >= 1) && (nNext <= 2) ##2 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 2) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 3) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (sNext >= 0) && (sNext <= 6) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!rx ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext == 128) ##2 (nReg >= 1) && (nReg <= 2) ##1 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##1 (nReg >= 1) && (nReg <= 2) ##2 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 4) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 128) ##2 (bReg >= 128) && (bReg <= 192) ##1 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 3) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 128) ##4 (sReg == 0) && sTick) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rx ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut == 198) && (sReg == 15)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) (reset) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut == 198) && (sNext == 0) && sTick) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext == 128) ##4 (sReg == 0) && sTick) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!sTick ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) (!sTick ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) (reset ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut == 198) && (nNext == 3)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (!rx && (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 15) ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 3) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (reset ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sReg >= 9) && (sReg <= 15) ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 !rx ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (!rx ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 3) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((sNext == 15) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (stateNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 !sTick ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 !rx ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 3) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (sTick ##1 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (sTick ##1 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (stateReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((nNext == 5) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (!rx ##3 (dOut >= 96) && (dOut <= 149) ##1 (stateNext == 3)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##4 (sNext == 0)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 27)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 27)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 !sTick) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 43)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) (!rx ##1 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 27)) |-> (sReg >= 0) && (sReg <= 3));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((sNext >= 14) && (sNext <= 15) ##2 (bReg == 172) && (nNext == 6) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 128) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (dOut >= 149) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bNext == 128) ##3 (sReg == 0)) |-> (bReg >= 149) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 195)) |-> (bReg >= 96) && (bReg <= 149));
assert property(@(posedge clk) ((bNext == 195)) |-> (dOut >= 96) && (dOut <= 149));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) (sTick ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 86) && (bNext <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bReg == 172) ##2 1) |-> (bNext >= 149) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 (dOut == 198) && (sNext == 0)) |-> (bNext >= 96) && (bNext <= 149));
assert property(@(posedge clk) ((nNext == 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 0) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext == 0) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 0) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !rx) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 1)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 3)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 43) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 43) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 43)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 43) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 43)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 !rx ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 43) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 43) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !rx ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 74)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sNext == 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 14) && (sNext <= 15) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 0) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 1) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateNext == 3) ##2 (stateNext == 2) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg == 134) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##3 (stateNext == 2)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext == 134) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##3 (bReg == 134)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext == 195) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut == 134) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##3 (stateReg == 2)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 134) && (stateNext == 3) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##3 (dOut == 134)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##2 (stateReg == 2) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bReg == 134) && (stateNext == 3) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext == 134) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg == 134) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut == 134) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 101) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sReg == 14) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##1 (stateReg == 2) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##2 (sReg == 15) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##2 (sNext == 15) ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##3 (sReg == 15)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext == 0)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sNext == 0)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (sReg == 15) && (stateNext == 3) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) && (stateReg == 2) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##1 (sNext == 15) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##3 !rx) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg == 15)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##1 (sReg == 15) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((dOut == 141) ##1 (sReg == 15)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##1 (stateNext == 2) ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##3 (sNext == 15)) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (sNext == 0) && (stateNext == 3) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) && rx ##1 (stateNext == 3) ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) && rx ##3 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##1 !rx ##2 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##2 !sTick ##1 1) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (stateNext == 3) ##3 !sTick) |-> (bNext >= 74) && (bNext <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext == 1) ##2 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext == 1) ##3 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext == 1) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 141) ##1 (nNext == 2)) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((sNext == 1) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext == 141) ##1 (nNext == 2)) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext == 1) ##3 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((sNext == 1) ##2 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 0) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((nNext == 0) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((nNext == 0) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((nReg == 0) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 67)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rxDoneTick ##3 (sReg == 15) ##1 sTick) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 (stateReg == 0)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 rx) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rxDoneTick ##4 (sReg == 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 67) ##1 (dOut == 141) ##1 1) |-> (bReg >= 86) && (bReg <= 141));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 67)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 67) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 67)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (dOut == 141) ##1 1) |-> (dOut >= 86) && (dOut <= 141));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 67) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 67) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 67) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 67) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 1) && (stateNext <= 3) ##2 (sReg == 15) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 !sTick ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 67) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 67) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67) ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##4 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##4 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 !rx ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1) ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0) ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67) ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##4 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67) ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!sTick ##3 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (!sTick ##3 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (!sTick ##3 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 43) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 43) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg == 43) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut == 43) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 43) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 43) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (!rx ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (!rx ##2 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (reset ##4 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (reset ##1 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 21)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (reset) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (!rx ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (reset ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (reset ##4 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (!rx ##2 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (!rx ##2 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (reset ##3 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (reset ##3 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (reset ##1 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 6)) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (!rx ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (reset ##4 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (reset ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) (reset) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) (reset) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (reset ##1 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 27) && (dOut <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (stateReg == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 sTick ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 27) && (bNext <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 27) && (bReg <= 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 rx ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (stateNext == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 !rx) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut >= 27) && (dOut <= 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (sNext >= 0) && (sNext <= 2)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 15) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg >= 27) && (bReg <= 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext >= 27) && (bNext <= 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) ##4 rxDoneTick) |-> (bReg >= 0) && (bReg <= 43));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) ##4 rxDoneTick) |-> (dOut >= 0) && (dOut <= 43));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) ##4 rxDoneTick) |-> (bNext >= 0) && (bNext <= 43));
assert property(@(posedge clk) ((sReg == 5) ##2 (sNext == 0) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (sTick ##3 rxDoneTick ##1 sTick) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (sTick ##3 rxDoneTick ##1 (stateReg == 0)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (sTick ##1 (bReg >= 43) && (bReg <= 67) ##2 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (sTick ##1 (dOut >= 43) && (dOut <= 67) ##2 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##4 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (rxDoneTick ##1 !rx) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) && sTick ##3 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) && sTick ##3 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (sTick ##1 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 10) && (sReg <= 13)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 7) ##1 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 3) && (sReg <= 6) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 10) && (sReg <= 13) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 3) && (sReg <= 6) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 0) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext == 0) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 1) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 0) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 0) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg == 0) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 1) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 1) ##2 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sReg == 0) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 0) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 1) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sReg == 0) ##2 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 67)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 43)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 43)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 43)) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (sTick ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 !sTick ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 !rx ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 67) ##1 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##3 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##2 1) |-> (sReg >= 10) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 0) ##3 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((sNext == 0) ##3 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bNext == 128)) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 15) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 15) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 15) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg == 1) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 0) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 0) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 1) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 2) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 0) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 1) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 !rx) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 0)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 0)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 0) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 0) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 0) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 1) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 13) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext == 14) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sReg == 13) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (reset) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (stateNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 27) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 !rx ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 3) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (stateReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##1 !sTick ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##2 !rx ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 3) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 27) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (sNext == 0)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 43) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 27)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 !sTick) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 43)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 27)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 27)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 9) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 5) ##3 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 4) && (sNext <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 7) && (sReg <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 7) && (sNext <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 7) && (sReg <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 4) && (sReg <= 6)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 11) && (sReg <= 13)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 4) && (sReg <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sNext >= 7) && (sNext <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((bNext >= 195) && (bNext <= 236) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 195) && (bNext <= 236) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236) ##1 (bNext == 108) ##1 1) |-> (dOut >= 108) && (dOut <= 216));
assert property(@(posedge clk) ((bNext >= 214) && (bNext <= 236) ##1 (bNext == 108) ##1 1) |-> (bReg >= 108) && (bReg <= 216));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 11) && (sReg <= 13) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 7) && (sNext <= 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 7) && (sReg <= 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 4) && (sNext <= 6) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 4) && (sReg <= 6) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((stateNext == 3) ##3 rx) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 171) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 171) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##4 (bReg == 198)) |-> (bNext >= 128) && (bNext <= 236));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (rxDoneTick) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (rxDoneTick) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (rxDoneTick) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 27) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 27)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 27) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 27)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 27) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((dOut == 27) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 27) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 27) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 27) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 27) && (stateReg == 0) ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 27)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 27) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 27) ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 27) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 1)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 27) ##3 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 27) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 0)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 0)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 27)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 27)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 27) ##1 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 27) ##2 1) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 27)) |-> (nReg >= 5) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 4) ##3 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 7) && (sReg <= 9)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 4)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 1) && (sNext <= 4) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 7) && (sReg <= 9) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sNext >= 1) && (sNext <= 4) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 3) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 7) && (sReg <= 9) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 3) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 7) && (sReg <= 9) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 4) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 4) ##3 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 14) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!rx ##4 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((nNext == 1) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg >= 43) && (bReg <= 54) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext >= 43) && (bNext <= 54) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut >= 43) && (dOut <= 54) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext == 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut == 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg == 43) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 149) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 0) && (sReg == 15) && sTick) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((dOut == 0) && (sNext == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 161) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 128) ##2 (bReg == 0) ##1 1) |-> (nReg >= 1) && (nReg <= 4));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((stateReg == 0) ##3 !sTick ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg >= 0) && (sReg <= 1) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) && rx ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 171) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 70) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) (rxDoneTick) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 0) && (bNext <= 70) ##1 (dOut == 0) && (sReg == 15)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg == 14)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 4)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 2) && (sReg <= 4)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 176) && (bNext <= 202) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 202) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg >= 1) && (sReg <= 3) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg == 14) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 176) && (bReg <= 202) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 176) && (dOut <= 202) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) && (sReg >= 0) && (sReg <= 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 15) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 216) ##4 (dOut == 101)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 4) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg == 43) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 108) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 108) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 229) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##4 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##4 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset ##2 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 229) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset ##2 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) && rx ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 !rx && (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (sNext == 1) && (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (nReg == 7)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 171) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 !rx && (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (!sTick && (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sNext >= 8) && (sNext <= 15) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 171) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 171) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 13) && (sReg <= 15) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (sNext == 1) && (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nReg == 6) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 8) && (sReg <= 15) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (sReg == 0) && sTick) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (nNext == 7) && (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 70)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sNext >= 11) && (sNext <= 15) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) (reset ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 108) ##1 (nReg == 7)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 11) && (sReg <= 15) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 48)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nReg == 6) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 229) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 21)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 171) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 108) && (sNext >= 8) && (sNext <= 15) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 6)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (!sTick && (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 108) ##1 (nNext == 7) && (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 8) && (sReg <= 15) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) ##1 (sReg == 0) && sTick) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 182) ##3 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 13) && (sReg <= 15) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 182) ##3 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) && rx ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) && (sNext >= 11) && (sNext <= 15) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset ##4 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 64)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg == 108) && (sReg >= 11) && (sReg <= 15) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) (reset) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 5) ##3 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 171) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) && (sReg == 15) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 8) && (sNext <= 15) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 (sReg == 0) ##1 (nNext == 7)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 182) ##3 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 108) && rx ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 11) && (sNext <= 15) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 (nNext == 7) && (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext == 108) && (sNext >= 13) && (sNext <= 15) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 (sReg == 0) && sTick ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext == 182) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##2 (nReg == 7)) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 !rx && (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 171) && (bNext <= 229) ##1 (bNext == 108) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((nNext == 6) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) (!sTick && (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 (sNext == 1) && (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 229) ##1 (bReg == 108) ##1 1) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg == 6) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) ##1 (nReg == 7) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 108) && (sReg >= 8) && (sReg <= 15) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateReg == 0) ##1 !sTick ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 108) && (bNext <= 229) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 108) && (bNext <= 229) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 229) ##1 (bNext == 108) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 229) ##1 (bNext == 108) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg == 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext == 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 rx ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut == 43) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 108) ##4 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##4 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut == 108) ##4 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg == 108) ##4 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((nNext >= 6) && (nNext <= 7) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 229) ##1 (bNext == 108) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 108) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((nReg >= 6) && (nReg <= 7) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 108) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 229) ##1 (bNext == 108) ##2 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 108) && (bNext <= 229) ##1 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bNext >= 64) && (bNext <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 96) && (bReg <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((dOut >= 96) && (dOut <= 149) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sReg >= 2) && (sReg <= 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext == 13) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 96) && (bNext <= 149) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 141) && (bNext <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 172) && (bNext <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sNext >= 2) && (sNext <= 3) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 128) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 141) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 128) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 15) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 192) && (dOut <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 141) && (bReg <= 216) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 74) && (bNext <= 141) ##2 (bNext == 108) ##1 (sReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 70));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (dOut >= 0) && (dOut <= 67));
assert property(@(posedge clk) ((dOut >= 86) && (dOut <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((bReg >= 86) && (bReg <= 141) ##3 (bReg == 108) ##1 (sReg == 0)) |-> (bReg >= 0) && (bReg <= 67));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4) ##3 (sNext == 0) ##1 1) |-> (sReg >= 4) && (sReg <= 9));
assert property(@(posedge clk) (!sTick && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg >= 27) && (bReg <= 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut >= 27) && (dOut <= 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext >= 0) && (sNext <= 1) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 27) && (bNext <= 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !sTick ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext >= 27) && (bNext <= 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg >= 0) && (sReg <= 1)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 1) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut >= 27) && (dOut <= 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg >= 27) && (bReg <= 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (stateReg == 0)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 (sReg == 15)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 67)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 67)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 67)) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (sReg == 15) ##1 sTick) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##4 rx) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 67) ##2 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 67) ##1 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 !sTick ##2 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 67) ##2 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 67) ##1 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 1) && (stateNext <= 3) ##2 (sReg == 15) ##1 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 67) ##2 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 67) ##1 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((stateNext == 3) ##2 rx ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0) ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##4 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##4 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67) ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1) ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 !rx ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67) ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67) ##3 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##4 1) |-> (sNext >= 8) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##2 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 229) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##2 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick) |-> sTick);
assert property(@(posedge clk) ((sNext == 14) ##3 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (rxDoneTick) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 43) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 3)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 43) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 !rx ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 43) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 43) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 43)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 43) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 1)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 !rx ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bReg == 54) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 54) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 27) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 5) && (sReg <= 9) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext == 27) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sReg >= 5) && (sReg <= 9) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg == 27) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (bReg == 27)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sNext >= 5) && (sNext <= 9)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sNext >= 5) && (sNext <= 9) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut == 27) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sNext >= 5) && (sNext <= 9) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (dOut == 27)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg == 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 101) ##2 (sNext == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext == 21) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 21) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 74) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 161) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 21) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 224) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 224) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 224) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 21) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 70) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 70)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 74)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 224)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 21)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 70) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 224) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 101) ##1 (sReg == 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 224) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 74) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 70) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 70) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 229) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 108) && (bReg <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 70) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 224) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 149) && (dOut <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 70) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 128) && (bNext <= 236) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 224) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 224) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 229) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 21) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 172) && (bReg <= 216) ##1 (bNext == 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 161)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 108) && (dOut <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 70) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 229) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext == 21) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((dOut >= 172) && (dOut <= 216) ##1 (bNext == 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 70) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 74) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext == 21) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 25) && (bReg <= 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 27) && (bNext <= 43)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 27) && (dOut <= 43)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 27) && (bReg <= 43)) |-> sTick);
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 25) && (dOut <= 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 27) && (bNext <= 43) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 15) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 rx ##1 1) |-> sTick);
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 27) && (bReg <= 43) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 27) && (dOut <= 43) ##1 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((dOut >= 0) && (dOut <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((stateNext == 1) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 0) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 !rx) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateNext == 1) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (sNext == 0) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sNext == 0) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sReg == 0) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 1) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 2) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (sReg == 0) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 27) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 27) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 0)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 1)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 27)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 27)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43)) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 !rx) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 27)) |-> sTick);
assert property(@(posedge clk) ((bReg >= 54) && (bReg <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut >= 54) && (dOut <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext >= 54) && (bNext <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext == 27) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg >= 54) && (bReg <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut == 27) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg == 27) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 54) && (dOut <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##4 (stateNext == 0)) |-> rx);
assert property(@(posedge clk) (reset ##2 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 67)) |-> rx);
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27) ##1 1) |-> sTick);
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##4 1) |-> rx);
assert property(@(posedge clk) (reset ##4 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27) ##1 1) |-> sTick);
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##4 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 3) ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 !sTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 3) ##1 1) |-> sTick);
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (reset ##3 1) |-> rx);
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 67)) |-> rx);
assert property(@(posedge clk) ((bReg == 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 67)) |-> rx);
assert property(@(posedge clk) ((dOut == 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##4 (sReg == 15)) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##4 (stateReg == 0)) |-> rx);
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##4 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##4 (sNext == 15)) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##3 (sReg == 15) ##1 sTick) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27) ##1 1) |-> sTick);
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (reset ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 67) ##2 1) |-> rx);
assert property(@(posedge clk) (reset ##1 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 67) ##1 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 67) ##1 1) |-> rx);
assert property(@(posedge clk) ((bNext == 43) ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 1) && (stateNext <= 3) ##2 (sReg == 15) ##1 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##2 !sTick ##2 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 67) ##2 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 67) ##1 1) |-> rx);
assert property(@(posedge clk) ((bNext == 43) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (reset ##3 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 67) ##2 1) |-> rx);
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67) ##3 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67) ##3 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1) ##3 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67) ##3 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 !rx ##3 1) |-> rx);
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0) ##3 1) |-> rx);
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 54) ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 0)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext == 27) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 27)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 27) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 0)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext == 27) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 27)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 27) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext == 27) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bReg == 27) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg == 27) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 1)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 27) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((dOut == 27) && (stateReg == 0) ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##2 (dOut == 27) ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##3 (dOut == 27) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##1 (dOut == 27) ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg == 27) && (stateReg == 0)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 0) ##4 (dOut == 27)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (!rx ##2 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((bNext >= 67) && (bNext <= 171) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut >= 67) && (dOut <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut >= 67) && (dOut <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg >= 67) && (bReg <= 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext >= 67) && (bNext <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg >= 67) && (bReg <= 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext >= 27) && (bNext <= 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 27) && (bNext <= 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut >= 27) && (dOut <= 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext >= 27) && (bNext <= 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 27) && (bReg <= 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 !rx) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bNext >= 27) && (bNext <= 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut >= 27) && (dOut <= 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut >= 27) && (dOut <= 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg >= 27) && (bReg <= 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 sTick ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg >= 27) && (bReg <= 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 27) && (dOut <= 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 rx ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 27) && (dOut <= 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 27) && (bNext <= 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 15) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 27) && (bReg <= 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 67) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 67) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 67) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (reset ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (reset ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (reset) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (reset ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (reset ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 0) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 27) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (stateNext == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 27) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 27) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 !rx ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bNext == 27) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut == 27) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 27) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 27) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 27) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 !rx ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((bReg == 27) && rxDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 (dOut == 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (bReg == 67)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bReg == 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg == 67) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (dOut == 67)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut == 67) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext == 67) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (bNext == 67) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 27)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 3) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 !sTick ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 3) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bNext == 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 27) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 !sTick) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 43)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 43) ##1 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 27) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43) ##2 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (dOut == 27)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 27) ##3 1) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) (rxDoneTick ##4 (bReg == 27)) |-> (sNext >= 0) && (sNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 6) && (sReg <= 9)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 1) && (sReg <= 5)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sReg >= 0) && (sReg <= 4) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 0) && (sReg <= 4) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 7) && (sReg <= 10)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) && (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) && (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sNext >= 0) && (sNext <= 4) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 2) && (sReg <= 5) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sNext >= 0) && (sNext <= 4) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 3) && (sReg <= 6)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 6) && (sReg <= 8) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 7) && (sReg <= 9)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sNext >= 0) && (sNext <= 4)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 6) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 6) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 4) && (sReg <= 6)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 5) && (sReg <= 7) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 1) && (sReg <= 3)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 3) && (sReg <= 5)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sNext >= 10) && (sNext <= 12) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 10) && (sReg <= 12) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##2 (sReg >= 10) && (sReg <= 12) ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 8) && (sReg <= 9) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 10) && (sReg <= 12)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rxDoneTick) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext == 0) ##1 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext == 0) ##1 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 9) && (sReg <= 10) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg >= 1) && (sReg <= 2)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (reset ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##1 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 171)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (reset ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##4 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext == 171)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (reset ##2 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (reset) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##3 1) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 11) && (sReg <= 12) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (sReg >= 0) && (sReg <= 1) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##2 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##3 (sReg == 6)) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##3 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext >= 43) && (bNext <= 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 rx) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut >= 43) && (dOut <= 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg >= 43) && (bReg <= 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateReg == 0) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 43) && (bNext <= 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 sTick ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg >= 43) && (bReg <= 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 43) && (dOut <= 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 rx ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 236) ##4 (stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 43) && (bReg <= 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (sNext == 15) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 161) && (bNext <= 236) ##4 (stateNext == 3)) |-> (dOut >= 0) && (dOut <= 101));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext >= 43) && (bNext <= 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut >= 43) && (dOut <= 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 0) && (stateNext <= 1) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (stateNext == 0) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 43)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 43)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (dOut == 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bNext == 43)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##3 (bReg == 67)) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 43) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 43) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bReg == 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (dOut == 67) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 !sTick ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 33) && (bNext <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 1) ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##2 (bNext == 43) ##1 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (rxDoneTick ##1 !rx ##2 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (sTick ##1 rxDoneTick ##3 1) |-> (sReg >= 6) && (sReg <= 15));
assert property(@(posedge clk) (reset) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (reset ##4 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (reset ##1 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bNext == 171) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((dOut == 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bReg == 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (dOut == 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((bReg == 86) && (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((stateNext == 3) ##1 (bNext == 86) ##2 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((sNext == 0) ##1 (stateNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 108));
assert property(@(posedge clk) ((nReg == 2) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 2)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 2) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 2)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 2) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 2) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 2) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 2) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 4) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 4) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 4) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 4) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 4)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 4) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 3) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 3) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 3) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 3)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 3) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 3) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 5) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 5) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 5)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 5) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 5) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 5) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 5) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 5) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 5)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (!sTick ##1 rxDoneTick ##2 1) |-> sTick);
assert property(@(posedge clk) ((nNext == 6) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 6)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 6)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 6) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 6) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 6) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 6) ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 6) ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 6)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 6) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nNext == 6) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 6)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 6) ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 6) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nReg == 6) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 6) ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((nReg == 6) ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((nNext == 6) ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 43) && (bReg <= 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 sTick) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 43) && (bNext <= 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 43) && (dOut <= 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (!sTick ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (!rx ##2 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 !rx) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##2 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67)) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##2 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 43) && (bReg <= 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut >= 43) && (dOut <= 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 sTick) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg >= 43) && (bReg <= 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 43) && (dOut <= 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext >= 0) && (stateNext <= 1)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext >= 43) && (bNext <= 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##2 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (!sTick ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (reset ##3 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##4 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##2 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (reset ##3 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 50) && (dOut <= 88) ##1 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##4 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (reset ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##1 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (reset) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 88) ##1 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (!rx ##2 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 43) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg >= 33) && (bReg <= 43) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut == 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut == 43) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg == 43) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut >= 33) && (dOut <= 43) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (sTick ##1 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg == 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 67) && rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext >= 48) && (bNext <= 88) ##2 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 43)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (sNext == 0)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 43)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (dOut == 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 !rx) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (stateNext == 0)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bReg == 67)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) (rxDoneTick ##1 (bNext == 43)) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 43) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) (sTick ##1 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bReg == 43) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((dOut == 43) ##3 rxDoneTick ##1 1) |-> (stateNext >= 0) && (stateNext <= 2));
assert property(@(posedge clk) ((bReg == 43) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((dOut == 43) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));
assert property(@(posedge clk) ((bNext == 43) ##3 rxDoneTick ##1 1) |-> (stateReg >= 0) && (stateReg <= 2));

endmodule
