{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612610406646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612610406655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 16:50:06 2021 " "Processing started: Sat Feb 06 16:50:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612610406655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612610406655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leds_segments -c leds_segments " "Command: quartus_map --read_settings_files=on --write_settings_files=off leds_segments -c leds_segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612610406655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612610407017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612610407017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_segments-leds_segments_arc " "Found design unit 1: leds_segments-leds_segments_arc" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612610416425 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_segments " "Found entity 1: leds_segments" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612610416425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612610416425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leds_segments " "Elaborating entity \"leds_segments\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612610416454 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[6\] " "Inserted always-enabled tri-state buffer between \"segment0\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[5\] " "Inserted always-enabled tri-state buffer between \"segment0\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[4\] " "Inserted always-enabled tri-state buffer between \"segment0\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[3\] " "Inserted always-enabled tri-state buffer between \"segment0\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[2\] " "Inserted always-enabled tri-state buffer between \"segment0\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[1\] " "Inserted always-enabled tri-state buffer between \"segment0\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[0\] " "Inserted always-enabled tri-state buffer between \"segment0\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[6\] " "Inserted always-enabled tri-state buffer between \"segment1\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[5\] " "Inserted always-enabled tri-state buffer between \"segment1\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[4\] " "Inserted always-enabled tri-state buffer between \"segment1\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[3\] " "Inserted always-enabled tri-state buffer between \"segment1\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[2\] " "Inserted always-enabled tri-state buffer between \"segment1\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[1\] " "Inserted always-enabled tri-state buffer between \"segment1\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[0\] " "Inserted always-enabled tri-state buffer between \"segment1\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[6\] " "Inserted always-enabled tri-state buffer between \"segment2\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[5\] " "Inserted always-enabled tri-state buffer between \"segment2\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[4\] " "Inserted always-enabled tri-state buffer between \"segment2\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[3\] " "Inserted always-enabled tri-state buffer between \"segment2\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[2\] " "Inserted always-enabled tri-state buffer between \"segment2\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[1\] " "Inserted always-enabled tri-state buffer between \"segment2\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[0\] " "Inserted always-enabled tri-state buffer between \"segment2\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[6\] " "Inserted always-enabled tri-state buffer between \"segment3\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[5\] " "Inserted always-enabled tri-state buffer between \"segment3\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[4\] " "Inserted always-enabled tri-state buffer between \"segment3\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[3\] " "Inserted always-enabled tri-state buffer between \"segment3\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[2\] " "Inserted always-enabled tri-state buffer between \"segment3\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[1\] " "Inserted always-enabled tri-state buffer between \"segment3\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[0\] " "Inserted always-enabled tri-state buffer between \"segment3\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612610417084 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1612610417084 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1612610417086 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1612610417086 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[6\]~synth " "Node \"segment0\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[5\]~synth " "Node \"segment0\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[4\]~synth " "Node \"segment0\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[3\]~synth " "Node \"segment0\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[2\]~synth " "Node \"segment0\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[1\]~synth " "Node \"segment0\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[0\]~synth " "Node \"segment0\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[6\]~synth " "Node \"segment1\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[5\]~synth " "Node \"segment1\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[4\]~synth " "Node \"segment1\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[3\]~synth " "Node \"segment1\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[2\]~synth " "Node \"segment1\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[1\]~synth " "Node \"segment1\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[0\]~synth " "Node \"segment1\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[6\]~synth " "Node \"segment2\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[5\]~synth " "Node \"segment2\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[4\]~synth " "Node \"segment2\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[3\]~synth " "Node \"segment2\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[2\]~synth " "Node \"segment2\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[1\]~synth " "Node \"segment2\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[0\]~synth " "Node \"segment2\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[6\]~synth " "Node \"segment3\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[5\]~synth " "Node \"segment3\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[4\]~synth " "Node \"segment3\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[3\]~synth " "Node \"segment3\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[2\]~synth " "Node \"segment3\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[1\]~synth " "Node \"segment3\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[0\]~synth " "Node \"segment3\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612610417206 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1612610417206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612610417327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612610417843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612610417843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612610417926 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612610417926 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612610417926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612610417926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612610417926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612610417985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 16:50:17 2021 " "Processing ended: Sat Feb 06 16:50:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612610417985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612610417985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612610417985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612610417985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612610419179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612610419189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 16:50:18 2021 " "Processing started: Sat Feb 06 16:50:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612610419189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612610419189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off leds_segments -c leds_segments " "Command: quartus_fit --read_settings_files=off --write_settings_files=off leds_segments -c leds_segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612610419190 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612610419277 ""}
{ "Info" "0" "" "Project  = leds_segments" {  } {  } 0 0 "Project  = leds_segments" 0 0 "Fitter" 0 0 1612610419278 ""}
{ "Info" "0" "" "Revision = leds_segments" {  } {  } 0 0 "Revision = leds_segments" 0 0 "Fitter" 0 0 1612610419278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612610419463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612610419463 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "leds_segments 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"leds_segments\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612610419475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612610419527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612610419527 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612610419906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612610419926 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612610420009 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk_segment clk_segment(n) " "differential I/O pin \"clk_segment\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk_segment(n)\"." {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_segment } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_segment" } { 0 "clk_segment(n)" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_segment(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1612610426045 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1612610426045 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1612610426118 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_segment~inputCLKENA0 59 global CLKCTRL_G6 " "clk_segment~inputCLKENA0 with 59 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1612610426242 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_led~inputCLKENA0 46 global CLKCTRL_G9 " "clk_led~inputCLKENA0 with 46 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1612610426242 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1612610426242 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610426242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612610426247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612610426247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612610426248 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612610426249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612610426249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612610426249 ""}
{ "Info" "ISTA_SDC_FOUND" "leds_segments.sdc " "Reading SDC File: 'leds_segments.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612610426974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1612610426987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612610426987 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612610426987 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612610426988 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612610426988 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_led " "  20.000      clk_led" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612610426988 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  clk_segment " "  10.000  clk_segment" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612610426988 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612610426988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612610427018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 I/O output buffer " "Packed 28 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1612610427019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1612610427019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612610427019 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610427114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612610430946 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1612610431267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610432120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612610433278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612610433609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610433609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612610439106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X57_Y0 X68_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11"} { { 12 { 0 ""} 57 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612610442680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612610442680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612610443338 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1612610443338 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612610443338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610443341 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612610444405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612610444436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612610445052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612610445052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612610446355 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612610449930 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "28 " "Following 28 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[6\] a permanently enabled " "Pin segment0\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[6\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 30 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[5\] a permanently enabled " "Pin segment0\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[5\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[4\] a permanently enabled " "Pin segment0\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[4\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[3\] a permanently enabled " "Pin segment0\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[3\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[2\] a permanently enabled " "Pin segment0\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[2\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[1\] a permanently enabled " "Pin segment0\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[1\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 7 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment0\[0\] a permanently enabled " "Pin segment0\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment0[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment0\[0\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 8 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[6\] a permanently enabled " "Pin segment1\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[6\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[5\] a permanently enabled " "Pin segment1\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[5\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[4\] a permanently enabled " "Pin segment1\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[4\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[3\] a permanently enabled " "Pin segment1\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[3\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 26 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[2\] a permanently enabled " "Pin segment1\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[2\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 27 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[1\] a permanently enabled " "Pin segment1\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[1\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 28 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment1\[0\] a permanently enabled " "Pin segment1\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment1[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment1\[0\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 29 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[6\] a permanently enabled " "Pin segment2\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[6\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[5\] a permanently enabled " "Pin segment2\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[5\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[4\] a permanently enabled " "Pin segment2\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[4\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[3\] a permanently enabled " "Pin segment2\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[3\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[2\] a permanently enabled " "Pin segment2\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[2\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[1\] a permanently enabled " "Pin segment2\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[1\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment2\[0\] a permanently enabled " "Pin segment2\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment2[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment2\[0\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[6\] a permanently enabled " "Pin segment3\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[6\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[5\] a permanently enabled " "Pin segment3\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[5\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[4\] a permanently enabled " "Pin segment3\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[4\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[3\] a permanently enabled " "Pin segment3\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[3\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[2\] a permanently enabled " "Pin segment3\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[2\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[1\] a permanently enabled " "Pin segment3\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[1\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 10 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "segment3\[0\] a permanently enabled " "Pin segment3\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { segment3[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segment3\[0\]" } } } } { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/leds_segments/" { { 0 { 0 ""} 0 9 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612610450145 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1612610450145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/leds_segments/output_files/leds_segments.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/leds_segments/output_files/leds_segments.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612610450217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6902 " "Peak virtual memory: 6902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612610451126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 16:50:51 2021 " "Processing ended: Sat Feb 06 16:50:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612610451126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612610451126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612610451126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612610451126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612610452531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612610452540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 16:50:52 2021 " "Processing started: Sat Feb 06 16:50:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612610452540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612610452540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off leds_segments -c leds_segments " "Command: quartus_asm --read_settings_files=off --write_settings_files=off leds_segments -c leds_segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612610452540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612610453270 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612610457694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612610458033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 16:50:58 2021 " "Processing ended: Sat Feb 06 16:50:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612610458033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612610458033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612610458033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612610458033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612610458679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612610459197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612610459207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 16:50:58 2021 " "Processing started: Sat Feb 06 16:50:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612610459207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta leds_segments -c leds_segments " "Command: quartus_sta leds_segments -c leds_segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610459293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610459933 ""}
{ "Info" "ISTA_SDC_FOUND" "leds_segments.sdc " "Reading SDC File: 'leds_segments.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460610 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610460611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610460627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.442 " "Worst-case setup slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clk_segment  " "    0.442               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.847               0.000 clk_led  " "    6.847               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 clk_segment  " "    0.437               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk_led  " "    0.440               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.024 " "Worst-case minimum pulse width slack is 4.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.024               0.000 clk_segment  " "    4.024               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 clk_led  " "    9.245               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610460709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460709 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610460723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610460769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.589 " "Worst-case setup slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 clk_segment  " "    0.589               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.978               0.000 clk_led  " "    6.978               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk_segment  " "    0.441               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clk_led  " "    0.446               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.004 " "Worst-case minimum pulse width slack is 4.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.004               0.000 clk_segment  " "    4.004               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 clk_led  " "    9.347               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610466642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610466642 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610466651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610467107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.169 " "Worst-case setup slack is 4.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.169               0.000 clk_segment  " "    4.169               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.214               0.000 clk_led  " "   12.214               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_segment  " "    0.182               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk_led  " "    0.201               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.547 " "Worst-case minimum pulse width slack is 4.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.547               0.000 clk_segment  " "    4.547               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.130               0.000 clk_led  " "    9.130               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610469888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610469888 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1612610469955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.448 " "Worst-case setup slack is 4.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.448               0.000 clk_segment  " "    4.448               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.550               0.000 clk_led  " "   12.550               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk_segment  " "    0.173               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk_led  " "    0.190               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.544 " "Worst-case minimum pulse width slack is 4.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.544               0.000 clk_segment  " "    4.544               0.000 clk_segment " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.088               0.000 clk_led  " "    9.088               0.000 clk_led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612610470272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610470272 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610472144 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610472144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5577 " "Peak virtual memory: 5577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612610472296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 16:51:12 2021 " "Processing ended: Sat Feb 06 16:51:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612610472296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612610472296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612610472296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610472296 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1612610473048 ""}
