// Seed: 3907149550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  generate
    if (1) begin : LABEL_0
      assign id_3 = id_1;
      integer [-1 'b0 : 1 'd0] id_5;
      ;
    end else begin : LABEL_1
      wire id_6 = id_2;
    end
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    output supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
