// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MessageStore(
  input         clock,
                reset,
  output        io_in_rxErrorMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_in_rxErrorMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input  [31:0] io_in_rxErrorMessage_bits,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output        io_in_rxFinishMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_in_rxFinishMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input  [31:0] io_in_rxFinishMessage_bits,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output        io_in_txErrorMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_in_txErrorMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input  [31:0] io_in_txErrorMessage_bits,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_out_rxErrorMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output        io_out_rxErrorMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output [31:0] io_out_rxErrorMessage_bits,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_out_rxFinishMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output        io_out_rxFinishMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output [31:0] io_out_rxFinishMessage_bits,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  input         io_out_txErrorMessage_ready,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output        io_out_txErrorMessage_valid,	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
  output [31:0] io_out_txErrorMessage_bits	// @[generators/baseband/src/main/scala/baseband/MessageStore.scala:7:14]
);

  Queue_32 rxErrorMessageQ_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_rxErrorMessage_ready),
    .io_enq_valid (io_in_rxErrorMessage_valid),
    .io_enq_bits  (io_in_rxErrorMessage_bits),
    .io_deq_ready (io_out_rxErrorMessage_ready),
    .io_deq_valid (io_out_rxErrorMessage_valid),
    .io_deq_bits  (io_out_rxErrorMessage_bits)
  );
  Queue_32 rxFinishMessageQ_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_rxFinishMessage_ready),
    .io_enq_valid (io_in_rxFinishMessage_valid),
    .io_enq_bits  (io_in_rxFinishMessage_bits),
    .io_deq_ready (io_out_rxFinishMessage_ready),
    .io_deq_valid (io_out_rxFinishMessage_valid),
    .io_deq_bits  (io_out_rxFinishMessage_bits)
  );
  Queue_32 txErrorMessageQ_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:376:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_txErrorMessage_ready),
    .io_enq_valid (io_in_txErrorMessage_valid),
    .io_enq_bits  (io_in_txErrorMessage_bits),
    .io_deq_ready (io_out_txErrorMessage_ready),
    .io_deq_valid (io_out_txErrorMessage_valid),
    .io_deq_bits  (io_out_txErrorMessage_bits)
  );
endmodule

