/*
 * PS4Delta : PS4/PS5 emulation and research project
 */

// Compute dispatches. Each guest range a CS touches gets a persistent
// host-visible storage buffer keyed by its base address; dispatches are
// recorded into one batched command buffer, and their writes land back in guest
// memory lazily -- only when something needs guest memory to be current.

#include "gpu/rhi/renderer.h"

#include "gpu/gpu_check.h"
#include "gpu/guest_memory.h"
#include "gpu/gcn/gcn_detile.h"
#include "gpu/gcn/gcn_translate.h"
#include "gpu/vulkan/vk_capture.h"
#include "gpu/vulkan/vk_compute_hazard.h"
#include "gpu/vulkan/vk_debug.h"
#include "gpu/vulkan/vk_device.h"
#include "gpu/vulkan/vk_format.h"
#include "gpu/vulkan/vk_frame.h"
#include "gpu/vulkan/vk_hash.h"
#include "gpu/vulkan/vk_perf.h"
#include "gpu/vulkan/vk_render_target.h"
#include "gpu/vulkan/vk_texture_cache.h"
#include "gpu/vulkan/vk_trace.h"

#include <algorithm>
#include <chrono>
#include <cmath>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <limits>
#include <map>
#include <mutex>
#include <unordered_map>
#include <unordered_set>
#include <vector>
#include <utl/options.h>

namespace {
DELTA_OPTION(uint64_t, kDetileDump, "DELTA_GPU_DETILEDUMP", 0);
DELTA_OPTION(bool, kCsList, "DELTA_GPU_CSLIST", false);
DELTA_OPTION(int, kCsHist, "DELTA_GPU_CSHIST", 0);
DELTA_OPTION(bool, kCsRtTrace, "DELTA_GPU_CSRT", false);
DELTA_OPTION(bool, kCsRename, "DELTA_GPU_CSRENAME", false);
// Skip staging in a compute range the shader never reads (see the use below).
DELTA_OPTION(bool, kCsSkipUpload, "DELTA_GPU_CS_SKIP_UPLOAD", false);
uint64_t g_cs_skip_n = 0;
DELTA_OPTION(bool, kCsImport, "DELTA_GPU_CSIMPORT", false);
// Revert to copying every staged byte back to guest memory, shader-written or
// not (the behaviour before the write-coverage merge). Kept for A/B only: it
// reverts CPU writes that share a staged range and corrupts SotC's heap.
DELTA_OPTION(bool, kCsWbFull, "DELTA_GPU_CS_WB_FULL", false);
// Report every writeback whose dispatch did not write the whole range: the
// difference is guest memory we would have reverted.
DELTA_OPTION(bool, kCsWbAudit, "DELTA_GPU_CS_WB_AUDIT", false);
// Put compute range buffers in VRAM rather than system RAM, with a host-cached
// mirror for the staging edges. The GPU reads and writes these every dispatch,
// and doing that across PCIe was 282 ms of a 457 ms SotC frame. No-op on a UMA
// part, where one buffer is already both (see FindDeviceMemoryType).
DELTA_OPTION(bool, kCsVram, "DELTA_GPU_CSVRAM", true);
DELTA_OPTION(uint64_t, kCsFlushTrace, "DELTA_GPU_CSFLUSHTRACE", 0);
DELTA_OPTION(bool, kCsSyncReport, "DELTA_GPU_CSSYNC", false);
DELTA_OPTION(bool, kGpuCsgpuVerbose, "DELTA_GPU_CSGPU_VERBOSE", false);
uint64_t g_cs_image_staged = 0;
}  // namespace

namespace gpu::vk {
namespace {
// Writeback-half accounting (DELTA_GPU_CSSYNC); defined here because the
// aliased-image bridge below is the thing being counted.
uint64_t g_out_retile_ns = 0, g_out_rt_ns = 0, g_out_tail_ns = 0;
uint64_t g_stage_ro_bytes = 0, g_stage_rw_bytes = 0, g_stage_img_bytes = 0;
uint64_t g_stage_cpu_detile_bytes = 0, g_stage_cpu_detile_n = 0;
// Staging-in halves: hashing guest memory to decide validity, CPU detiling,
// the render-target bridge (its own submit+wait), and the plain copy.
uint64_t g_in_hash_ns = 0, g_in_detile_ns = 0, g_in_rt_ns = 0, g_in_copy_ns = 0;
uint64_t g_in_hash_n = 0, g_in_rt_n = 0;
uint64_t g_out_retile_n = 0, g_out_rt_submits = 0;

using rhi::ComputeInfo;

static_assert(ComputeInfo::kMaxResources == gcn::kMaxCsResources);

// A recompiled compute pipeline, cached by CS address: the SPIR-V + binding
// layout depend only on the code, so only the descriptor set + push constants +
// storage buffers are rebuilt per dispatch.
struct CsPipe {
  VkPipeline pipe = VK_NULL_HANDLE;
  VkPipelineLayout layout = VK_NULL_HANDLE;
  VkDescriptorSetLayout set_layout = VK_NULL_HANDLE;
  uint32_t num_res = 0;
};

std::unordered_map<uint64_t, CsPipe> g_cs_pipes;

// Memory for a buffer the GPU alone touches: VRAM, host visibility irrelevant.
// Only worth splitting off a host mirror when the device heap is NOT already
// cheap for the CPU to read -- on a UMA part the one buffer serves both sides
// and FindComputeMemoryType already returns it, so report none here.
uint32_t FindDeviceMemoryType(uint32_t type_bits) {
  VkPhysicalDeviceMemoryProperties properties;
  vkGetPhysicalDeviceMemoryProperties(g_dev.phys, &properties);
  constexpr VkMemoryPropertyFlags kUnified =
      VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT | VK_MEMORY_PROPERTY_HOST_VISIBLE_BIT |
      VK_MEMORY_PROPERTY_HOST_CACHED_BIT;
  for (uint32_t i = 0; i < properties.memoryTypeCount; i++)
    if ((type_bits & (1u << i)) &&
        (properties.memoryTypes[i].propertyFlags & kUnified) == kUnified)
      return UINT32_MAX;
  for (uint32_t i = 0; i < properties.memoryTypeCount; i++)
    if ((type_bits & (1u << i)) &&
        (properties.memoryTypes[i].propertyFlags &
         VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT))
      return i;
  return UINT32_MAX;
}

uint32_t FindComputeMemoryType(uint32_t type_bits) {
  VkPhysicalDeviceMemoryProperties properties;
  vkGetPhysicalDeviceMemoryProperties(g_dev.phys, &properties);
  uint32_t best = UINT32_MAX;
  int best_score = -1;
  for (uint32_t i = 0; i < properties.memoryTypeCount; i++) {
    if (!(type_bits & (1u << i)))
      continue;
    const VkMemoryPropertyFlags flags = properties.memoryTypes[i].propertyFlags;
    constexpr VkMemoryPropertyFlags kRequired =
        VK_MEMORY_PROPERTY_HOST_VISIBLE_BIT |
        VK_MEMORY_PROPERTY_HOST_COHERENT_BIT;
    if ((flags & kRequired) != kRequired)
      continue;
    const int score = ((flags & VK_MEMORY_PROPERTY_HOST_CACHED_BIT) ? 4 : 0) +
                      ((flags & VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT) ? 2 : 0);
    if (score > best_score) {
      best = i;
      best_score = score;
    }
  }
  // Report the choice once: reading back from a write-combined heap is ~100
  // MB/s, which is invisible in the code and obvious in the numbers.
  static bool logged = false;
  if (!logged && best != UINT32_MAX) {
    logged = true;
    const VkMemoryPropertyFlags f = properties.memoryTypes[best].propertyFlags;
    std::fprintf(stderr, "[gpuvk] cs staging memory type %u:%s%s%s%s\n", best,
                 (f & VK_MEMORY_PROPERTY_DEVICE_LOCAL_BIT) ? " DEVICE_LOCAL" : "",
                 (f & VK_MEMORY_PROPERTY_HOST_VISIBLE_BIT) ? " HOST_VISIBLE" : "",
                 (f & VK_MEMORY_PROPERTY_HOST_COHERENT_BIT) ? " HOST_COHERENT" : "",
                 (f & VK_MEMORY_PROPERTY_HOST_CACHED_BIT) ? " HOST_CACHED" : "");
  }
  return best == UINT32_MAX
             ? FindMemoryType(type_bits,
                              VK_MEMORY_PROPERTY_HOST_VISIBLE_BIT |
                                  VK_MEMORY_PROPERTY_HOST_COHERENT_BIT)
             : best;
}

CsPipe* GetCsPipe(const ComputeInfo& ci) {
  const uint64_t key = reinterpret_cast<uintptr_t>(ci.recomp);
  auto it = g_cs_pipes.find(key);
  if (it != g_cs_pipes.end())
    return it->second.num_res == ci.num_res ? &it->second : nullptr;
  CsPipe cp;
  cp.num_res = ci.num_res;
  VkDescriptorSetLayoutBinding binds[ComputeInfo::kMaxResources];
  for (uint32_t i = 0; i < ci.num_res; i++)
    binds[i] = {i, VK_DESCRIPTOR_TYPE_STORAGE_BUFFER, 1,
                VK_SHADER_STAGE_COMPUTE_BIT, nullptr};
  VkDescriptorSetLayoutCreateInfo sl{
      VK_STRUCTURE_TYPE_DESCRIPTOR_SET_LAYOUT_CREATE_INFO};
  sl.bindingCount = ci.num_res;
  sl.pBindings = binds;
  if (vkCreateDescriptorSetLayout(g_dev.device, &sl, nullptr, &cp.set_layout) !=
      VK_SUCCESS)
    return nullptr;
  VkPushConstantRange pcr{VK_SHADER_STAGE_COMPUTE_BIT, 0,
                          64};  // 16 user-data dwords
  VkPipelineLayoutCreateInfo li{VK_STRUCTURE_TYPE_PIPELINE_LAYOUT_CREATE_INFO};
  li.setLayoutCount = 1;
  li.pSetLayouts = &cp.set_layout;
  li.pushConstantRangeCount = 1;
  li.pPushConstantRanges = &pcr;
  if (vkCreatePipelineLayout(g_dev.device, &li, nullptr, &cp.layout) !=
      VK_SUCCESS) {
    vkDestroyDescriptorSetLayout(g_dev.device, cp.set_layout, nullptr);
    return nullptr;
  }
  VkShaderModule cs =
      MakeModule(ci.recomp->spirv.data(), ci.recomp->spirv.size() * 4);
  VkComputePipelineCreateInfo pi{
      VK_STRUCTURE_TYPE_COMPUTE_PIPELINE_CREATE_INFO};
  pi.stage = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
  pi.stage.stage = VK_SHADER_STAGE_COMPUTE_BIT;
  pi.stage.module = cs;
  pi.stage.pName = "main";
  pi.layout = cp.layout;
  VkResult r = vkCreateComputePipelines(g_dev.device, g_dev.pipeline_cache, 1,
                                        &pi, nullptr, &cp.pipe);
  SavePipelineCache();  // persist the driver's compiled pipeline
  vkDestroyShaderModule(g_dev.device, cs, nullptr);
  if (r != VK_SUCCESS) {
    std::fprintf(stderr, "[gpuvk] compute pipeline failed: %d\n", (int)r);
    vkDestroyPipelineLayout(g_dev.device, cp.layout, nullptr);
    vkDestroyDescriptorSetLayout(g_dev.device, cp.set_layout, nullptr);
    return nullptr;
  }
  NameObject(VK_OBJECT_TYPE_PIPELINE, (uint64_t)cp.pipe, "cs %#llx",
             (unsigned long long)ci.cs_addr);
  g_cs_pipes[key] = cp;
  return &g_cs_pipes[key];
}

// Persistent compute staging. Dispatches are serialized behind the fence, so
// one set of staging buffers (+ descriptor pool + command buffer) is reused
// across every dispatch: this avoids the per-dispatch
// vkCreateBuffer/vkAllocateMemory/pool/cmd- buffer churn (~3ms/frame). The
// buffers are HOST_CACHED so the copy-BACK read after the dispatch hits cache
// instead of stalling on write-combined memory (which was ~25ms/frame for
// Doom64's 8 MB atlas: the dominant compute cost).
struct CsStage {
  VkBuffer buf = VK_NULL_HANDLE;
  VkDeviceMemory mem = VK_NULL_HANDLE;
  void* map = nullptr;
  VkDeviceSize cap = 0;
};

CsStage g_cs_stage[ComputeInfo::kMaxResources];
VkDescriptorPool g_cs_desc_pool = VK_NULL_HANDLE;
VkCommandBuffer g_cs_cmd = VK_NULL_HANDLE;

bool BuildCsImageLayouts(const ComputeInfo::Res& res,
                         gcn::TextureLayout32& tiled,
                         gcn::TextureLayout32& linear) {
  const uint32_t stage_tiling = res.tiling_idx == 31 ? 31 : 8;
  return res.image_staging &&
         gcn::BuildTextureLayout32(tiled, res.width, res.height, res.pitch,
                                   res.layers, res.mip_levels, res.tiling_idx,
                                   res.pow2_pad, res.elem_bytes) &&
         gcn::BuildTextureLayout32(linear, res.width, res.height, res.pitch,
                                   res.layers, res.mip_levels, stage_tiling,
                                   res.pow2_pad, res.stage_elem_bytes) &&
         tiled.size == res.guest_size && linear.size == res.size;
}

float UnpackUnsignedFloat(uint32_t value, uint32_t mantissa_bits) {
  const uint32_t mantissa_mask = (1u << mantissa_bits) - 1;
  const uint32_t mantissa = value & mantissa_mask;
  const uint32_t exponent = (value >> mantissa_bits) & 0x1F;
  if (!exponent)
    return std::ldexp(static_cast<float>(mantissa), 1 - 15 - mantissa_bits);
  if (exponent == 0x1F)
    return mantissa ? std::numeric_limits<float>::quiet_NaN()
                    : std::numeric_limits<float>::infinity();
  return std::ldexp(1.f + static_cast<float>(mantissa) /
                              static_cast<float>(1u << mantissa_bits),
                    static_cast<int>(exponent) - 15);
}

uint32_t PackUnsignedFloat(float value, uint32_t mantissa_bits) {
  if (std::isnan(value))
    return (0x1Fu << mantissa_bits) | 1u;
  if (value <= 0.f)
    return 0;
  if (std::isinf(value))
    return 0x1Fu << mantissa_bits;
  int exponent;
  const float fraction = std::frexp(value, &exponent);
  int target_exponent = exponent - 1 + 15;
  if (target_exponent <= 0) {
    const long mantissa = std::lround(std::ldexp(value, 14 + mantissa_bits));
    return static_cast<uint32_t>(
        std::clamp<long>(mantissa, 0, static_cast<long>(1u << mantissa_bits)));
  }
  if (target_exponent >= 0x1F)
    return 0x1Fu << mantissa_bits;
  long mantissa = std::lround((fraction * 2.f - 1.f) *
                              static_cast<float>(1u << mantissa_bits));
  if (mantissa == static_cast<long>(1u << mantissa_bits)) {
    mantissa = 0;
    if (++target_exponent >= 0x1F)
      return 0x1Fu << mantissa_bits;
  }
  return (static_cast<uint32_t>(target_exponent) << mantissa_bits) |
         static_cast<uint32_t>(mantissa);
}

void UnpackR11G11B10(uint32_t packed, uint8_t* dst) {
  const float value[4] = {
      UnpackUnsignedFloat(packed, 6),
      UnpackUnsignedFloat(packed >> 11, 6),
      UnpackUnsignedFloat(packed >> 22, 5),
      1.f,
  };
  std::memcpy(dst, value, sizeof(value));
}

uint32_t PackR11G11B10(const uint8_t* src) {
  float value[4];
  std::memcpy(value, src, sizeof(value));
  return PackUnsignedFloat(value[0], 6) |
         (PackUnsignedFloat(value[1], 6) << 11) |
         (PackUnsignedFloat(value[2], 5) << 22);
}

bool StageCsImage(const ComputeInfo::Res& res, void* dst) {
  gcn::TextureLayout32 tiled, linear;
  if (!BuildCsImageLayouts(res, tiled, linear))
    return false;
  const bool direct = res.elem_bytes == res.stage_elem_bytes;
  bool fills_complete_layout = direct;
  uint64_t filled_bytes = 0;
  for (uint32_t mip = 0; fills_complete_layout && mip < linear.mip_levels;
       ++mip) {
    const auto& level = linear.mips[mip];
    const uint64_t logical_bytes = static_cast<uint64_t>(level.width) *
                                   level.height * linear.layers *
                                   res.stage_elem_bytes;
    fills_complete_layout =
        level.offset == filled_bytes && level.pitch == level.width &&
        level.stored_height == level.height && level.size == logical_bytes;
    filled_bytes = level.offset + level.size;
  }
  fills_complete_layout = fills_complete_layout && filled_bytes == res.size;
  if (!fills_complete_layout)
    std::memset(dst, 0, res.size);
  std::vector<uint8_t> tight;
  if (!direct)
    tight.resize(static_cast<size_t>(res.width) * res.height * res.elem_bytes);
  // DELTA_GPU_DETILEDUMP=<base>: write the de-tiled level-0 bytes of that guest
  // surface to <dumpdir>/detiled.bin once, so the swizzle can be checked
  // against an offline decode of the same texture.
  static bool detile_dumped = false;
  for (uint32_t mip = 0; mip < tiled.mip_levels; mip++) {
    const auto& src_level = tiled.mips[mip];
    const auto& dst_level = linear.mips[mip];
    for (uint32_t layer = 0; layer < tiled.layers; layer++) {
      uint8_t* level_dst = static_cast<uint8_t*>(dst) + dst_level.offset +
                           static_cast<uint64_t>(layer) * dst_level.pitch *
                               dst_level.stored_height * res.stage_elem_bytes;
      if (direct) {
        if (!gcn::DetileTextureMip32Pitched(
                reinterpret_cast<const void*>(res.base), level_dst,
                static_cast<size_t>(dst_level.pitch) * res.stage_elem_bytes,
                tiled, mip, layer))
          return false;
        if (kDetileDump && res.base == kDetileDump && !mip && !layer &&
            !detile_dumped) {
          detile_dumped = true;
          char p[256];
          std::snprintf(p, sizeof p, "%s/detiled.bin", DumpDir());
          if (FILE* f = std::fopen(p, "wb")) {
            std::fwrite(level_dst, 1,
                        static_cast<size_t>(dst_level.pitch) *
                            dst_level.stored_height * res.stage_elem_bytes,
                        f);
            std::fclose(f);
            std::fprintf(stderr, "[detiledump] %#lx pitch=%u h=%u elem=%u\n",
                         (unsigned long)res.base, dst_level.pitch,
                         dst_level.stored_height, res.stage_elem_bytes);
          }
        }
        continue;
      }
      if (!gcn::DetileTextureMip32(reinterpret_cast<const void*>(res.base),
                                   tight.data(), tiled, mip, layer))
        return false;
      gcn::DetileParallelRows(src_level.height, [&](uint32_t y0, uint32_t y1) {
        for (uint32_t y = y0; y < y1; y++) {
          uint8_t* dst_row = level_dst + static_cast<size_t>(y) *
                                             dst_level.pitch *
                                             res.stage_elem_bytes;
          const uint8_t* src_row = tight.data() + static_cast<size_t>(y) *
                                                      src_level.width *
                                                      res.elem_bytes;
          if (res.dfmt == 6) {
            for (uint32_t x = 0; x < src_level.width; x++) {
              uint32_t packed;
              std::memcpy(&packed, src_row + static_cast<size_t>(x) * 4, 4);
              UnpackR11G11B10(packed, dst_row + static_cast<size_t>(x) * 16);
            }
          } else if (res.elem_bytes == 1) {
            for (uint32_t x = 0; x < src_level.width; x++) {
              const uint32_t expanded = src_row[x];
              std::memcpy(dst_row + static_cast<size_t>(x) * 4, &expanded, 4);
            }
          } else {
            for (uint32_t x = 0; x < src_level.width; x++) {
              uint16_t value;
              std::memcpy(&value, src_row + static_cast<size_t>(x) * 2, 2);
              const uint32_t expanded = value;
              std::memcpy(dst_row + static_cast<size_t>(x) * 4, &expanded, 4);
            }
          }
        }
      });
    }
  }
  return true;
}

bool WritebackCsImage(const ComputeInfo::Res& res, const void* src) {
  gcn::TextureLayout32 tiled, linear;
  // A bail here leaves the destination holding whatever it held before the
  // dispatch, which for a first upload is zeros -- indistinguishable from a
  // dispatch that never ran unless it says so (DELTA_GPU_CS_WB_AUDIT).
  if (!BuildCsImageLayouts(res, tiled, linear)) {
    if (kCsWbAudit) {
      static int n = 0;
      if (n++ < 16) {
        gcn::TextureLayout32 t2, l2;
        const uint32_t stage_tiling = res.tiling_idx == 31 ? 31 : 8;
        const bool tok = gcn::BuildTextureLayout32(
            t2, res.width, res.height, res.pitch, res.layers, res.mip_levels,
            res.tiling_idx, res.pow2_pad, res.elem_bytes);
        const bool lok = gcn::BuildTextureLayout32(
            l2, res.width, res.height, res.pitch, res.layers, res.mip_levels,
            stage_tiling, res.pow2_pad, res.stage_elem_bytes);
        std::fprintf(stderr,
                     "[cswb] image layout REJECT base=%#llx %ux%u layers=%u "
                     "mips=%u tiling=%u elem=%u/%u tiledOk=%d(%llu vs guest "
                     "%llu) linearOk=%d(%llu vs size %llu)\n",
                     (unsigned long long)res.base, res.width, res.height,
                     res.layers, res.mip_levels, res.tiling_idx, res.elem_bytes,
                     res.stage_elem_bytes, (int)tok,
                     (unsigned long long)(tok ? t2.size : 0),
                     (unsigned long long)res.guest_size, (int)lok,
                     (unsigned long long)(lok ? l2.size : 0),
                     (unsigned long long)res.size);
      }
    }
    return false;
  }
  const bool direct = res.elem_bytes == res.stage_elem_bytes;
  std::vector<uint8_t> tight;
  if (!direct)
    tight.resize(static_cast<size_t>(res.width) * res.height * res.elem_bytes);
  for (uint32_t mip = 0; mip < tiled.mip_levels; mip++) {
    const auto& dst_level = tiled.mips[mip];
    const auto& src_level = linear.mips[mip];
    for (uint32_t layer = 0; layer < tiled.layers; layer++) {
      const uint8_t* level_src =
          static_cast<const uint8_t*>(src) + src_level.offset +
          static_cast<uint64_t>(layer) * src_level.pitch *
              src_level.stored_height * res.stage_elem_bytes;
      if (direct) {
        if (!gcn::RetileTextureMip32Pitched(
                level_src,
                static_cast<size_t>(src_level.pitch) * res.stage_elem_bytes,
                reinterpret_cast<void*>(res.base), tiled, mip, layer)) {
          if (kCsWbAudit) {
            static int n = 0;
            if (n++ < 16)
              std::fprintf(stderr,
                           "[cswb] image retile REJECT base=%#llx mip=%u "
                           "layer=%u tiling=%u\n",
                           (unsigned long long)res.base, mip, layer,
                           res.tiling_idx);
          }
          return false;
        }
        continue;
      }
      gcn::DetileParallelRows(dst_level.height, [&](uint32_t y0, uint32_t y1) {
        for (uint32_t y = y0; y < y1; y++) {
          uint8_t* dst_row = tight.data() + static_cast<size_t>(y) *
                                                dst_level.width *
                                                res.elem_bytes;
          const uint8_t* src_row = level_src + static_cast<size_t>(y) *
                                                   src_level.pitch *
                                                   res.stage_elem_bytes;
          if (res.dfmt == 6) {
            for (uint32_t x = 0; x < dst_level.width; x++) {
              const uint32_t packed =
                  PackR11G11B10(src_row + static_cast<size_t>(x) * 16);
              std::memcpy(dst_row + static_cast<size_t>(x) * 4, &packed, 4);
            }
          } else if (res.elem_bytes == 1) {
            for (uint32_t x = 0; x < dst_level.width; x++) {
              uint32_t expanded;
              std::memcpy(&expanded, src_row + static_cast<size_t>(x) * 4, 4);
              dst_row[x] = static_cast<uint8_t>(expanded);
            }
          } else {
            for (uint32_t x = 0; x < dst_level.width; x++) {
              uint32_t expanded;
              std::memcpy(&expanded, src_row + static_cast<size_t>(x) * 4, 4);
              const uint16_t value = static_cast<uint16_t>(expanded);
              std::memcpy(dst_row + static_cast<size_t>(x) * 2, &value, 2);
            }
          }
        }
      });
      if (!gcn::RetileTextureMip32(tight.data(),
                                   reinterpret_cast<void*>(res.base), tiled,
                                   mip, layer))
        return false;
    }
  }
  return true;
}

// GPU-resident compute working set. Each guest range a CS touches gets a
// persistent host-visible storage buffer keyed by its base address. Staged
// content persists across dispatches and frames: a range the GPU wrote
// (gpu_dirty) is the newest copy and is bound directly with no re-staging;

// guest-sourced ranges revalidate against a content hash at most once per
// frame. Writebacks to guest memory (the expensive image retile) happen
// LAZILY — only when a draw / DMA / frame boundary needs guest memory to be
// current (FlushCsWrites), not after every dispatch.
struct CsRange {
  VkBuffer buf = VK_NULL_HANDLE;
  VkDeviceMemory mem = VK_NULL_HANDLE;
  void* map = nullptr;
  VkDeviceSize cap = 0;
  // DELTA_GPU_CSVRAM: `buf` is in VRAM (what the shaders bind) and `map` is a
  // separate host-cached mirror, moved across by DMA at the staging edges. The
  // shaders then read and write at VRAM bandwidth instead of over PCIe, which
  // is worth ~6x of the GPU time in a SotC frame; the CPU keeps a cached
  // pointer, which the mapped-VRAM alternative does not.
  VkBuffer host_buf = VK_NULL_HANDLE;
  VkDeviceMemory host_mem = VK_NULL_HANDLE;
  bool device_local = false;
  bool readback_pending = false;  // copy recorded, not yet waited on
  bool mirror_current = false;    // map holds the buffer's contents
  uint64_t size = 0;         // active staged (linear) byte size
  uint64_t guest_bytes = 0;  // guest footprint (hash + overlap checks)
  uint64_t hash = 0;         // TexHash of guest content when last in sync
  int last_validated_frame = -1;
  int last_used_frame = -1;
  bool gpu_dirty = false;      // buffer newer than guest memory
  bool pending_batch = false;  // referenced by the open dispatch batch
  bool image_staging = false;
  // Buffer memory IS the guest pages (VK_EXT_external_memory_host): no staging
  // copy in, no writeback out. See CsRangeImportGuest.
  bool imported = false;
  uint64_t imported_base = 0;
  VkDeviceSize imported_offset = 0;  // base - page-aligned import base
  // Staged from a live render-target image rather than guest memory; content
  // changes every frame regardless of the guest bytes, so validity is
  // per-frame (last_rt_frame), never the guest content hash.
  bool rt_sourced = false;
  int last_rt_frame = -1;
  ComputeInfo::Res res;  // writeback needs the full layout description
  // A copy of the guest bytes as they were staged IN, kept so the writeback can
  // tell "the shader wrote this word" from "the shader never touched it".
  // Without it the writeback has to assume the whole range is GPU output and
  // copies the stale snapshot back over anything the CPU changed meanwhile --
  // see CsRangeFlushOne.
  std::vector<uint8_t> shadow;
  bool shadow_valid = false;
};

// Move a split range between its host mirror and its VRAM buffer, bracketed by
// barriers against the dispatches on either side. Recorded rather than
// submitted, so the caller decides which command buffer carries it.
void RecordStagingCopy(VkCommandBuffer c,
                       CsRange& e,
                       VkDeviceSize bytes,
                       bool to_device) {
  if (!e.device_local || !e.host_buf || !e.buf || !bytes)
    return;
  if (bytes > e.cap)
    bytes = e.cap;
  VkBufferMemoryBarrier b{VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
  b.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
  b.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
  b.buffer = e.buf;
  b.offset = 0;
  b.size = VK_WHOLE_SIZE;
  b.srcAccessMask = VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_SHADER_WRITE_BIT |
                    VK_ACCESS_HOST_WRITE_BIT;
  b.dstAccessMask =
      to_device ? VK_ACCESS_TRANSFER_WRITE_BIT : VK_ACCESS_TRANSFER_READ_BIT;
  vkCmdPipelineBarrier(
      c, VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_HOST_BIT,
      VK_PIPELINE_STAGE_TRANSFER_BIT, 0, 0, nullptr, 1, &b, 0, nullptr);
  const VkBufferCopy region{0, 0, bytes};
  if (to_device)
    vkCmdCopyBuffer(c, e.host_buf, e.buf, 1, &region);
  else
    vkCmdCopyBuffer(c, e.buf, e.host_buf, 1, &region);
  b.srcAccessMask =
      to_device ? VK_ACCESS_TRANSFER_WRITE_BIT : VK_ACCESS_TRANSFER_WRITE_BIT;
  b.dstAccessMask = VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_SHADER_WRITE_BIT |
                    VK_ACCESS_HOST_READ_BIT;
  b.buffer = to_device ? e.buf : e.host_buf;
  vkCmdPipelineBarrier(
      c, VK_PIPELINE_STAGE_TRANSFER_BIT,
      VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_HOST_BIT, 0, 0,
      nullptr, 1, &b, 0, nullptr);
}

bool SameCsResourceShape(const ComputeInfo::Res& a, const ComputeInfo::Res& b) {
  if (a.image_staging != b.image_staging)
    return false;
  if (!a.image_staging)
    return true;
  return a.width == b.width && a.height == b.height && a.pitch == b.pitch &&
         a.layers == b.layers && a.mip_levels == b.mip_levels &&
         a.tiling_idx == b.tiling_idx && a.elem_bytes == b.elem_bytes &&
         a.stage_elem_bytes == b.stage_elem_bytes && a.dfmt == b.dfmt &&
         a.pow2_pad == b.pow2_pad;
}

// A live image (color RT or depth target) aliasing a CS resource's guest
// range. Both bridge directions (StageCsRangeFromRt / UploadCsRangeToRt) use
// the same lookup, shape checks and barrier recipe.
struct CsAliasedImage {
  VkImage image = VK_NULL_HANDLE;
  uint32_t w = 0, h = 0;
  uint32_t elem_bytes = 0;
  VkImageAspectFlags aspect = VK_IMAGE_ASPECT_COLOR_BIT;
  VkImageLayout submitted_layout = VK_IMAGE_LAYOUT_UNDEFINED;
  bool is_depth = false;
  bool is_stencil = false;
};

// True when `base` names a live target the compute bridges apply to. The
// UNDEFINED-submitted-layout case (target created this frame, no submission
// yet) reports false: there is nothing real to copy either way yet.
bool FindCsAliasedImage(uint64_t base, CsAliasedImage& out) {
  auto rt_it = g_rts.find(base);
  if (rt_it != g_rts.end()) {
    RTarget& rt = rt_it->second;
    if (!rt.image || rt.is_depth || !rt.ever_rendered)
      return false;
    out = {rt.image,
           rt.w,
           rt.h,
           FormatBytes(rt.fmt),
           VK_IMAGE_ASPECT_COLOR_BIT,
           rt.submitted_layout,
            false,
            false};
    return out.submitted_layout != VK_IMAGE_LAYOUT_UNDEFINED;
  }
  auto depth_it = g_depths.find(base);
  if (depth_it != g_depths.end()) {
    DepthTarget& depth = depth_it->second;
    if (!depth.image)
      return false;
    out = {depth.image,
           depth.w,
           depth.h,
           4,  // kDepthFormat == D32_SFLOAT
           VK_IMAGE_ASPECT_DEPTH_BIT,
           depth.submitted_layout,
            true,
            false};
    return out.submitted_layout != VK_IMAGE_LAYOUT_UNDEFINED;
  }
  for (auto& [depth_base, depth] : g_depths) {
    (void)depth_base;
    if (depth.stencil_base != base || !depth.image)
      continue;
    out = {depth.image,
           depth.w,
           depth.h,
           1,
           VK_IMAGE_ASPECT_STENCIL_BIT,
           depth.submitted_stencil_layout,
           false,
           true};
    return out.submitted_layout != VK_IMAGE_LAYOUT_UNDEFINED;
  }
  return false;
}

bool CsAliasedBase(uint64_t base) {
  if (g_rts.find(base) != g_rts.end() || g_depths.find(base) != g_depths.end())
    return true;
  return std::any_of(g_depths.begin(), g_depths.end(),
                     [base](const auto& entry) {
                       return entry.second.stencil_base == base;
                     });
}

VkAccessFlags AliasedImageAccess(const CsAliasedImage& img, VkImageLayout l) {
  if (!img.is_depth && !img.is_stencil)
    return ColorImageAccess(l);
  switch (l) {
    case VK_IMAGE_LAYOUT_DEPTH_STENCIL_ATTACHMENT_OPTIMAL:
    case VK_IMAGE_LAYOUT_DEPTH_ATTACHMENT_OPTIMAL:
    case VK_IMAGE_LAYOUT_STENCIL_ATTACHMENT_OPTIMAL:
      return VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT |
             VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT;
    case VK_IMAGE_LAYOUT_DEPTH_READ_ONLY_OPTIMAL:
    case VK_IMAGE_LAYOUT_DEPTH_STENCIL_READ_ONLY_OPTIMAL:
    case VK_IMAGE_LAYOUT_STENCIL_READ_ONLY_OPTIMAL:
    case VK_IMAGE_LAYOUT_SHADER_READ_ONLY_OPTIMAL:
      return VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT |
             VK_ACCESS_SHADER_READ_BIT;
    default:
      return 0;
  }
}

// Aspect-aware ImageBarrier for the bridge's one-shot transfer commands.
// ALL_COMMANDS stages: these command buffers are submitted alone and
// fence-waited, so precision buys nothing.
void AliasedImageBarrier(VkCommandBuffer c,
                         const CsAliasedImage& img,
                         VkImageLayout from,
                         VkImageLayout to,
                         VkAccessFlags src_a,
                         VkAccessFlags dst_a) {
  VkImageMemoryBarrier b{VK_STRUCTURE_TYPE_IMAGE_MEMORY_BARRIER};
  b.oldLayout = from;
  b.newLayout = to;
  b.srcQueueFamilyIndex = b.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
  b.image = img.image;
  b.subresourceRange = {img.aspect, 0, 1, 0, 1};
  b.srcAccessMask = src_a;
  b.dstAccessMask = dst_a;
  vkCmdPipelineBarrier(c, VK_PIPELINE_STAGE_ALL_COMMANDS_BIT,
                       VK_PIPELINE_STAGE_ALL_COMMANDS_BIT, 0, 0, nullptr, 0,
                       nullptr, 1, &b);
}

// The CS side of an image<->buffer bridge copy expects the linear staged
// layout; reject targets whose shape disagrees with the descriptor.
bool AliasedShapeMatches(const CsAliasedImage& img,
                         const ComputeInfo::Res& res,
                         const char* dir) {
  if (res.mip_levels == 1 && res.layers == 1 && img.w == res.width &&
      img.h == res.height &&
      img.elem_bytes ==
          (img.is_stencil ? res.elem_bytes : res.stage_elem_bytes))
    return true;
  static int warned = 0;
  if (warned < 8) {
    warned++;
    std::fprintf(stderr,
                 "[gpuvk] cs %s live %s target %#llx shape mismatch: image "
                 "%ux%u %uB vs cs %ux%u pitch=%u mips=%u dfmt=%u elem=%u/%uB "
                 "tiling=%u -> falling back to guest memory\n",
                  dir, img.is_depth ? "depth" : img.is_stencil ? "stencil"
                                                              : "color",
                 (unsigned long long)res.base, img.w, img.h, img.elem_bytes,
                 res.width, res.height, res.pitch, res.mip_levels, res.dfmt,
                 res.elem_bytes, res.stage_elem_bytes, res.tiling_idx);
  }
  return false;
}

// Record one bridge copy (image->buffer or buffer->image), submit and wait.
bool RunAliasedCopy(const CsAliasedImage& img,
                    const ComputeInfo::Res& res,
                    CsRange& e,
                    bool to_image) {
  gcn::TextureLayout32 tiled, linear;
  if (!BuildCsImageLayouts(res, tiled, linear))
    return false;
  const auto& level = linear.mips[0];
  const uint64_t texels = static_cast<uint64_t>(level.pitch) * img.h;
  const uint64_t copy_bytes = texels * res.stage_elem_bytes;
  if (level.offset + copy_bytes > e.cap)
    return false;
  // Host-zero any padding an image->buffer copy does not cover (host writes
  // are made available by the submission).
  if (!to_image && (level.offset != 0 || copy_bytes < res.size))
    std::memset(e.map, 0, res.size);
  if (img.is_stencil) {
    if (level.offset || texels > e.cap)
      return false;
    if (!to_image)
      std::memset(e.map, 0, res.size);
    else {
      auto* packed = static_cast<uint8_t*>(e.map);
      auto* expanded = static_cast<uint32_t*>(e.map);
      for (uint64_t i = 0; i < texels; i++)
        packed[i] = static_cast<uint8_t>(expanded[i]);
    }
  }

  VkCommandBufferAllocateInfo ca{
      VK_STRUCTURE_TYPE_COMMAND_BUFFER_ALLOCATE_INFO};
  ca.commandPool = g_dev.pool;
  ca.level = VK_COMMAND_BUFFER_LEVEL_PRIMARY;
  ca.commandBufferCount = 1;
  VkCommandBuffer c = VK_NULL_HANDLE;
  if (vkAllocateCommandBuffers(g_dev.device, &ca, &c) != VK_SUCCESS)
    return false;
  VkCommandBufferBeginInfo cbi{VK_STRUCTURE_TYPE_COMMAND_BUFFER_BEGIN_INFO};
  cbi.flags = VK_COMMAND_BUFFER_USAGE_ONE_TIME_SUBMIT_BIT;
  if (vkBeginCommandBuffer(c, &cbi) != VK_SUCCESS) {
    vkFreeCommandBuffers(g_dev.device, g_dev.pool, 1, &c);
    return false;
  }
  // Everything above prepared the HOST mirror (padding zeroed, stencil packed).
  // A split range has to carry that to VRAM before the image copy reads it, and
  // ahead of an image->buffer copy so the padding it does not cover is zeroed
  // there too.
  RecordStagingCopy(c, e, e.cap, /*to_device=*/true);
  // Chain from -- and restore -- the SUBMITTED layout: this copy executes
  // before the current frame's still-recording barriers, whose oldLayout
  // chain must stay intact.
  const VkImageLayout transfer_layout =
      to_image ? VK_IMAGE_LAYOUT_TRANSFER_DST_OPTIMAL
               : VK_IMAGE_LAYOUT_TRANSFER_SRC_OPTIMAL;
  const VkAccessFlags transfer_access =
      to_image ? VK_ACCESS_TRANSFER_WRITE_BIT : VK_ACCESS_TRANSFER_READ_BIT;
  if (to_image) {
    // The buffer was last written by the dispatch (already fence-waited) or
    // the host; make those writes available to the transfer.
    VkBufferMemoryBarrier bb{VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
    bb.srcAccessMask = VK_ACCESS_SHADER_WRITE_BIT | VK_ACCESS_HOST_WRITE_BIT;
    bb.dstAccessMask = VK_ACCESS_TRANSFER_READ_BIT;
    bb.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    bb.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    bb.buffer = e.buf;
    bb.offset = 0;
    bb.size = VK_WHOLE_SIZE;
    vkCmdPipelineBarrier(
        c, VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_HOST_BIT,
        VK_PIPELINE_STAGE_TRANSFER_BIT, 0, 0, nullptr, 1, &bb, 0, nullptr);
  }
  AliasedImageBarrier(c, img, img.submitted_layout, transfer_layout,
                      AliasedImageAccess(img, img.submitted_layout),
                      transfer_access);
  VkBufferImageCopy copy{};
  copy.bufferOffset = img.is_stencil ? 0 : level.offset;
  copy.bufferRowLength = level.pitch;
  copy.imageSubresource = {img.aspect, 0, 0, 1};
  copy.imageExtent = {img.w, img.h, 1};
  if (to_image)
    vkCmdCopyBufferToImage(c, e.buf, img.image, transfer_layout, 1, &copy);
  else
    vkCmdCopyImageToBuffer(c, img.image, transfer_layout, e.buf, 1, &copy);
  AliasedImageBarrier(c, img, transfer_layout, img.submitted_layout,
                      transfer_access,
                      AliasedImageAccess(img, img.submitted_layout));
  if (!to_image) {
    VkBufferMemoryBarrier bb{VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
    bb.srcAccessMask = VK_ACCESS_TRANSFER_WRITE_BIT;
    bb.dstAccessMask = VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_HOST_READ_BIT;
    bb.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    bb.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    bb.buffer = e.buf;
    bb.offset = 0;
    bb.size = VK_WHOLE_SIZE;
    vkCmdPipelineBarrier(
        c, VK_PIPELINE_STAGE_TRANSFER_BIT,
        VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_HOST_BIT, 0, 0,
        nullptr, 1, &bb, 0, nullptr);
  }
  const VkResult end_result = vkEndCommandBuffer(c);
  VkSubmitInfo si{VK_STRUCTURE_TYPE_SUBMIT_INFO};
  si.commandBufferCount = 1;
  si.pCommandBuffers = &c;
  VkResult r = end_result;
  if (r == VK_SUCCESS)
    r = vkResetFences(g_dev.device, 1, &g_dev.fence);
  if (r == VK_SUCCESS)
    r = vkQueueSubmit(g_dev.queue, 1, &si, g_dev.fence);
  if (r == VK_SUCCESS)
    r = vkWaitForFences(g_dev.device, 1, &g_dev.fence, VK_TRUE, UINT64_MAX);
  g_out_rt_submits++;
  vkFreeCommandBuffers(g_dev.device, g_dev.pool, 1, &c);
  if (r != VK_SUCCESS) {
    std::fprintf(stderr, "[gpuvk] cs %s bridge copy failed: %d (base=%#llx)\n",
                 to_image ? "upload" : "staging", (int)r,
                 (unsigned long long)res.base);
    return false;
  }
  if (img.is_stencil) {
    auto* packed = static_cast<uint8_t*>(e.map);
    auto* expanded = static_cast<uint32_t*>(e.map);
    for (uint64_t i = texels; i-- > 0;)
      expanded[i] = packed[i];
  }
  return true;
}

// Stage a CS input whose descriptor points at a live render/depth target from
// the VkImage instead of guest memory. Draws only ever render into the image
// -- the guest bytes under a target stay stale (usually zero), so the
// guest-memory path feeds a compute post chain black (SotC reads its HDR
// scene target AND its 1080p depth buffer this way for the whole
// downsample/tonemap/pyramid cascade). The copy is submitted on the queue and
// waited: it executes after the last submitted frame and before the current
// recording, so it sees the previous frame's completed content -- one frame
// of latency in a post input, not black.
// Returns false (caller falls back to guest staging) when the base is not a
// live target or the shapes disagree.
bool StageCsRangeFromRt(const ComputeInfo::Res& res, CsRange& e) {
  CsAliasedImage img;
  if (!FindCsAliasedImage(res.base, img))
    return false;
  if (!AliasedShapeMatches(img, res, "reads"))
    return false;
  return RunAliasedCopy(img, res, e, /*to_image=*/false);
}

// The reverse: a CS result written to a range that a live render/depth target
// aliases must also land in the VkImage, because draws sample the image,
// never guest memory (SotC's exposure/bloom compute writes the adapted scene
// into an RT the tonemap then samples; its depth downsample writes the
// half-res depth pyramid). e.buf already holds the linear pixel data the
// dispatch produced, so upload straight from it. Guest memory was refreshed
// by the caller either way; a shape mismatch just leaves the image stale.
bool UploadCsRangeToRt(uint64_t base, CsRange& e) {
  CsAliasedImage img;
  if (!e.image_staging || !FindCsAliasedImage(base, img))
    return true;  // nothing to refresh
  if (!AliasedShapeMatches(img, e.res, "writes")) {
    // The guest reused this address with an incompatible image layout. The
    // compute result is current in guest memory, while the old VkImage can no
    // longer represent it; stop resolving subsequent samples to that image.
    if (!img.is_depth) {
      // Losing this flag makes every later sample of that address fall back to
      // guest memory, which draws never write -- i.e. the target silently reads
      // black from then on. Worth seeing.
      if (kCsRtTrace)
        std::fprintf(stderr,
                     "[csrt] shape mismatch on %#lx -> ever_rendered=false\n",
                     (unsigned long)base);
      g_rts[base].ever_rendered = false;
    }
    return true;
  }
  if (!RunAliasedCopy(img, e.res, e, /*to_image=*/true))
    return false;
  if (!img.is_depth)
    g_rts[base].ever_rendered = true;  // CS content is real content
  return true;
}

std::unordered_map<uint64_t, CsRange> g_cs_ranges;
uint64_t g_cs_range_bytes = 0;
constexpr uint32_t kCsDirtyPageShift = 16;
std::unordered_map<uint64_t, std::vector<uint64_t>> g_cs_dirty_pages;
// Bumped whenever compute results land in guest memory (writeback or an
// executed batch of importing dispatches). The draw path's per-frame staging
// caches stamp entries with this and re-copy when it has moved -- a cached
// window of guest bytes is only as fresh as the last compute visibility point.
uint64_t g_cs_writeback_gen = 1;

uint64_t RangeEnd(uint64_t base, uint64_t bytes) {
  return bytes > UINT64_MAX - base ? UINT64_MAX : base + bytes;
}

void IndexDirtyRange(uint64_t base, uint64_t bytes) {
  if (!bytes)
    return;
  const uint64_t end = RangeEnd(base, bytes);
  for (uint64_t page = base >> kCsDirtyPageShift;
       page <= (end - 1) >> kCsDirtyPageShift; page++)
    g_cs_dirty_pages[page].push_back(base);
}

void UnindexDirtyRange(uint64_t base, uint64_t bytes) {
  if (!bytes)
    return;
  const uint64_t end = RangeEnd(base, bytes);
  for (uint64_t page = base >> kCsDirtyPageShift;
       page <= (end - 1) >> kCsDirtyPageShift; page++) {
    auto found = g_cs_dirty_pages.find(page);
    if (found == g_cs_dirty_pages.end())
      continue;
    auto& bases = found->second;
    bases.erase(std::remove(bases.begin(), bases.end(), base), bases.end());
    if (bases.empty())
      g_cs_dirty_pages.erase(found);
  }
}

std::vector<uint64_t> DirtyRangesOverlapping(uint64_t base,
                                             uint64_t bytes,
                                             uint64_t exclude = UINT64_MAX) {
  std::vector<uint64_t> candidates;
  if (!bytes)
    return candidates;
  const uint64_t end = RangeEnd(base, bytes);
  for (uint64_t page = base >> kCsDirtyPageShift;
       page <= (end - 1) >> kCsDirtyPageShift; page++) {
    auto found = g_cs_dirty_pages.find(page);
    if (found != g_cs_dirty_pages.end())
      candidates.insert(candidates.end(), found->second.begin(),
                        found->second.end());
  }
  std::sort(candidates.begin(), candidates.end());
  candidates.erase(std::unique(candidates.begin(), candidates.end()),
                   candidates.end());
  candidates.erase(
      std::remove_if(candidates.begin(), candidates.end(),
                     [&](uint64_t other) {
                       if (other == exclude)
                         return true;
                       auto found = g_cs_ranges.find(other);
                       return found == g_cs_ranges.end() ||
                              !found->second.gpu_dirty || other >= end ||
                              base >=
                                  RangeEnd(other, found->second.guest_bytes);
                     }),
      candidates.end());
  return candidates;
}

// Sampled content hash for CS range validation: length + 256 evenly spaced
// 64-byte windows. Reading a whole 16MB image per validation was the point of
// the exercise; a CPU write that dodges every window for a whole frame is a
// risk we accept for the ~50x cheaper check (full TexHash still guards the
// sampled-texture cache).
uint64_t RangeHash(uint64_t base, uint64_t bytes) {
  if (bytes <= 16384)
    return TexHash(base, bytes);
  constexpr uint64_t kPrime = 1099511628211ull;
  uint64_t h = 1469598103934665603ull ^ (bytes * kPrime);
  const uint64_t step = (bytes - 64) / 255;
  for (uint32_t i = 0; i < 256; i++) {
    uint64_t w[8];
    std::memcpy(w, reinterpret_cast<const void*>(base + i * step), 64);
    for (int j = 0; j < 8; j++)
      h = (h ^ w[j]) * kPrime;
  }
  return h;
}

// DELTA_GPU_CSIMPORT: back the range's buffer with the GUEST PAGES themselves
// instead of a staging copy. Everything a compute dispatch reads then costs
// nothing to get in, and anything it writes is already in guest memory when the
// dispatch retires -- SotC spends ~550 ms of a 2 fps frame on that copy in and
// back out. Needs the guest range page-aligned to the driver's import
// granularity; callers fall back to staging when this returns false.
bool CsRangeImportGuest(CsRange& e, uint64_t base, VkDeviceSize size) {
  const size_t align = g_dev.host_import_align;
  if (!g_dev.host_import_available || !align)
    return false;
  const uint64_t lo = base & ~(uint64_t)(align - 1);
  const uint64_t hi = (base + size + align - 1) & ~(uint64_t)(align - 1);
  // The shader indexes from the binding, so an unaligned base is fine as long
  // as the descriptor can carry the difference.
  const VkDeviceSize off = base - lo;
  if (off % g_dev.storage_buffer_offset_align)
    return false;
  VkMemoryHostPointerPropertiesEXT hpp{
      VK_STRUCTURE_TYPE_MEMORY_HOST_POINTER_PROPERTIES_EXT};
  auto fn = (PFN_vkGetMemoryHostPointerPropertiesEXT)vkGetDeviceProcAddr(
      g_dev.device, "vkGetMemoryHostPointerPropertiesEXT");
  if (!fn ||
      fn(g_dev.device, VK_EXTERNAL_MEMORY_HANDLE_TYPE_HOST_ALLOCATION_BIT_EXT,
         reinterpret_cast<void*>(lo), &hpp) != VK_SUCCESS ||
      !hpp.memoryTypeBits)
    return false;
  VkExternalMemoryBufferCreateInfo ebi{
      VK_STRUCTURE_TYPE_EXTERNAL_MEMORY_BUFFER_CREATE_INFO};
  ebi.handleTypes = VK_EXTERNAL_MEMORY_HANDLE_TYPE_HOST_ALLOCATION_BIT_EXT;
  VkBufferCreateInfo bi{VK_STRUCTURE_TYPE_BUFFER_CREATE_INFO};
  bi.pNext = &ebi;
  bi.size = hi - lo;
  bi.usage =
      VK_BUFFER_USAGE_STORAGE_BUFFER_BIT | VK_BUFFER_USAGE_TRANSFER_DST_BIT;
  VkBuffer buf = VK_NULL_HANDLE;
  if (vkCreateBuffer(g_dev.device, &bi, nullptr, &buf) != VK_SUCCESS)
    return false;
  VkMemoryRequirements mr;
  vkGetBufferMemoryRequirements(g_dev.device, buf, &mr);
  const uint32_t bits = mr.memoryTypeBits & hpp.memoryTypeBits;
  if (!bits) {
    vkDestroyBuffer(g_dev.device, buf, nullptr);
    return false;
  }
  VkImportMemoryHostPointerInfoEXT ihp{
      VK_STRUCTURE_TYPE_IMPORT_MEMORY_HOST_POINTER_INFO_EXT};
  ihp.handleType = VK_EXTERNAL_MEMORY_HANDLE_TYPE_HOST_ALLOCATION_BIT_EXT;
  ihp.pHostPointer = reinterpret_cast<void*>(lo);
  VkMemoryAllocateInfo ai{VK_STRUCTURE_TYPE_MEMORY_ALLOCATE_INFO};
  ai.pNext = &ihp;
  ai.allocationSize = hi - lo;
  ai.memoryTypeIndex = (uint32_t)__builtin_ctz(bits);
  VkDeviceMemory mem = VK_NULL_HANDLE;
  if (vkAllocateMemory(g_dev.device, &ai, nullptr, &mem) != VK_SUCCESS) {
    vkDestroyBuffer(g_dev.device, buf, nullptr);
    return false;
  }
  if (vkBindBufferMemory(g_dev.device, buf, mem, 0) != VK_SUCCESS) {
    vkFreeMemory(g_dev.device, mem, nullptr);
    vkDestroyBuffer(g_dev.device, buf, nullptr);
    return false;
  }
  e.buf = buf;
  e.mem = mem;
  e.map = reinterpret_cast<void*>(lo);  // already the guest pages
  e.cap = hi - lo;
  e.imported = true;
  e.imported_base = lo;
  e.imported_offset = off;
  return true;
}

bool CsRangeEnsureBuffer(CsRange& e, VkDeviceSize size) {
  if (e.buf && e.cap >= size)
    return true;
  if (e.map && !e.imported) {
    vkUnmapMemory(g_dev.device, e.device_local ? e.host_mem : e.mem);
  }
  e.map = nullptr;
  if (e.buf) {
    vkDestroyBuffer(g_dev.device, e.buf, nullptr);
    e.buf = VK_NULL_HANDLE;
  }
  if (e.mem) {
    vkFreeMemory(g_dev.device, e.mem, nullptr);
    e.mem = VK_NULL_HANDLE;
  }
  if (e.host_buf) {
    vkDestroyBuffer(g_dev.device, e.host_buf, nullptr);
    e.host_buf = VK_NULL_HANDLE;
  }
  if (e.host_mem) {
    vkFreeMemory(g_dev.device, e.host_mem, nullptr);
    e.host_mem = VK_NULL_HANDLE;
  }
  e.device_local = false;
  e.imported = false;
  if (!e.imported)
    g_cs_range_bytes -= e.cap;
  e.cap = 0;
  VkDeviceSize cap = (size + 0xFFFF) & ~VkDeviceSize(0xFFFF);
  VkBufferCreateInfo bi{VK_STRUCTURE_TYPE_BUFFER_CREATE_INFO};
  bi.size = cap;
  // TRANSFER_DST: RT-backed inputs are staged by an image->buffer copy on the
  // queue (StageCsRangeFromRt) instead of a CPU memcpy from guest memory.
  bi.usage =
      VK_BUFFER_USAGE_STORAGE_BUFFER_BIT | VK_BUFFER_USAGE_TRANSFER_DST_BIT;
  if (kCsVram)
    bi.usage |= VK_BUFFER_USAGE_TRANSFER_SRC_BIT;  // readback of results
  if (vkCreateBuffer(g_dev.device, &bi, nullptr, &e.buf) != VK_SUCCESS) {
    e.buf = VK_NULL_HANDLE;
    return false;
  }
  VkMemoryRequirements mr;
  vkGetBufferMemoryRequirements(g_dev.device, e.buf, &mr);
  VkMemoryAllocateInfo ai{VK_STRUCTURE_TYPE_MEMORY_ALLOCATE_INFO};
  ai.allocationSize = mr.size;
  const uint32_t device_type =
      kCsVram ? FindDeviceMemoryType(mr.memoryTypeBits) : UINT32_MAX;
  ai.memoryTypeIndex = device_type != UINT32_MAX
                           ? device_type
                           : FindComputeMemoryType(mr.memoryTypeBits);
  if (vkAllocateMemory(g_dev.device, &ai, nullptr, &e.mem) != VK_SUCCESS) {
    vkDestroyBuffer(g_dev.device, e.buf, nullptr);
    e.buf = VK_NULL_HANDLE;
    e.mem = VK_NULL_HANDLE;
    return false;
  }
  vkBindBufferMemory(g_dev.device, e.buf, e.mem, 0);
  // VRAM cannot be mapped usefully (uncached reads are ~100 MB/s), so the CPU
  // side gets its own host-cached buffer and the two are joined by DMA.
  if (device_type != UINT32_MAX) {
    VkBufferCreateInfo hi{VK_STRUCTURE_TYPE_BUFFER_CREATE_INFO};
    hi.size = cap;
    hi.usage = VK_BUFFER_USAGE_TRANSFER_SRC_BIT |
               VK_BUFFER_USAGE_TRANSFER_DST_BIT;
    VkMemoryRequirements hmr;
    if (vkCreateBuffer(g_dev.device, &hi, nullptr, &e.host_buf) != VK_SUCCESS) {
      e.host_buf = VK_NULL_HANDLE;
      return false;
    }
    vkGetBufferMemoryRequirements(g_dev.device, e.host_buf, &hmr);
    VkMemoryAllocateInfo hai{VK_STRUCTURE_TYPE_MEMORY_ALLOCATE_INFO};
    hai.allocationSize = hmr.size;
    hai.memoryTypeIndex = FindComputeMemoryType(hmr.memoryTypeBits);
    if (vkAllocateMemory(g_dev.device, &hai, nullptr, &e.host_mem) !=
        VK_SUCCESS) {
      vkDestroyBuffer(g_dev.device, e.host_buf, nullptr);
      e.host_buf = VK_NULL_HANDLE;
      e.host_mem = VK_NULL_HANDLE;
      return false;
    }
    vkBindBufferMemory(g_dev.device, e.host_buf, e.host_mem, 0);
    vkMapMemory(g_dev.device, e.host_mem, 0, cap, 0, &e.map);
    e.device_local = true;
  } else {
    vkMapMemory(g_dev.device, e.mem, 0, cap, 0, &e.map);
  }
  e.cap = cap;
  g_cs_range_bytes += cap;
  return true;
}

// Buffers still referenced by the open dispatch batch, freed once its fence
// signals. See CsRangeRename.
std::vector<std::pair<VkBuffer, VkDeviceMemory>> g_cs_retired;

// DELTA_GPU_CSRENAME: a CPU write into a range the open batch already reads has
// to flush that batch and wait on the GPU -- SotC's streaming does that 37 times
// a frame, and staging then costs 272 ms of a 2 fps frame. Giving the range a
// FRESH buffer and retiring the old one until the batch completes takes that to
// 24 ms: the recorded descriptors keep reading the contents they were built
// against, and this dispatch binds the new one. Only safe while nothing is
// waiting to read results back OUT of the old buffer, hence the caller's
// gpu_dirty/written check. Default OFF: it moves cost into the writeback rather
// than removing it (SotC gains ~7% overall), and no title that currently
// renders through the compute path could be used to gate the change.
bool CsRangeRename(CsRange& e, VkDeviceSize size) {
  if (e.map) {
    vkUnmapMemory(g_dev.device, e.device_local ? e.host_mem : e.mem);
    e.map = nullptr;
  }
  if (e.buf || e.mem)
    g_cs_retired.emplace_back(e.buf, e.mem);
  if (e.host_buf || e.host_mem)
    g_cs_retired.emplace_back(e.host_buf, e.host_mem);
  g_cs_range_bytes -= e.cap;
  e.buf = VK_NULL_HANDLE;
  e.mem = VK_NULL_HANDLE;
  e.host_buf = VK_NULL_HANDLE;
  e.host_mem = VK_NULL_HANDLE;
  e.device_local = false;
  e.cap = 0;
  return CsRangeEnsureBuffer(e, size);
}

void CsRangeDestroy(CsRange& e) {
  if (e.map && !e.imported)
    vkUnmapMemory(g_dev.device, e.device_local ? e.host_mem : e.mem);
  if (e.buf)
    vkDestroyBuffer(g_dev.device, e.buf, nullptr);
  if (e.mem)
    vkFreeMemory(g_dev.device, e.mem, nullptr);
  if (e.host_buf)
    vkDestroyBuffer(g_dev.device, e.host_buf, nullptr);
  if (e.host_mem)
    vkFreeMemory(g_dev.device, e.host_mem, nullptr);
  g_cs_range_bytes -= e.cap;
  e = CsRange{};
}

// Dispatch batching: dispatches are recorded into one command buffer and
// submitted/waited only when something needs their results (a flush point,
// a staging hazard, or the batch cap). 228 individual submit+fence round
// trips per frame were ~40% of the whole compute cost.
bool g_cs_batch_open = false;
bool g_cs_failed = false;
uint32_t g_cs_batch_count = 0;
VkFence g_cs_batch_fence = VK_NULL_HANDLE;
bool g_cs_stage_pending[ComputeInfo::kMaxResources] = {};
std::unordered_map<VkBuffer, ComputeBufferAccess> g_cs_batch_access;

// DELTA_GPU_CSSYNC=1: how many submit+wait round trips a frame, and what asked
// for each. The wait itself is the single biggest term in a SotC frame, so the
// question that matters is which call site is forcing it.
enum CsSyncWhy {
  kSyncImported,
  kSyncWriteback,
  kSyncScratchGrow,
  kSyncRangeGrow,
  kSyncStageHazard,
  kSyncDescPool,
  kSyncBatchCap,
  kSyncCount
};
const char* const kCsSyncName[kSyncCount] = {
    "imported", "writeback", "scratch-grow", "range-grow",
    "stage-hazard", "desc-pool", "batch-cap"};
uint64_t g_cs_sync_n[kSyncCount] = {};
uint64_t g_cs_sync_ns[kSyncCount] = {};

// Open the batch command buffer. Staging copies are recorded into the same
// buffer as the dispatches, so this has to be callable before the first one.
void CsBatchBeginImpl() {
  if (g_cs_batch_open)
    return;
  vkResetCommandBuffer(g_cs_cmd, 0);
  VkCommandBufferBeginInfo cbi{VK_STRUCTURE_TYPE_COMMAND_BUFFER_BEGIN_INFO};
  cbi.flags = VK_COMMAND_BUFFER_USAGE_ONE_TIME_SUBMIT_BIT;
  vkBeginCommandBuffer(g_cs_cmd, &cbi);
  CmdBeginLabel(g_cs_cmd, "cs batch (frame %llu)",
                (unsigned long long)g_frame.num);
  g_cs_batch_open = true;
}

// Record the staging move into the batch, and mark the range as referenced by
// it so a later grow/rename does not pull the buffer out from under the copy.
void CsCopyStaging(CsRange& e, VkDeviceSize bytes, bool to_device) {
  if (!e.device_local || !e.host_buf || !e.buf || !bytes)
    return;
  CsBatchBeginImpl();
  RecordStagingCopy(g_cs_cmd, e, bytes, to_device);
  g_cs_batch_access.erase(e.buf);
  e.pending_batch = true;
  if (to_device)
    e.mirror_current = true;  // both sides now hold what the CPU just wrote
  else
    e.readback_pending = true;
}

bool CsBatchFlush(CsSyncWhy why = kSyncWriteback) {
  if (!g_cs_batch_open)
    return !g_cs_failed;
  const uint64_t t0 = NowNs();
  CmdEndLabel(g_cs_cmd);  // close the "cs batch" scope
  const VkResult end_result = vkEndCommandBuffer(g_cs_cmd);
  VkSubmitInfo si{VK_STRUCTURE_TYPE_SUBMIT_INFO};
  si.commandBufferCount = 1;
  si.pCommandBuffers = &g_cs_cmd;
  VkResult submit_result = end_result;
  if (submit_result == VK_SUCCESS)
    submit_result = vkResetFences(g_dev.device, 1, &g_cs_batch_fence);
  if (submit_result == VK_SUCCESS)
    submit_result = vkQueueSubmit(g_dev.queue, 1, &si, g_cs_batch_fence);
  const VkResult wait_result =
      submit_result == VK_SUCCESS
          ? vkWaitForFences(g_dev.device, 1, &g_cs_batch_fence, VK_TRUE,
                            UINT64_MAX)
          : submit_result;
  if (wait_result != VK_SUCCESS) {
    std::fprintf(stderr,
                 "[gpuvk] cs batch DEVICE FAULT: end=%d submit=%d wait=%d "
                 "n=%u\n",
                 (int)end_result, (int)submit_result, (int)wait_result,
                 g_cs_batch_count);
    ReportDeviceFault(g_dev);
    g_cs_failed = true;
    g_ns_cs_gpu += NowNs() - t0;
    return false;
  }
  if (vkResetDescriptorPool(g_dev.device, g_cs_desc_pool, 0) != VK_SUCCESS) {
    g_cs_failed = true;
    g_ns_cs_gpu += NowNs() - t0;
    return false;
  }
  g_cs_batch_open = false;
  g_cs_batch_count = 0;
  for (auto& [buf, mem] : g_cs_retired) {
    if (buf)
      vkDestroyBuffer(g_dev.device, buf, nullptr);
    if (mem)
      vkFreeMemory(g_dev.device, mem, nullptr);
  }
  g_cs_retired.clear();
  for (auto& kv : g_cs_ranges) {
    kv.second.pending_batch = false;
    // The wait covers every readback recorded into this batch, so their host
    // mirrors are now readable.
    if (kv.second.readback_pending) {
      kv.second.readback_pending = false;
      kv.second.mirror_current = true;
    }
  }
  std::memset(g_cs_stage_pending, 0, sizeof g_cs_stage_pending);
  g_cs_batch_access.clear();
  // Imported ranges are written by the dispatches this submit just executed,
  // straight into guest memory -- no writeback step will announce them, so the
  // batch itself is the visibility point for the staging caches.
  g_cs_writeback_gen++;
  g_ns_cs_gpu += NowNs() - t0;
  g_cs_sync_n[why]++;
  g_cs_sync_ns[why] += NowNs() - t0;
  return true;
}

// Record the VRAM->host readback for every dirty range in [first, last), so
// the single flush that follows covers all of them.
template <typename It>
void CsStageReadbacks(It first, It last) {
  for (It it = first; it != last; ++it) {
    CsRange& e = it->second;
    if (e.gpu_dirty && e.device_local && !e.mirror_current && !e.imported)
      CsCopyStaging(e, e.size ? e.size : e.cap, /*to_device=*/false);
  }
}

// Write one dirty range back to guest memory (retile for images) and re-stamp
// its hash so the next validation sees guest == buffer.
bool CsRangeFlushOne(uint64_t base, CsRange& e) {
  if (kCsWbAudit) {
    // Counters, not a sample: the first N flushes are all startup, and the
    // question ("does a tiled-image range ever reach the retile?") is about
    // the steady state.
    static uint64_t n = 0, dirty_n = 0, img_n = 0, img_dirty_n = 0;
    n++;
    dirty_n += e.gpu_dirty;
    img_n += e.image_staging;
    img_dirty_n += e.gpu_dirty && e.image_staging;
    if ((n % 20000) == 0)
      std::fprintf(stderr,
                   "[cswb] flushes=%llu dirty=%llu image=%llu image+dirty=%llu "
                   "staged_as_image=%llu\n",
                   (unsigned long long)n, (unsigned long long)dirty_n,
                   (unsigned long long)img_n,
                   (unsigned long long)img_dirty_n,
                   (unsigned long long)g_cs_image_staged);
  }
  if (!e.gpu_dirty)
    return true;
  if (e.imported) {  // the dispatch wrote straight into guest memory
    if (e.pending_batch && !CsBatchFlush(kSyncImported))
      return false;
    e.gpu_dirty = false;
    return true;
  }
  // Results live in VRAM: pull them into the host mirror on the same batch that
  // produced them, so the one fence wait covers the dispatch and the copy.
  // Already-recorded readbacks (CsStageReadbacks) skip this.
  if (e.device_local && !e.mirror_current)
    CsCopyStaging(e, e.size ? e.size : e.cap, /*to_device=*/false);
  if (e.pending_batch && !CsBatchFlush(kSyncWriteback))
    return false;  // results must exist before readback
  if (g_cs_failed)
    return false;
  g_cs_flush_n++;
  if (e.image_staging && kCsWbAudit) {
    // An image range always retiles, with no write-coverage test to report, so
    // "the writeback ran" says nothing about whether the dispatch produced
    // anything. Count what the staging actually holds: all-zero here means the
    // shader stored nothing, which is a different bug from a failed retile.
    const auto* p = static_cast<const uint8_t*>(e.map);
    uint64_t nz = 0;
    for (uint64_t i = 0; i < e.res.size; i++)
      if (p[i])
        nz++;
    // Once per destination, not the first 24 overall: a title that uploads
    // hundreds of surfaces spends a flat cap entirely on the first few, and
    // the one surface that stays empty is never among them.
    static std::unordered_set<uint64_t> seen;
    if (seen.size() < 4096 && seen.insert(base).second)
      std::fprintf(stderr,
                   "[cswb] image base=%#llx %ux%u layers=%u tiling=%u staged "
                   "%llu/%llu non-zero\n",
                   (unsigned long long)base, e.res.width, e.res.height,
                   e.res.layers, e.res.tiling_idx, (unsigned long long)nz,
                   (unsigned long long)e.res.size);
  }
  const uint64_t _t_wb = NowNs();
  if (e.image_staging) {
    if (!WritebackCsImage(e.res, e.map)) {
      // Count as well as sample: a flat cap of 8 lines cannot tell one
      // recurring bad descriptor apart from every upload in the title failing,
      // and those need opposite responses.
      static uint64_t failed = 0;
      if (failed++ < 8 || (failed % 4096) == 0)
        std::fprintf(stderr,
                     "[gpuvk] cs image writeback #%llu failed base=%#llx "
                     "%ux%u mips=%u layers=%u tiling=%u elem=%u/%u "
                     "(range stays stale)\n",
                     (unsigned long long)failed, (unsigned long long)base,
                     e.res.width, e.res.height, e.res.mip_levels, e.res.layers,
                     e.res.tiling_idx, e.res.elem_bytes,
                     e.res.stage_elem_bytes);
      return false;
    }
  } else {
    // Never write back more than the guest footprint the range was staged
    // from, and never into memory that is not the guest's: the staged size is
    // the shader's view of the resource and a descriptor with a bogus size
    // would otherwise scribble compute results over whatever follows -- which
    // reads as float data turning up in the title's allocator free lists.
    const uint64_t n =
        e.guest_bytes ? std::min<uint64_t>(e.size, e.guest_bytes) : e.size;
    if (!gpu::IsReadableRange(base, n)) {
      static int logged = 0;
      if (logged++ < 8)
        std::fprintf(stderr,
                     "[gpuvk] cs writeback out of guest memory base=%#llx "
                     "+%#llx (dropped)\n",
                     (unsigned long long)base, (unsigned long long)n);
      return false;
    }
    // Write back only what the DISPATCH changed. A staged range is the shader's
    // whole view of a resource, but a shader writes a part of it -- and this
    // title puts its CPU heap in the same direct memory as the buffers it hands
    // to compute, so the bytes in between belong to the allocator. Copying the
    // full range back therefore reverts every CPU write made since stage-in,
    // and a word the CPU was writing WHILE we snapshotted comes back half
    // updated: that is the 5-valid-bytes-plus-3-stale-bytes free-tree pointer
    // SotC dies on at eboot+0x48ac5 when New Game is confirmed.
    // The shadow copy taken at stage-in says which words the shader touched;
    // untouched words are left alone. (A shader that rewrites a word with the
    // value it already had is skipped too, which is a no-op by definition.)
    // The merge is symmetric, so that staging, shadow and guest all agree again
    // when it returns -- the bookkeeping below this point promises exactly that:
    //   the shader wrote the block  -> guest   <- staging  (publish the result)
    //   the shader left it alone    -> staging <- guest    (adopt the CPU's word)
    // Skipping the second half would leave a dispatch reading stale values for
    // whatever the CPU changed, which is the same defect pointed the other way.
    // Guest-sourced linear ranges only. A range staged from a live render
    // target exists precisely so the writeback can publish that image into
    // guest memory, so "the dispatch did not write it" must not stop it there.
    if (!kCsWbFull && !e.rt_sourced && e.shadow_valid && e.shadow.size() >= n) {
      auto* src = static_cast<uint8_t*>(e.map);
      uint8_t* shd = e.shadow.data();
      auto* dst = reinterpret_cast<uint8_t*>(base);
      uint64_t off = 0, wrote = 0;
      // 64-byte blocks: a block the shader left alone costs one compare, which
      // keeps "the shader wrote a little of a big range" -- the common case --
      // no more expensive than the unconditional copy this replaces.
      for (; off + 64 <= n; off += 64) {
        if (std::memcmp(src + off, shd + off, 64) != 0) {
          std::memcpy(dst + off, src + off, 64);
          std::memcpy(shd + off, src + off, 64);
          wrote += 64;
        } else {
          std::memcpy(src + off, dst + off, 64);
          std::memcpy(shd + off, dst + off, 64);
        }
      }
      for (; off < n; off++) {
        if (src[off] != shd[off]) {
          dst[off] = src[off];
          shd[off] = src[off];
          wrote++;
        } else {
          src[off] = dst[off];
          shd[off] = dst[off];
        }
      }
      g_cs_wb_bytes_written += wrote;
      g_cs_wb_bytes_total += n;
      if (kCsWbAudit && wrote != n) {
        static int logged = 0;
        if (logged++ < 32)
          std::fprintf(stderr,
                       "[cswb] base=%#llx +%#llx: shader wrote %llu of %llu "
                       "bytes; the other %llu would have been reverted\n",
                       (unsigned long long)base, (unsigned long long)n,
                       (unsigned long long)wrote, (unsigned long long)n,
                       (unsigned long long)(n - wrote));
      }
    } else {
      // Full-range writeback (the pre-merge behaviour, kept for A/B). Still
      // measure how much of it the dispatch actually wrote when a shadow is
      // available, so the two modes report the same number and the A/B is a
      // comparison rather than a guess.
      uint64_t wrote = n;
      if (e.shadow_valid && e.shadow.size() >= n) {
        wrote = 0;
        const auto* src = static_cast<const uint8_t*>(e.map);
        const uint8_t* shd = e.shadow.data();
        for (uint64_t off = 0; off < n; off += 64) {
          const uint64_t blk = std::min<uint64_t>(64, n - off);
          if (std::memcmp(src + off, shd + off, blk) != 0)
            wrote += blk;
        }
        if (kCsWbAudit && wrote != n) {
          static int logged = 0;
          if (logged++ < 32)
            std::fprintf(stderr,
                         "[cswb] base=%#llx +%#llx: shader wrote %llu of %llu "
                         "bytes; the other %llu ARE being reverted\n",
                         (unsigned long long)base, (unsigned long long)n,
                         (unsigned long long)wrote, (unsigned long long)n,
                         (unsigned long long)(n - wrote));
        }
      }
      std::memcpy(reinterpret_cast<void*>(base), e.map, n);
      g_cs_wb_bytes_written += wrote;
      g_cs_wb_bytes_total += n;
    }
  }
  const uint64_t _t_rt = NowNs();
  g_out_retile_ns += _t_rt - _t_wb;
  g_out_retile_n += e.image_staging;
  UploadCsRangeToRt(base, e);  // refresh a live RT image aliasing the range
  const uint64_t _t_inv = NowNs();
  g_out_rt_ns += _t_inv - _t_rt;
  InvalidateTexRange(base, e.guest_bytes);
  UnindexDirtyRange(base, e.guest_bytes);
  // Guest memory just changed under any staged copy of it: retire the draw
  // path's per-frame staging cache entries (they validate against this).
  g_cs_writeback_gen++;
  e.gpu_dirty = false;
  e.hash = RangeHash(base, e.guest_bytes);
  e.last_validated_frame = g_frame.num;
  g_out_tail_ns += NowNs() - _t_inv;
  return true;
}

// Ensure staging slot i can hold `size` bytes (grow-on-demand, kept mapped).
bool CsEnsureStage(uint32_t i, VkDeviceSize size) {
  GPU_BUGCHECK(i < ComputeInfo::kMaxResources, "stage index %u out of bounds",
               i);
  CsStage& s = g_cs_stage[i];
  if (s.buf && s.cap >= size)
    return true;
  if (s.map) {
    vkUnmapMemory(g_dev.device, s.mem);
    s.map = nullptr;
  }
  if (s.buf) {
    vkDestroyBuffer(g_dev.device, s.buf, nullptr);
    s.buf = VK_NULL_HANDLE;
  }
  if (s.mem) {
    vkFreeMemory(g_dev.device, s.mem, nullptr);
    s.mem = VK_NULL_HANDLE;
  }
  VkDeviceSize cap =
      (size + 0xFFFFF) & ~VkDeviceSize(0xFFFFF);  // 1 MiB granularity
  VkBufferCreateInfo bi{VK_STRUCTURE_TYPE_BUFFER_CREATE_INFO};
  bi.size = cap;
  bi.usage =
      VK_BUFFER_USAGE_STORAGE_BUFFER_BIT | VK_BUFFER_USAGE_TRANSFER_DST_BIT;
  if (vkCreateBuffer(g_dev.device, &bi, nullptr, &s.buf) != VK_SUCCESS) {
    s.buf = VK_NULL_HANDLE;
    return false;
  }
  VkMemoryRequirements mr;
  vkGetBufferMemoryRequirements(g_dev.device, s.buf, &mr);
  VkMemoryAllocateInfo ai{VK_STRUCTURE_TYPE_MEMORY_ALLOCATE_INFO};
  ai.allocationSize = mr.size;
  // Scratch is zeroed by vkCmdFillBuffer and only ever touched by shaders, so
  // it wants VRAM and no mapping at all.
  const uint32_t scratch_device =
      kCsVram ? FindDeviceMemoryType(mr.memoryTypeBits) : UINT32_MAX;
  ai.memoryTypeIndex = scratch_device != UINT32_MAX
                           ? scratch_device
                           : FindComputeMemoryType(mr.memoryTypeBits);
  if (vkAllocateMemory(g_dev.device, &ai, nullptr, &s.mem) != VK_SUCCESS) {
    vkDestroyBuffer(g_dev.device, s.buf, nullptr);
    s.buf = VK_NULL_HANDLE;
    s.mem = VK_NULL_HANDLE;
    return false;
  }
  vkBindBufferMemory(g_dev.device, s.buf, s.mem, 0);
  if (scratch_device == UINT32_MAX)
    vkMapMemory(g_dev.device, s.mem, 0, cap, 0, &s.map);
  s.cap = cap;
  return true;
}

struct ScopeCs {
  uint64_t t0 = NowNs();
  ~ScopeCs() {
    g_ns_cs += NowNs() - t0;
    g_cs_count++;
  }
};

}  // namespace

void CsSyncReport(double frames) {
  uint64_t total = 0;
  for (int i = 0; i < kSyncCount; i++)
    total += g_cs_sync_n[i];
  if (!kCsSyncReport || !total) {
    for (int i = 0; i < kSyncCount; i++)
      g_cs_sync_n[i] = g_cs_sync_ns[i] = 0;
    return;
  }
  std::fprintf(stderr,
               "[csin] hash=%.1fms x%.1f detile=%.1fms rt-bridge=%.1fms x%.1f "
               "copy=%.1fms\n",
               g_in_hash_ns / frames / 1e6, g_in_hash_n / frames,
               g_in_detile_ns / frames / 1e6, g_in_rt_ns / frames / 1e6,
               g_in_rt_n / frames, g_in_copy_ns / frames / 1e6);
  g_in_hash_ns = g_in_detile_ns = g_in_rt_ns = g_in_copy_ns = 0;
  g_in_hash_n = g_in_rt_n = 0;
  std::fprintf(stderr,
               "[csstage] per frame ro=%.1fMB rw=%.1fMB img=%.1fMB "
               "(cpu-detile %.1fMB x%.1f)\n",
               g_stage_ro_bytes / frames / 1e6, g_stage_rw_bytes / frames / 1e6,
               g_stage_img_bytes / frames / 1e6,
               g_stage_cpu_detile_bytes / frames / 1e6,
               g_stage_cpu_detile_n / frames);
  g_stage_ro_bytes = g_stage_rw_bytes = g_stage_img_bytes = 0;
  g_stage_cpu_detile_bytes = g_stage_cpu_detile_n = 0;
  std::fprintf(stderr,
               "[csout] retile=%.1fms x%.1f rt-upload=%.1fms x%.1f "
               "tail=%.1fms\n",
               g_out_retile_ns / frames / 1e6, g_out_retile_n / frames,
               g_out_rt_ns / frames / 1e6, g_out_rt_submits / frames,
               g_out_tail_ns / frames / 1e6);
  g_out_retile_ns = g_out_rt_ns = g_out_tail_ns = 0;
  g_out_retile_n = g_out_rt_submits = 0;
  std::fprintf(stderr, "[cssync] %.1f syncs/frame:", total / frames);
  for (int i = 0; i < kSyncCount; i++) {
    if (!g_cs_sync_n[i])
      continue;
    std::fprintf(stderr, " %s=%.1f(%.1fms)", kCsSyncName[i],
                 g_cs_sync_n[i] / frames, g_cs_sync_ns[i] / frames / 1e6);
    g_cs_sync_n[i] = 0;
    g_cs_sync_ns[i] = 0;
  }
  std::fprintf(stderr, "\n");
}

bool PreserveCsDepthBeforeClear(uint64_t base) {
  auto depth_it = g_depths.find(base);
  auto range_it = g_cs_ranges.find(base);
  if (!g_frame.recording || depth_it == g_depths.end() ||
      range_it == g_cs_ranges.end())
    return false;

  DepthTarget& depth = depth_it->second;
  CsRange& range = range_it->second;
  if (!depth.image || depth.layout == VK_IMAGE_LAYOUT_UNDEFINED || !range.buf ||
      range.pending_batch || range.gpu_dirty || !range.image_staging)
    return false;

  CsAliasedImage image{depth.image,
                       depth.w,
                       depth.h,
                       4,
                       VK_IMAGE_ASPECT_DEPTH_BIT,
                       depth.layout,
                       true};
  if (!AliasedShapeMatches(image, range.res, "preserves"))
    return false;

  gcn::TextureLayout32 tiled, linear;
  if (!BuildCsImageLayouts(range.res, tiled, linear))
    return false;
  const auto& level = linear.mips[0];
  const uint64_t copy_bytes = static_cast<uint64_t>(level.pitch) * depth.h *
                              range.res.stage_elem_bytes;
  if (level.offset + copy_bytes > range.cap)
    return false;

  const VkImageLayout old_layout = depth.layout;
  AliasedImageBarrier(g_frame.cmd, image, old_layout,
                      VK_IMAGE_LAYOUT_TRANSFER_SRC_OPTIMAL,
                      AliasedImageAccess(image, old_layout),
                      VK_ACCESS_TRANSFER_READ_BIT);
  VkBufferImageCopy copy{};
  copy.bufferOffset = level.offset;
  copy.bufferRowLength = level.pitch;
  copy.imageSubresource = {VK_IMAGE_ASPECT_DEPTH_BIT, 0, 0, 1};
  copy.imageExtent = {depth.w, depth.h, 1};
  vkCmdCopyImageToBuffer(g_frame.cmd, depth.image,
                         VK_IMAGE_LAYOUT_TRANSFER_SRC_OPTIMAL, range.buf, 1,
                         &copy);

  VkBufferMemoryBarrier buffer_barrier{
      VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
  buffer_barrier.srcAccessMask = VK_ACCESS_TRANSFER_WRITE_BIT;
  buffer_barrier.dstAccessMask =
      VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_HOST_READ_BIT;
  buffer_barrier.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
  buffer_barrier.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
  buffer_barrier.buffer = range.buf;
  buffer_barrier.offset = 0;
  buffer_barrier.size = VK_WHOLE_SIZE;
  vkCmdPipelineBarrier(
      g_frame.cmd, VK_PIPELINE_STAGE_TRANSFER_BIT,
      VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_HOST_BIT, 0, 0,
      nullptr, 1, &buffer_barrier, 0, nullptr);
  AliasedImageBarrier(g_frame.cmd, image,
                      VK_IMAGE_LAYOUT_TRANSFER_SRC_OPTIMAL, old_layout,
                      VK_ACCESS_TRANSFER_READ_BIT,
                      AliasedImageAccess(image, old_layout));

  // Compute for frame N runs before graphics N. This graphics-side snapshot
  // is therefore the input for compute N+1, and must suppress that frame's
  // usual copy from the now-cleared depth image.
  range.rt_sourced = true;
  range.last_rt_frame = static_cast<int>(g_frame.num) + 1;
  if (kCsRtTrace) {
    static int logged = 0;
    if (logged++ < 16)
      std::fprintf(stderr, "[csrt] f%d preserved depth %#lx before clear\n",
                   g_frame.num, (unsigned long)base);
  }
  return true;
}

}  // namespace gpu::vk

namespace gpu {
// Declared in ps4/cmd_processor.h for the kernel's crash handler.
bool DescribeCsRangeCovering(uint64_t addr, char* out, size_t out_size) {
  using namespace gpu::vk;
  for (const auto& kv : g_cs_ranges) {
    const uint64_t base = kv.first;
    const CsRange& e = kv.second;
    const uint64_t n = e.guest_bytes ? e.guest_bytes : e.size;
    if (!n || addr < base || addr >= base + n)
      continue;
    std::snprintf(out, out_size,
                  "base=%#llx +%#llx (addr is base+%#llx) staged=%#llx "
                  "gpu_dirty=%d imported=%d rt_sourced=%d image=%d "
                  "shadow=%d last_used_frame=%d",
                  (unsigned long long)base, (unsigned long long)n,
                  (unsigned long long)(addr - base),
                  (unsigned long long)e.size, (int)e.gpu_dirty,
                  (int)e.imported, (int)e.rt_sourced, (int)e.image_staging,
                  (int)e.shadow_valid, e.last_used_frame);
    return true;
  }
  return false;
}
}  // namespace gpu

namespace gpu::rhi {
using namespace gpu::vk;

bool Dispatch(Renderer& renderer, const ComputeInfo& ci) {
  if (g_cs_failed) {
    renderer.state = nullptr;
    return false;
  }
  if (!renderer.available() || !ci.recomp || !ci.recomp->ok || !ci.num_res ||
      ci.num_res > g_dev.max_cs_resources)
    return false;
  ScopeCs _cs;
  for (uint32_t i = 0; i < ci.num_res; i++)
    g_cs_bytes += ci.res[i].size;
  for (uint32_t i = 0; i < ci.num_res; i++)
    if (ci.res[i].size > g_dev.max_storage_buffer_range)
      return false;
  for (uint32_t i = 0; i < ci.num_res; i++) {
    if (ci.res[i].zero_fill)
      continue;
    const uint64_t guest_bytes =
        ci.res[i].guest_size ? ci.res[i].guest_size : ci.res[i].size;
    const VkDeviceSize size =
        ci.res[i].size ? ((ci.res[i].size + 3) & ~VkDeviceSize(3)) : 4;
    for (uint32_t j = 0; j < i; j++) {
      if (ci.res[j].zero_fill || ci.res[j].base != ci.res[i].base)
        continue;
      const uint64_t other_guest_bytes =
          ci.res[j].guest_size ? ci.res[j].guest_size : ci.res[j].size;
      const VkDeviceSize other_size =
          ci.res[j].size ? ((ci.res[j].size + 3) & ~VkDeviceSize(3)) : 4;
      if (size != other_size || guest_bytes != other_guest_bytes ||
          !SameCsResourceShape(ci.res[i], ci.res[j]))
        return false;
    }
  }
  CsPipe* cp = GetCsPipe(ci);
  if (!cp)
    return false;

  // Persistent command buffer + descriptor pool (created once, reused).
  if (g_cs_cmd == VK_NULL_HANDLE) {
    VkCommandBufferAllocateInfo ca{
        VK_STRUCTURE_TYPE_COMMAND_BUFFER_ALLOCATE_INFO};
    ca.commandPool = g_dev.pool;
    ca.level = VK_COMMAND_BUFFER_LEVEL_PRIMARY;
    ca.commandBufferCount = 1;
    if (vkAllocateCommandBuffers(g_dev.device, &ca, &g_cs_cmd) != VK_SUCCESS) {
      g_cs_cmd = VK_NULL_HANDLE;
      return false;
    }
  }
  if (g_cs_desc_pool == VK_NULL_HANDLE) {
    // Sized for a whole batch of dispatches between flushes.
    VkDescriptorPoolSize ps{VK_DESCRIPTOR_TYPE_STORAGE_BUFFER,
                            256 * ComputeInfo::kMaxResources};
    VkDescriptorPoolCreateInfo pci{
        VK_STRUCTURE_TYPE_DESCRIPTOR_POOL_CREATE_INFO};
    pci.maxSets = 256;
    pci.poolSizeCount = 1;
    pci.pPoolSizes = &ps;
    if (vkCreateDescriptorPool(g_dev.device, &pci, nullptr, &g_cs_desc_pool) !=
        VK_SUCCESS) {
      g_cs_desc_pool = VK_NULL_HANDLE;
      return false;
    }
  }
  if (g_cs_batch_fence == VK_NULL_HANDLE) {
    VkFenceCreateInfo fci{VK_STRUCTURE_TYPE_FENCE_CREATE_INFO};
    if (vkCreateFence(g_dev.device, &fci, nullptr, &g_cs_batch_fence) !=
        VK_SUCCESS) {
      g_cs_batch_fence = VK_NULL_HANDLE;
      return false;
    }
    // What an EMPTY submit+wait costs here. SotC spends over half its frame in
    // fence waits while the GPU sits at 18% utilisation, so the question is
    // whether a round trip is inherently expensive on this system or whether
    // the GPU is really doing that work. Measured once, at init.
    if (kCsSyncReport) {
      double total = 0;
      for (int i = 0; i < 100; i++) {
        vkResetCommandBuffer(g_cs_cmd, 0);
        VkCommandBufferBeginInfo bi{
            VK_STRUCTURE_TYPE_COMMAND_BUFFER_BEGIN_INFO};
        bi.flags = VK_COMMAND_BUFFER_USAGE_ONE_TIME_SUBMIT_BIT;
        vkBeginCommandBuffer(g_cs_cmd, &bi);
        vkEndCommandBuffer(g_cs_cmd);
        VkSubmitInfo si{VK_STRUCTURE_TYPE_SUBMIT_INFO};
        si.commandBufferCount = 1;
        si.pCommandBuffers = &g_cs_cmd;
        const uint64_t t0 = NowNs();
        vkResetFences(g_dev.device, 1, &g_cs_batch_fence);
        vkQueueSubmit(g_dev.queue, 1, &si, g_cs_batch_fence);
        vkWaitForFences(g_dev.device, 1, &g_cs_batch_fence, VK_TRUE,
                        UINT64_MAX);
        total += (NowNs() - t0) / 1e6;
      }
      std::fprintf(stderr, "[csbench] empty submit+wait: %.3f ms\n",
                   total / 100.0);
    }
  }

  // DELTA_GPU_CSLIST: per-dispatch resource staging list for the first 200
  // dispatches — shows what the chain actually round-trips per frame.
  // DELTA_GPU_CSHIST=<seconds>: every distinct guest range a dispatch WRITES,
  // for the whole run. The capped per-dispatch list above only ever showed the
  // first few frames, which cannot answer "does the title ever compute-copy
  // into its texture heap".
  if (kCsHist) {
    struct Cell { uint64_t size, n; };
    static std::mutex m;
    static std::map<uint64_t, Cell> tbl;
    static auto last = std::chrono::steady_clock::now();
    std::lock_guard<std::mutex> lk(m);
    for (uint32_t i = 0; i < ci.num_res; i++)
      if (ci.res[i].written && tbl.size() < 4096) {
        Cell& c = tbl[ci.res[i].base];
        c = {ci.res[i].size, c.n + 1};
      }
    const auto now = std::chrono::steady_clock::now();
    if (std::chrono::duration_cast<std::chrono::seconds>(now - last).count() >=
        kCsHist) {
      last = now;
      std::fprintf(stderr, "[cshist] %zu written ranges\n", tbl.size());
      for (const auto& kv : tbl)
        std::fprintf(stderr, "[cshist] %#lx size=%#lx x%lu\n",
                     (unsigned long)kv.first, (unsigned long)kv.second.size,
                     (unsigned long)kv.second.n);
      std::fflush(stderr);
    }
  }
  static uint32_t cs_listed = 0;
  if (kCsList && g_frame.num > 25 && cs_listed < 200) {
    cs_listed++;
    for (uint32_t i = 0; i < ci.num_res; i++)
      std::fprintf(stderr,
                   "[cslist] cs=%#llx bind=%u base=%#lx size=%#lx %s%s\n",
                   (unsigned long long)ci.cs_addr, ci.res[i].binding,
                   (unsigned long)ci.res[i].base, (unsigned long)ci.res[i].size,
                   ci.res[i].image_staging ? "img"
                   : ci.res[i].zero_fill   ? "zero"
                                           : "buf",
                   ci.res[i].written ? " written" : "");
  }

  // Bind each resource: zero-fill scratch per binding slot; everything else
  // uses the persistent range buffer for its guest base, staged only when the
  // buffer doesn't already hold current content.
  const uint64_t _t_in0 = NowNs();
  VkBuffer bind_buf[ComputeInfo::kMaxResources];
  VkDeviceSize sz[ComputeInfo::kMaxResources];
  for (uint32_t i = 0; i < ci.num_res; i++) {
    sz[i] = ci.res[i].size ? ((ci.res[i].size + 3) & ~VkDeviceSize(3)) : 4;
    if (ci.res[i].zero_fill) {
      // Growing the scratch slot recreates its buffer; a pending batched
      // dispatch still references the old handle.
      if (g_cs_stage_pending[i] && g_cs_stage[i].cap < sz[i] &&
          !CsBatchFlush(kSyncScratchGrow)) {
        renderer.state = nullptr;
        return false;
      }
      if (!CsEnsureStage(i, sz[i]))
        return false;
      bind_buf[i] = g_cs_stage[i].buf;
      continue;
    }
    const uint64_t base = ci.res[i].base;
    const uint64_t guest_bytes =
        ci.res[i].guest_size ? ci.res[i].guest_size : ci.res[i].size;
    // A read overlapping some OTHER dirty range must see that data through
    // guest memory: flush those first.
    for (uint64_t dirty : DirtyRangesOverlapping(base, guest_bytes, base)) {
      auto found = g_cs_ranges.find(dirty);
      if (found != g_cs_ranges.end() && !CsRangeFlushOne(dirty, found->second))
        return false;
    }
    CsRange& e = g_cs_ranges[base];
    const bool same_shape = e.buf && e.size == static_cast<uint64_t>(sz[i]) &&
                            e.guest_bytes == guest_bytes &&
                            SameCsResourceShape(e.res, ci.res[i]);
    if (!same_shape && e.gpu_dirty)
      if (!CsRangeFlushOne(base, e))
        return false;  // reshaped: keep its data
    if (e.pending_batch && (!e.buf || e.cap < sz[i]) &&
        !CsBatchFlush(kSyncRangeGrow)) {
      renderer.state = nullptr;
      return false;  // growth would destroy a buffer the batch references
    }
    // Guest-page import: valid only for plain (non-image) linear ranges, and
    // only while the range is not already staged some other way.
    if (kCsImport && !e.buf && !ci.res[i].image_staging && !ci.res[i].zero_fill)
      CsRangeImportGuest(e, base, static_cast<VkDeviceSize>(sz[i]));
    const bool buffer_reused =
        e.buf && e.cap >= static_cast<VkDeviceSize>(sz[i]);
    if (!CsRangeEnsureBuffer(e, sz[i]))
      return false;
    if (!buffer_reused)
      NameObject(VK_OBJECT_TYPE_BUFFER, (uint64_t)e.buf, "csbuf %#llx",
                 (unsigned long long)base);
    // A buffer that was just rebuilt holds nothing, whatever the shape
    // bookkeeping says about it.
    bool valid = buffer_reused && same_shape &&
                 (e.gpu_dirty || e.last_validated_frame == g_frame.num);
    if (e.imported && same_shape)
      valid = true;  // the buffer IS the guest pages; nothing to copy
    // A read whose base is a live render target must be staged from the
    // VkImage: the guest bytes under an RT are stale (draws never write them
    // back), and the image content changes every frame regardless of the
    // guest hash. Attempted at most once per frame per range; a CS-written
    // buffer (gpu_dirty) stays authoritative.
    const bool rt_backed = ci.res[i].image_staging && CsAliasedBase(base);
    const bool rt_attempt = rt_backed && !e.gpu_dirty &&
                            e.last_rt_frame != static_cast<int>(g_frame.num);
    if (rt_attempt)
      valid = false;
    else if (rt_backed && !e.gpu_dirty && e.rt_sourced)
      valid = same_shape;
    if (!valid && same_shape && !rt_attempt) {
      const uint64_t _th = NowNs();
      const uint64_t h = RangeHash(base, guest_bytes);
      g_in_hash_ns += NowNs() - _th;
      g_in_hash_n++;
      if (h == e.hash)
        valid = true;
      else
        e.hash = h;
      e.last_validated_frame = g_frame.num;
    }
    // A range the shader only WRITES needs no content from guest memory: it
    // supplies every byte it will write back. SotC's material fills are whole
    // 4 MiB arenas of exactly that shape, and staging them in is ~60 ms a
    // frame of pure waste (`in=` in the fps line). Opt-in because a shader
    // that writes only PART of such a range would then write back whatever the
    // buffer happened to hold -- the resource plan says "never read", not
    // "writes all of it".
    //
    // Direct-memory arenas only. A compute range that aliases module .data
    // (modules sit at 0x2xxxxxxxxxxx, the dmem arena at 0x80xxxxxxxx) gets a
    // partial write + writeback of stale staging over live globals when the
    // plan's "written" bit is wrong or the write is partial -- SotC's menu
    // transition died exactly that way, float garbage across the allocator's
    // static bin array (SIGSEGV in malloc, Shadow_Shipping+0xfacff0).
    const bool dmem_arena =
        base >= 0x8000000000ull && base < 0x9000000000ull;
    if (kCsSkipUpload && !valid && dmem_arena && !ci.res[i].read &&
        ci.res[i].written && !ci.res[i].image_staging && !ci.res[i].zero_fill &&
        same_shape) {
      valid = true;
      g_cs_skip_n++;
    }
    if (!valid) {
      // CPU write into a buffer a pending batched dispatch reads/writes.
      // Renaming avoids the stall when the old contents are read-only.
      if (kCsRename && e.pending_batch && !e.gpu_dirty && !e.res.written) {
        if (!CsRangeRename(e, sz[i])) {
          renderer.state = nullptr;
          return false;
        }
        e.pending_batch = false;
      } else if (e.pending_batch && !CsBatchFlush(kSyncStageHazard)) {
        renderer.state = nullptr;
        return false;
      }
      if (rt_attempt) {
        e.last_rt_frame = static_cast<int>(g_frame.num);
        const uint64_t _tr = NowNs();
        e.rt_sourced = StageCsRangeFromRt(ci.res[i], e);
        g_in_rt_ns += NowNs() - _tr;
        g_in_rt_n++;
        // DELTA_GPU_CSRT: trace every RT-backed staging decision.
        static int rt_trace_logged = 0;
        if (kCsRtTrace && rt_trace_logged < 200) {
          rt_trace_logged++;
          std::fprintf(stderr, "[csrt] f%d base=%#lx %ux%u -> %s\n",
                       (int)g_frame.num, (unsigned long)base, ci.res[i].width,
                       ci.res[i].height,
                       e.rt_sourced ? "staged-from-RT" : "guest-fallback");
        }
      }
      if (!rt_attempt || !e.rt_sourced) {
        if (ci.res[i].image_staging) {
          g_stage_cpu_detile_bytes += sz[i];
          g_stage_cpu_detile_n++;
          const uint64_t _td = NowNs();
          const bool ok = StageCsImage(ci.res[i], e.map);
          g_in_detile_ns += NowNs() - _td;
          if (!ok)
            return false;
        } else {
          std::memcpy(e.map, reinterpret_cast<const void*>(base),
                      ci.res[i].size);
          if (sz[i] > ci.res[i].size)
            std::memset(static_cast<uint8_t*>(e.map) + ci.res[i].size, 0,
                        sz[i] - ci.res[i].size);
        }
        e.rt_sourced = false;
        if (rt_attempt) {  // fell back: keep guest-hash bookkeeping coherent
          e.hash = RangeHash(base, guest_bytes);
          e.last_validated_frame = g_frame.num;
        }
        // The CPU wrote the host mirror; the shaders bind the VRAM copy.
        const uint64_t _tc = NowNs();
        CsCopyStaging(e, sz[i], /*to_device=*/true);
        g_in_copy_ns += NowNs() - _tc;
      }
      if (!same_shape) {
        e.hash = RangeHash(base, guest_bytes);
        e.last_validated_frame = g_frame.num;
      }
      // Baseline for the writeback's write-coverage merge: the staging buffer as
      // it stands BEFORE any dispatch runs. Comparing against it is the only way
      // the writeback can tell a shader's output from a byte it merely staged in
      // and would otherwise copy back over the CPU's newer value. Imported
      // ranges never write back, and images retile through WritebackCsImage.
      if (!ci.res[i].image_staging && !e.imported) {
        e.shadow.resize(sz[i]);
        std::memcpy(e.shadow.data(), e.map, sz[i]);
        e.shadow_valid = true;
      } else {
        e.shadow_valid = false;
      }
      e.gpu_dirty = false;
      g_cs_stage_n++;
      g_cs_stage_bytes += sz[i];
      // Which staged bytes the CPU only ever WRITES: those could live straight
      // in host-visible VRAM (ReBAR) with no mirror and no copy, because
      // nothing ever reads them back across the bus.
      if (ci.res[i].image_staging)
        g_stage_img_bytes += sz[i];
      else if (ci.res[i].shader_writes || ci.res[i].written)
        g_stage_rw_bytes += sz[i];
      else
        g_stage_ro_bytes += sz[i];
    }
    e.size = sz[i];
    e.guest_bytes = guest_bytes;
    if (ci.res[i].image_staging)
      g_cs_image_staged++;
    e.image_staging = ci.res[i].image_staging;
    e.res = ci.res[i];
    e.last_used_frame = g_frame.num;
    bind_buf[i] = e.buf;
  }
  // Re-resolve handles: a later binding sharing an earlier binding's base may
  // have grown (destroyed + recreated) that range's buffer.
  for (uint32_t i = 0; i < ci.num_res; i++)
    if (!ci.res[i].zero_fill)
      bind_buf[i] = g_cs_ranges[ci.res[i].base].buf;
  VkDeviceSize bind_off[ComputeInfo::kMaxResources] = {};

  g_ns_cs_in += NowNs() - _t_in0;

  // Descriptor set binding the storage buffers (pool lives for a whole batch;
  // reset happens at batch flush).
  VkDescriptorSet set;
  VkDescriptorSetAllocateInfo da{
      VK_STRUCTURE_TYPE_DESCRIPTOR_SET_ALLOCATE_INFO};
  da.descriptorPool = g_cs_desc_pool;
  da.descriptorSetCount = 1;
  da.pSetLayouts = &cp->set_layout;
  if (vkAllocateDescriptorSets(g_dev.device, &da, &set) != VK_SUCCESS) {
    if (!CsBatchFlush(kSyncDescPool)) {
      renderer.state = nullptr;
      return false;
    }
    if (vkAllocateDescriptorSets(g_dev.device, &da, &set) != VK_SUCCESS)
      return false;
  }
  VkDescriptorBufferInfo dbi[ComputeInfo::kMaxResources];
  VkWriteDescriptorSet wr[ComputeInfo::kMaxResources];
  for (uint32_t i = 0; i < ci.num_res; i++)
    bind_off[i] = ci.res[i].zero_fill
                      ? 0
                      : g_cs_ranges[ci.res[i].base].imported_offset;
  for (uint32_t i = 0; i < ci.num_res; i++) {
    dbi[i] = {bind_buf[i], bind_off[i], sz[i]};
    wr[i] = {VK_STRUCTURE_TYPE_WRITE_DESCRIPTOR_SET};
    wr[i].dstSet = set;
    wr[i].dstBinding = ci.res[i].binding;
    wr[i].descriptorCount = 1;
    wr[i].descriptorType = VK_DESCRIPTOR_TYPE_STORAGE_BUFFER;
    wr[i].pBufferInfo = &dbi[i];
  }
  vkUpdateDescriptorSets(g_dev.device, ci.num_res, wr, 0, nullptr);

  // Record the dispatch into the open batch. Submission + the fence wait
  // happen at the next flush point, not here.
  CsBatchBeginImpl();
  VkBufferMemoryBarrier zero_before[ComputeInfo::kMaxResources];
  VkBufferMemoryBarrier zero_after[ComputeInfo::kMaxResources];
  uint32_t zero_count = 0;
  for (uint32_t i = 0; i < ci.num_res; i++) {
    if (!ci.res[i].zero_fill)
      continue;
    VkBufferMemoryBarrier& before = zero_before[zero_count];
    before = {VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
    before.srcAccessMask =
        VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_SHADER_WRITE_BIT;
    before.dstAccessMask = VK_ACCESS_TRANSFER_WRITE_BIT;
    before.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    before.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
    before.buffer = bind_buf[i];
    before.offset = 0;
    before.size = sz[i];
    VkBufferMemoryBarrier& after = zero_after[zero_count++];
    after = before;
    after.srcAccessMask = VK_ACCESS_TRANSFER_WRITE_BIT;
    after.dstAccessMask =
        VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_SHADER_WRITE_BIT;
    g_cs_batch_access.erase(bind_buf[i]);
  }
  if (zero_count) {
    vkCmdPipelineBarrier(g_cs_cmd, VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT,
                         VK_PIPELINE_STAGE_TRANSFER_BIT, 0, 0, nullptr,
                         zero_count, zero_before, 0, nullptr);
    for (uint32_t i = 0; i < ci.num_res; i++)
      if (ci.res[i].zero_fill)
        vkCmdFillBuffer(g_cs_cmd, bind_buf[i], 0, sz[i], 0);
    vkCmdPipelineBarrier(g_cs_cmd, VK_PIPELINE_STAGE_TRANSFER_BIT,
                         VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT, 0, 0, nullptr,
                         zero_count, zero_after, 0, nullptr);
  }
  vkCmdBindPipeline(g_cs_cmd, VK_PIPELINE_BIND_POINT_COMPUTE, cp->pipe);
  vkCmdBindDescriptorSets(g_cs_cmd, VK_PIPELINE_BIND_POINT_COMPUTE, cp->layout,
                          0, 1, &set, 0, nullptr);
  vkCmdPushConstants(g_cs_cmd, cp->layout, VK_SHADER_STAGE_COMPUTE_BIT, 0, 64,
                     ci.user_data);
  VkBufferMemoryBarrier barriers[ComputeInfo::kMaxResources];
  uint32_t barrier_count = 0;
  VkBuffer unique_buffers[ComputeInfo::kMaxResources];
  bool unique_writes[ComputeInfo::kMaxResources] = {};
  uint32_t unique_count = 0;
  for (uint32_t i = 0; i < ci.num_res; i++) {
    uint32_t j = 0;
    while (j < unique_count && unique_buffers[j] != bind_buf[i])
      j++;
    if (j == unique_count) {
      unique_buffers[unique_count] = bind_buf[i];
      unique_writes[unique_count] = ci.res[i].shader_writes;
      unique_count++;
    } else {
      unique_writes[j] |= ci.res[i].shader_writes;
    }
  }
  for (uint32_t i = 0; i < unique_count; i++) {
    ComputeBufferAccess& prior = g_cs_batch_access[unique_buffers[i]];
    const ComputeBufferAccess current{true, unique_writes[i]};
    const bool hazard = NeedsComputeBarrier(prior, current);
    if (hazard) {
      VkBufferMemoryBarrier& barrier = barriers[barrier_count++];
      barrier = {VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER};
      barrier.srcAccessMask = (prior.read ? VK_ACCESS_SHADER_READ_BIT : 0) |
                              (prior.write ? VK_ACCESS_SHADER_WRITE_BIT : 0);
      barrier.dstAccessMask =
          VK_ACCESS_SHADER_READ_BIT |
          (unique_writes[i] ? VK_ACCESS_SHADER_WRITE_BIT : 0);
      barrier.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
      barrier.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
      barrier.buffer = unique_buffers[i];
      barrier.offset = 0;
      barrier.size = VK_WHOLE_SIZE;
      prior = {};
    }
    prior.read = true;
    prior.write |= unique_writes[i];
  }
  if (barrier_count)
    vkCmdPipelineBarrier(g_cs_cmd, VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT,
                         VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT, 0, 0, nullptr,
                         barrier_count, barriers, 0, nullptr);
  CmdInsertLabel(g_cs_cmd, "dispatch cs=%#llx %ux%ux%u res=%u",
                 (unsigned long long)ci.cs_addr, ci.groups[0], ci.groups[1],
                 ci.groups[2], ci.num_res);
  vkCmdDispatch(g_cs_cmd, ci.groups[0], ci.groups[1], ci.groups[2]);
  if (trace::Recording())
    trace::RecordDispatch(ci);
  for (uint32_t i = 0; i < ci.num_res; i++) {
    if (ci.res[i].zero_fill) {
      g_cs_stage_pending[i] = true;
    } else {
      auto it = g_cs_ranges.find(ci.res[i].base);
      if (it != g_cs_ranges.end())
        it->second.pending_batch = true;
    }
  }
  if ((++g_cs_batch_count >= 128 || kGpuCsgpuVerbose) && !CsBatchFlush(kSyncBatchCap)) {
    renderer.state = nullptr;
    return false;
  }

  // Mark written ranges GPU-dirty. Guest memory catches up lazily at the next
  // flush point (draw / DMA / frame end) — writing every dispatch's outputs
  // back immediately (the image retile especially) was ~100ms/frame.
  const uint64_t _t_out0 = NowNs();
  for (uint32_t i = 0; i < ci.num_res; i++) {
    if (!ci.res[i].written || ci.res[i].zero_fill)
      continue;
    auto it = g_cs_ranges.find(ci.res[i].base);
    if (it == g_cs_ranges.end())
      continue;
    if (!it->second.gpu_dirty)
      IndexDirtyRange(ci.res[i].base, it->second.guest_bytes);
    it->second.gpu_dirty = true;
    it->second.mirror_current = false;  // the dispatch outran the host mirror
    if (kGpuCsgpuVerbose) {
      const uint8_t* b = static_cast<const uint8_t*>(it->second.map);
      uint64_t nz = 0,
               step = ci.res[i].size > 65536 ? ci.res[i].size / 65536 : 1;
      for (uint64_t k = 0; k < ci.res[i].size; k += step)
        nz += b[k] != 0;
      std::fprintf(stderr,
                   "[csgpu] gpu wrote base=%#lx size=%lu nonzero=%lu/%lu\n",
                   (unsigned long)ci.res[i].base, (unsigned long)ci.res[i].size,
                   (unsigned long)nz, (unsigned long)(ci.res[i].size / step));
    }
  }
  g_ns_cs_out += NowNs() - _t_out0;
  return true;
}

// Make guest memory current with every GPU-written compute range. Called
// before anything that consumes guest memory: draws (vertex/texture reads at
// record time), CP DMA copies, and the end of each frame (bounds staleness
// for direct guest CPU readers to one frame). Cheap no-op when nothing is
// dirty; also evicts cold entries so the working set stays bounded.
bool FlushCsWrites(Renderer& renderer) {
  if (g_cs_failed) {
    renderer.state = nullptr;
    return false;
  }
  const uint64_t _t0 = NowNs();
  bool all_current = true;
  // Record every readback first: one fence wait then covers all of them,
  // instead of one submit+wait per dirty range.
  CsStageReadbacks(g_cs_ranges.begin(), g_cs_ranges.end());
  for (auto it = g_cs_ranges.begin(); it != g_cs_ranges.end();) {
    if (!CsRangeFlushOne(it->first, it->second)) {
      if (g_cs_failed) {
        renderer.state = nullptr;
        return false;
      }
      // Writeback of this one range failed; it stays dirty. Keep flushing the
      // rest so one bad range cannot hold every other range stale forever.
      all_current = false;
    }
    if (g_cs_range_bytes > (1ull << 30) && !it->second.gpu_dirty &&
        !it->second.pending_batch &&
        it->second.last_used_frame + 300 < g_frame.num) {
      CsRangeDestroy(it->second);
      it = g_cs_ranges.erase(it);
    } else {
      ++it;
    }
  }
  g_ns_cs_out += NowNs() - _t0;
  return all_current;
}

// Targeted variant: flush only dirty ranges overlapping [base, base+bytes).
// The per-draw guest readers (texture upload, vertex copy, cbuffer ring) call
// this instead of the full flush — flushing every dirty range at every draw
// re-tiled the whole post chain ~19x/frame.
bool FlushCsWritesRange(Renderer& renderer, uint64_t base, uint64_t bytes) {
  // Nothing dirty anywhere: answer without touching the page index, which
  // otherwise allocates a vector, hashes a lookup per page, then sorts and
  // dedups it. That is called once per guest read -- and SotC issues 1.2M
  // DRAW_INDEX_INDIRECT packets a run, each flushing before it reads its
  // argument struct, which measured 33 seconds of a 150 s run. The index is
  // maintained on both edges (indexed when a range goes dirty, unindexed when
  // it is flushed), so empty really does mean "no writeback outstanding".
  if (g_cs_dirty_pages.empty())
    return true;
  if (g_cs_failed) {
    renderer.state = nullptr;
    return false;
  }
  if (!base || !bytes || g_cs_ranges.empty())
    return true;
  const uint64_t _t0 = NowNs();
  bool all_current = true;
  // DELTA_GPU_CSFLUSHTRACE=<base>: what the dirty-range index finds for a
  // target a draw is about to sample. A compute result that is not found here
  // never reaches the target's image, and the draw samples black.
  if (kCsFlushTrace && base == (uint64_t)kCsFlushTrace) {
    static int n = 0;
    if (n++ < 12) {
      const auto ranges = DirtyRangesOverlapping(base, bytes);
      std::fprintf(stderr, "[csflush] base=%#lx bytes=%#lx dirty=%zu",
                   (unsigned long)base, (unsigned long)bytes, ranges.size());
      for (uint64_t r : ranges) {
        auto f = g_cs_ranges.find(r);
        std::fprintf(stderr, " [%#lx img=%d gpu_dirty=%d sz=%#lx]",
                     (unsigned long)r,
                     f != g_cs_ranges.end() ? (int)f->second.image_staging : -1,
                     f != g_cs_ranges.end() ? (int)f->second.gpu_dirty : -1,
                     f != g_cs_ranges.end() ? (unsigned long)f->second.size : 0);
      }
      // ...and every CS range that overlaps the target at all, found or not.
      for (auto& kv : g_cs_ranges) {
        const uint64_t e0 = kv.first, e1 = e0 + kv.second.guest_bytes;
        if (e0 < base + bytes && base < e1)
          std::fprintf(stderr, " OVERLAP[%#lx+%#lx img=%d dirty=%d]",
                       (unsigned long)e0, (unsigned long)kv.second.guest_bytes,
                       (int)kv.second.image_staging, (int)kv.second.gpu_dirty);
      }
      std::fprintf(stderr, "\n");
    }
  }
  const auto overlapping = DirtyRangesOverlapping(base, bytes);
  // This read is about to cost a fence wait, so pull EVERY dirty range's
  // results across on it rather than only the ones it asked for. The waits are
  // the expensive part and one covers them all; the ranges this draw does not
  // want stay dirty, but their mirrors are now current, so the flush that
  // eventually wants them needs no wait at all. Draw-at-a-time flushing was
  // ~25 waits a frame where a frame needs 2 or 3.
  if (!overlapping.empty())
    CsStageReadbacks(g_cs_ranges.begin(), g_cs_ranges.end());
  for (uint64_t dirty : overlapping) {
    auto found = g_cs_ranges.find(dirty);
    if (found != g_cs_ranges.end() && !CsRangeFlushOne(dirty, found->second)) {
      if (g_cs_failed) {
        renderer.state = nullptr;
        return false;
      }
      all_current = false;
    }
  }
  g_ns_cs_out += NowNs() - _t0;
  return all_current;
}

uint64_t CsWritebackGeneration() {
  return g_cs_writeback_gen;
}

bool CsRangeDirtyOverlapping(uint64_t base, uint64_t bytes) {
  if (g_cs_dirty_pages.empty() || !bytes)
    return false;
  // Boolean early-out, not DirtyRangesOverlapping: this runs per staging-cache
  // lookup on the draw path, and building/sorting the candidate vector there
  // costs more than the memcpy the cache hit saves for small windows.
  const uint64_t end = RangeEnd(base, bytes);
  for (uint64_t page = base >> kCsDirtyPageShift;
       page <= (end - 1) >> kCsDirtyPageShift; page++) {
    auto found = g_cs_dirty_pages.find(page);
    if (found == g_cs_dirty_pages.end())
      continue;
    for (uint64_t other : found->second) {
      auto range = g_cs_ranges.find(other);
      if (range != g_cs_ranges.end() && range->second.gpu_dirty &&
          other < end && base < RangeEnd(other, range->second.guest_bytes))
        return true;
    }
  }
  return false;
}

}  // namespace gpu::rhi
