--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml spi.twx spi.ncd -o spi.twr spi.pcf

Design file:              spi.ncd
Physical constraint file: spi.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
SPI_IN<0>      |    1.388(R)|      SLOW  |   -0.875(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_IN<1>      |    1.337(R)|      SLOW  |   -0.820(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_IN<2>      |    1.135(R)|      FAST  |   -0.593(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_IN<3>      |    0.917(R)|      FAST  |   -0.353(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<2>|    3.864(R)|      SLOW  |   -1.910(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<3>|    3.870(R)|      SLOW  |   -1.957(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<4>|    4.157(R)|      SLOW  |   -2.042(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<5>|    4.245(R)|      SLOW  |   -2.002(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARESETN  |    4.237(R)|      SLOW  |   -0.342(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID  |    4.515(R)|      SLOW  |   -0.780(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<2>|    3.630(R)|      SLOW  |   -1.733(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<3>|    3.636(R)|      SLOW  |   -1.846(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<4>|    3.540(R)|      SLOW  |   -1.701(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<5>|    3.715(R)|      SLOW  |   -1.685(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID  |    4.331(R)|      SLOW  |   -1.454(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY   |    2.272(R)|      SLOW  |   -0.688(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY   |    2.095(R)|      SLOW  |   -0.360(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<0> |    2.282(R)|      SLOW  |   -0.799(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<1> |    2.121(R)|      SLOW  |   -1.284(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<2> |    2.436(R)|      SLOW  |   -1.134(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<3> |    2.260(R)|      SLOW  |   -1.452(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<4> |    0.101(R)|      FAST  |    0.811(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<5> |    0.284(R)|      FAST  |    0.513(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<6> |    0.255(R)|      FAST  |    0.580(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<7> |    0.362(R)|      FAST  |    0.409(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID   |    3.724(R)|      SLOW  |   -1.160(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
SPI_DIR<0>    |        13.069(R)|      SLOW  |         6.343(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_DIR<1>    |        12.997(R)|      SLOW  |         6.005(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_DIR<2>    |        13.059(R)|      SLOW  |         6.184(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_DIR<3>    |        12.828(R)|      SLOW  |         5.976(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_INT       |        11.335(R)|      SLOW  |         5.322(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_LED       |         8.996(R)|      SLOW  |         5.002(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_OUT<0>    |        12.371(R)|      SLOW  |         5.584(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_OUT<1>    |        12.536(R)|      SLOW  |         5.554(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_OUT<2>    |        12.750(R)|      SLOW  |         5.809(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
SPI_OUT<3>    |         9.686(R)|      SLOW  |         5.443(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARREADY |        10.687(R)|      SLOW  |         5.179(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY |        13.153(R)|      SLOW  |         6.968(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID  |         8.728(R)|      SLOW  |         4.748(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<0>|         8.119(R)|      SLOW  |         4.386(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<1>|         8.036(R)|      SLOW  |         4.330(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<2>|         7.900(R)|      SLOW  |         4.261(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<3>|         8.441(R)|      SLOW  |         4.624(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<4>|         8.441(R)|      SLOW  |         4.624(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<5>|         8.124(R)|      SLOW  |         4.388(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<6>|         8.078(R)|      SLOW  |         4.360(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RDATA<7>|         7.943(R)|      SLOW  |         4.276(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID  |         8.701(R)|      SLOW  |         4.741(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY  |        10.667(R)|      SLOW  |         5.273(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    5.937|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 12 15:31:52 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



