/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [31:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [42:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_5z[0] ? celloutsig_0_16z : celloutsig_0_13z;
  assign celloutsig_0_3z = in_data[37] ? celloutsig_0_1z[3] : celloutsig_0_0z[4];
  assign celloutsig_0_39z = celloutsig_0_5z[4] ? celloutsig_0_23z : in_data[68];
  assign celloutsig_1_1z = celloutsig_1_0z[17] ? celloutsig_1_0z[20] : in_data[139];
  assign celloutsig_1_12z = celloutsig_1_0z[19] ? celloutsig_1_0z[20] : celloutsig_1_9z;
  assign celloutsig_1_19z = celloutsig_1_4z[1] ? celloutsig_1_5z[4] : celloutsig_1_0z[9];
  assign celloutsig_0_14z = celloutsig_0_7z ? celloutsig_0_11z[2] : celloutsig_0_13z;
  assign celloutsig_0_23z = ~(celloutsig_0_5z[0] & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z | celloutsig_0_1z[2]);
  assign celloutsig_1_5z = { celloutsig_1_0z[7], celloutsig_1_1z, celloutsig_1_4z } + celloutsig_1_2z;
  assign celloutsig_1_0z = in_data[120:100] & in_data[154:134];
  assign celloutsig_1_4z = celloutsig_1_3z[7:5] & celloutsig_1_3z[31:29];
  assign celloutsig_0_41z = { celloutsig_0_19z[23:18], celloutsig_0_18z } == { celloutsig_0_19z[14:7], celloutsig_0_39z };
  assign celloutsig_0_6z = celloutsig_0_0z[8:6] == celloutsig_0_2z[7:5];
  assign celloutsig_1_9z = { celloutsig_1_0z[15:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } >= { celloutsig_1_0z[14:6], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_3z[5:1], celloutsig_1_1z } >= { celloutsig_1_15z[6:2], celloutsig_1_12z };
  assign celloutsig_1_7z = ! celloutsig_1_0z[17:6];
  assign celloutsig_0_7z = celloutsig_0_2z || { celloutsig_0_1z[6:3], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[159:117] % { 1'h1, in_data[141:100] };
  assign celloutsig_0_4z = celloutsig_0_1z[3:1] % { 1'h1, celloutsig_0_1z[2], in_data[0] };
  assign celloutsig_0_1z = { in_data[21:19], celloutsig_0_0z } % { 1'h1, in_data[29:28], celloutsig_0_0z[8:1], in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_12z[5:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z } % { 1'h1, in_data[20:3], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_5z[0], celloutsig_1_5z } * { in_data[158], celloutsig_1_5z };
  assign celloutsig_0_5z = in_data[55:49] * celloutsig_0_2z[7:1];
  assign celloutsig_1_2z = ~ { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_0_11z = ~ { celloutsig_0_9z[7:5], celloutsig_0_7z };
  assign celloutsig_0_17z = ~ { celloutsig_0_0z[3:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_42z = & { celloutsig_0_36z, celloutsig_0_20z[11], celloutsig_0_14z };
  assign celloutsig_1_14z = & { celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_2z[7] & celloutsig_0_1z[0];
  assign celloutsig_0_10z = ~^ { celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_5z[4], celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z[13:12], celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_0z[7:0] >> celloutsig_0_1z[8:1];
  assign celloutsig_0_12z = { celloutsig_0_2z[1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z } <<< { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_18z = in_data[70:68] <<< celloutsig_0_2z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_8z } <<< { celloutsig_0_0z[6:4], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_15z = in_data[110:103] >>> { celloutsig_1_11z[5:1], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z[3:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z } ^ { celloutsig_0_2z[1:0], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[70:62];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
