## RISC Processor

- A 32-bit RISC processor to with a self designed Instruction Set Architecture.



Genus schematic :

<img width="1920" height="1080" alt="Screenshot 2025-09-29 174551" src="https://github.com/user-attachments/assets/70364df7-7ad7-4548-8561-20fef1865984" />

Innovus GDSII file: 

<img width="1920" height="1080" alt="Screenshot 2025-10-28 164610" src="https://github.com/user-attachments/assets/3b01d55a-d6ad-48ad-b0bb-3055ef0b63ef" />
