{
	"author": ["Daniel Thiele", "Philip Axer", "Rolf Ernst"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2015",
	"dblpkey": "conf/dac/ThieleAE15",
	"doi": "10.1145/2744769.2744854",
	"ee": "http://doi.acm.org/10.1145/2744769.2744854",
	"pages": "41:1-41:6",
	"publisher": "ACM",
	"tag": ["analysis", "scheduling"],
	"title": "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling",
	"type": "inproceedings",
	"year": 2015
}