{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449092573064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449092573064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 16:42:52 2015 " "Processing started: Wed Dec 02 16:42:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449092573064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449092573064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449092573064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449092573422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller/PS2_Controller.v" "" { Text "W:/project/PS2_Controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/project/PS2_Controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/project/PS2_Controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequence_datapath.v(27) " "Verilog HDL information at sequence_datapath.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092580754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_datapath.v 10 10 " "Found 10 design units, including 10 entities, in source file sequence_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_datapath " "Found entity 1: sequence_datapath" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequenceReg " "Found entity 2: sequenceReg" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "3 readOut3bit " "Found entity 3: readOut3bit" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "4 generateRandoms " "Found entity 4: generateRandoms" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftReg " "Found entity 5: shiftReg" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder7segment " "Found entity 6: decoder7segment" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "7 lfsr_6bit " "Found entity 7: lfsr_6bit" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "8 randomGenerate " "Found entity 8: randomGenerate" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2to1 " "Found entity 9: mux2to1" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux5to1 " "Found entity 10: mux5to1" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter15Bit " "Found entity 1: counter15Bit" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataPath.v(201) " "Verilog HDL information at dataPath.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataPath.v(232) " "Verilog HDL information at dataPath.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "black Black dataPath.v(223) " "Verilog HDL Declaration information at dataPath.v(223): object \"black\" differs only in case from object \"Black\" in the same scope" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 10 10 " "Found 10 design units, including 10 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiStorage8Bit " "Found entity 2: multiStorage8Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiStorage7Bit " "Found entity 3: multiStorage7Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter4Bit " "Found entity 4: counter4Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter4Bit_sp " "Found entity 5: counter4Bit_sp" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg8Bit " "Found entity 6: reg8Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "7 reg7Bit " "Found entity 7: reg7Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "8 reg3Bit " "Found entity 8: reg3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux5to1_3Bit " "Found entity 9: mux5to1_3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux6to1_3Bit " "Found entity 10: mux6to1_3Bit" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(216) " "Verilog HDL warning at controlPath.v(216): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(241) " "Verilog HDL warning at controlPath.v(241): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(265) " "Verilog HDL warning at controlPath.v(265): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(280) " "Verilog HDL warning at controlPath.v(280): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 280 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(289) " "Verilog HDL warning at controlPath.v(289): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(313) " "Verilog HDL warning at controlPath.v(313): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(328) " "Verilog HDL warning at controlPath.v(328): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(337) " "Verilog HDL warning at controlPath.v(337): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(352) " "Verilog HDL warning at controlPath.v(352): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(361) " "Verilog HDL warning at controlPath.v(361): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 361 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(376) " "Verilog HDL warning at controlPath.v(376): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(385) " "Verilog HDL warning at controlPath.v(385): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(400) " "Verilog HDL warning at controlPath.v(400): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(409) " "Verilog HDL warning at controlPath.v(409): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(433) " "Verilog HDL warning at controlPath.v(433): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(457) " "Verilog HDL warning at controlPath.v(457): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 457 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(471) " "Verilog HDL warning at controlPath.v(471): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 471 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(481) " "Verilog HDL warning at controlPath.v(481): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 481 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(497) " "Verilog HDL warning at controlPath.v(497): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(531) " "Verilog HDL warning at controlPath.v(531): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 531 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(550) " "Verilog HDL warning at controlPath.v(550): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 550 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(571) " "Verilog HDL warning at controlPath.v(571): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 571 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(586) " "Verilog HDL warning at controlPath.v(586): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 586 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(596) " "Verilog HDL warning at controlPath.v(596): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 596 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(623) " "Verilog HDL warning at controlPath.v(623): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 623 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(637) " "Verilog HDL warning at controlPath.v(637): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(639) " "Verilog HDL warning at controlPath.v(639): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 639 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(647) " "Verilog HDL warning at controlPath.v(647): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 647 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(661) " "Verilog HDL warning at controlPath.v(661): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 661 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(663) " "Verilog HDL warning at controlPath.v(663): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 663 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(671) " "Verilog HDL warning at controlPath.v(671): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 671 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(685) " "Verilog HDL warning at controlPath.v(685): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 685 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(687) " "Verilog HDL warning at controlPath.v(687): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 687 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlPath.v(695) " "Verilog HDL warning at controlPath.v(695): extended using \"x\" or \"z\"" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 695 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlPath " "Found entity 1: controlPath" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fill.v(29) " "Verilog HDL Declaration information at fill.v(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fill.v" "" { Text "W:/project/fill.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill.v 1 1 " "Found 1 design units, including 1 entities, in source file fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "fill.v" "" { Text "W:/project/fill.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamescreen.v 1 1 " "Found 1 design units, including 1 entities, in source file gamescreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamescreen " "Found entity 1: gamescreen" {  } { { "gamescreen.v" "" { Text "W:/project/gamescreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixelratedivider.v(18) " "Verilog HDL information at pixelratedivider.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelratedivider.v 5 5 " "Found 5 design units, including 5 entities, in source file pixelratedivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelRateDivider " "Found entity 1: pixelRateDivider" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkCounter " "Found entity 2: clkCounter" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterToFive " "Found entity 3: counterToFive" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""} { "Info" "ISGN_ENTITY_NAME" "4 checkLight " "Found entity 4: checkLight" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""} { "Info" "ISGN_ENTITY_NAME" "5 hexDisplay " "Found entity 5: hexDisplay" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file aluaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluAddress " "Found entity 1: aluAddress" {  } { { "aluAddress.v" "" { Text "W:/project/aluAddress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 startscreen " "Found entity 1: startscreen" {  } { { "startscreen.v" "" { Text "W:/project/startscreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.v 1 1 " "Found 1 design units, including 1 entities, in source file win.v" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.v" "" { Text "W:/project/win.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lose.v 1 1 " "Found 1 design units, including 1 entities, in source file lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 lose " "Found entity 1: lose" {  } { { "lose.v" "" { Text "W:/project/lose.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inputdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputDecoder " "Found entity 1: inputDecoder" {  } { { "inputDecoder.v" "" { Text "W:/project/inputDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifyans.v 1 1 " "Found 1 design units, including 1 entities, in source file verifyans.v" { { "Info" "ISGN_ENTITY_NAME" "1 verifyAns " "Found entity 1: verifyAns" {  } { { "verifyAns.v" "" { Text "W:/project/verifyAns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2color fill.v(106) " "Verilog HDL Implicit Net warning at fill.v(106): created implicit net for \"sel2color\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092580817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_game " "Elaborating entity \"memory_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449092581098 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..5\] fill.v(28) " "Output port \"LEDR\[8..5\]\" at fill.v(28) has no driver" {  } { { "fill.v" "" { Text "W:/project/fill.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449092581098 "|memory_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "fill.v" "PS2" { Text "W:/project/fill.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller/PS2_Controller.v" "PS2_Data_In" { Text "W:/project/PS2_Controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller/PS2_Controller.v" "PS2_Command_Out" { Text "W:/project/PS2_Controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill.v" "VGA" { Text "W:/project/fill.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE game.mif " "Parameter \"INIT_FILE\" = \"game.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581207 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3m1 " "Found entity 1: altsyncram_j3m1" {  } { { "db/altsyncram_j3m1.tdf" "" { Text "W:/project/db/altsyncram_j3m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated " "Elaborating entity \"altsyncram_j3m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_j3m1.tdf" "decode2" { Text "W:/project/db/altsyncram_j3m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/project/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_j3m1.tdf" "rden_decode_b" { Text "W:/project/db/altsyncram_j3m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "W:/project/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j3m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_j3m1.tdf" "mux3" { Text "W:/project/db/altsyncram_j3m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581394 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/project/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelRateDivider pixelRateDivider:prd1 " "Elaborating entity \"pixelRateDivider\" for hierarchy \"pixelRateDivider:prd1\"" {  } { { "fill.v" "prd1" { Text "W:/project/fill.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkCounter pixelRateDivider:prd1\|clkCounter:cC " "Elaborating entity \"clkCounter\" for hierarchy \"pixelRateDivider:prd1\|clkCounter:cC\"" {  } { { "pixelratedivider.v" "cC" { Text "W:/project/pixelratedivider.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 pixelratedivider.v(33) " "Verilog HDL assignment warning at pixelratedivider.v(33): truncated value with size 32 to match size of target (30)" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092581472 "|memory_game|pixelRateDivider:prd1|clkCounter:cC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkLight pixelRateDivider:prd1\|checkLight:cL " "Elaborating entity \"checkLight\" for hierarchy \"pixelRateDivider:prd1\|checkLight:cL\"" {  } { { "pixelratedivider.v" "cL" { Text "W:/project/pixelratedivider.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterToFive counterToFive:ctf " "Elaborating entity \"counterToFive\" for hierarchy \"counterToFive:ctf\"" {  } { { "fill.v" "ctf" { Text "W:/project/fill.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pixelratedivider.v(60) " "Verilog HDL assignment warning at pixelratedivider.v(60): truncated value with size 32 to match size of target (4)" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092581534 "|memory_game|counterToFive:ctf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomGenerate randomGenerate:rg " "Elaborating entity \"randomGenerate\" for hierarchy \"randomGenerate:rg\"" {  } { { "fill.v" "rg" { Text "W:/project/fill.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequence_datapath.v(158) " "Verilog HDL assignment warning at sequence_datapath.v(158): truncated value with size 32 to match size of target (4)" {  } { { "sequence_datapath.v" "" { Text "W:/project/sequence_datapath.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092581550 "|memory_game|randomGenerate:rg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_6bit randomGenerate:rg\|lfsr_6bit:lfsr1 " "Elaborating entity \"lfsr_6bit\" for hierarchy \"randomGenerate:rg\|lfsr_6bit:lfsr1\"" {  } { { "sequence_datapath.v" "lfsr1" { Text "W:/project/sequence_datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:muxColor1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:muxColor1\"" {  } { { "fill.v" "muxColor1" { Text "W:/project/fill.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 mux5to1:muxColor2 " "Elaborating entity \"mux5to1\" for hierarchy \"mux5to1:muxColor2\"" {  } { { "fill.v" "muxColor2" { Text "W:/project/fill.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:hex0 " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:hex0\"" {  } { { "fill.v" "hex0" { Text "W:/project/fill.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:c1 " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:c1\"" {  } { { "fill.v" "c1" { Text "W:/project/fill.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581581 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlPath.v(200) " "Verilog HDL Case Statement information at controlPath.v(200): all case item expressions in this case statement are onehot" {  } { { "controlPath.v" "" { Text "W:/project/controlPath.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449092581644 "|memory_game|controlPath:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:d1 " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:d1\"" {  } { { "fill.v" "d1" { Text "W:/project/fill.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamescreen dataPath:d1\|gamescreen:mif1 " "Elaborating entity \"gamescreen\" for hierarchy \"dataPath:d1\|gamescreen:mif1\"" {  } { { "dataPath.v" "mif1" { Text "W:/project/dataPath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component\"" {  } { { "gamescreen.v" "altsyncram_component" { Text "W:/project/gamescreen.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component\"" {  } { { "gamescreen.v" "" { Text "W:/project/gamescreen.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../game.mif " "Parameter \"init_file\" = \"../game.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581675 ""}  } { { "gamescreen.v" "" { Text "W:/project/gamescreen.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_don1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_don1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_don1 " "Found entity 1: altsyncram_don1" {  } { { "db/altsyncram_don1.tdf" "" { Text "W:/project/db/altsyncram_don1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_don1 dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component\|altsyncram_don1:auto_generated " "Elaborating entity \"altsyncram_don1\" for hierarchy \"dataPath:d1\|gamescreen:mif1\|altsyncram:altsyncram_component\|altsyncram_don1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startscreen dataPath:d1\|startscreen:mif2 " "Elaborating entity \"startscreen\" for hierarchy \"dataPath:d1\|startscreen:mif2\"" {  } { { "dataPath.v" "mif2" { Text "W:/project/dataPath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component\"" {  } { { "startscreen.v" "altsyncram_component" { Text "W:/project/startscreen.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component\"" {  } { { "startscreen.v" "" { Text "W:/project/startscreen.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file start.mif " "Parameter \"init_file\" = \"start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8050 " "Parameter \"numwords_a\" = \"8050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581753 ""}  } { { "startscreen.v" "" { Text "W:/project/startscreen.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nn1 " "Found entity 1: altsyncram_5nn1" {  } { { "db/altsyncram_5nn1.tdf" "" { Text "W:/project/db/altsyncram_5nn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nn1 dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component\|altsyncram_5nn1:auto_generated " "Elaborating entity \"altsyncram_5nn1\" for hierarchy \"dataPath:d1\|startscreen:mif2\|altsyncram:altsyncram_component\|altsyncram_5nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win dataPath:d1\|win:mif3 " "Elaborating entity \"win\" for hierarchy \"dataPath:d1\|win:mif3\"" {  } { { "dataPath.v" "mif3" { Text "W:/project/dataPath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:d1\|win:mif3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:d1\|win:mif3\|altsyncram:altsyncram_component\"" {  } { { "win.v" "altsyncram_component" { Text "W:/project/win.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:d1\|win:mif3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:d1\|win:mif3\|altsyncram:altsyncram_component\"" {  } { { "win.v" "" { Text "W:/project/win.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:d1\|win:mif3\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:d1\|win:mif3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file win.mif " "Parameter \"init_file\" = \"win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8050 " "Parameter \"numwords_a\" = \"8050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581815 ""}  } { { "win.v" "" { Text "W:/project/win.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gn1 " "Found entity 1: altsyncram_5gn1" {  } { { "db/altsyncram_5gn1.tdf" "" { Text "W:/project/db/altsyncram_5gn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5gn1 dataPath:d1\|win:mif3\|altsyncram:altsyncram_component\|altsyncram_5gn1:auto_generated " "Elaborating entity \"altsyncram_5gn1\" for hierarchy \"dataPath:d1\|win:mif3\|altsyncram:altsyncram_component\|altsyncram_5gn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581862 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "8050 8050 8050 10 " "8050 out of 8050 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8050 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7935 " "Memory Initialization File address 7935 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7936 " "Memory Initialization File address 7936 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7937 " "Memory Initialization File address 7937 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7938 " "Memory Initialization File address 7938 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7939 " "Memory Initialization File address 7939 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7940 " "Memory Initialization File address 7940 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7941 " "Memory Initialization File address 7941 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7942 " "Memory Initialization File address 7942 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7943 " "Memory Initialization File address 7943 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7944 " "Memory Initialization File address 7944 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092581893 ""}  } { { "W:/project/win.mif" "" { Text "W:/project/win.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1449092581893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose dataPath:d1\|lose:mif4 " "Elaborating entity \"lose\" for hierarchy \"dataPath:d1\|lose:mif4\"" {  } { { "dataPath.v" "mif4" { Text "W:/project/dataPath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component\"" {  } { { "lose.v" "altsyncram_component" { Text "W:/project/lose.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component\"" {  } { { "lose.v" "" { Text "W:/project/lose.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lose.mif " "Parameter \"init_file\" = \"lose.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8050 " "Parameter \"numwords_a\" = \"8050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581956 ""}  } { { "lose.v" "" { Text "W:/project/lose.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092581956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajn1 " "Found entity 1: altsyncram_ajn1" {  } { { "db/altsyncram_ajn1.tdf" "" { Text "W:/project/db/altsyncram_ajn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092581987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092581987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajn1 dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component\|altsyncram_ajn1:auto_generated " "Elaborating entity \"altsyncram_ajn1\" for hierarchy \"dataPath:d1\|lose:mif4\|altsyncram:altsyncram_component\|altsyncram_ajn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092581987 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "8050 8050 8050 10 " "8050 out of 8050 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8050 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7935 " "Memory Initialization File address 7935 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7936 " "Memory Initialization File address 7936 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7937 " "Memory Initialization File address 7937 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7938 " "Memory Initialization File address 7938 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7939 " "Memory Initialization File address 7939 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7940 " "Memory Initialization File address 7940 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7941 " "Memory Initialization File address 7941 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7942 " "Memory Initialization File address 7942 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7943 " "Memory Initialization File address 7943 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7944 " "Memory Initialization File address 7944 is reinitialized" {  } { { "" "" { Text "W:/project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1449092582018 ""}  } { { "W:/project/lose.mif" "" { Text "W:/project/lose.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1449092582018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_datapath dataPath:d1\|sequence_datapath:dataRG " "Elaborating entity \"sequence_datapath\" for hierarchy \"dataPath:d1\|sequence_datapath:dataRG\"" {  } { { "dataPath.v" "dataRG" { Text "W:/project/dataPath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generateRandoms dataPath:d1\|sequence_datapath:dataRG\|generateRandoms:randoms " "Elaborating entity \"generateRandoms\" for hierarchy \"dataPath:d1\|sequence_datapath:dataRG\|generateRandoms:randoms\"" {  } { { "sequence_datapath.v" "randoms" { Text "W:/project/sequence_datapath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg dataPath:d1\|sequence_datapath:dataRG\|generateRandoms:randoms\|shiftReg:SR1 " "Elaborating entity \"shiftReg\" for hierarchy \"dataPath:d1\|sequence_datapath:dataRG\|generateRandoms:randoms\|shiftReg:SR1\"" {  } { { "sequence_datapath.v" "SR1" { Text "W:/project/sequence_datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceReg dataPath:d1\|sequence_datapath:dataRG\|sequenceReg:sequenceReg1 " "Elaborating entity \"sequenceReg\" for hierarchy \"dataPath:d1\|sequence_datapath:dataRG\|sequenceReg:sequenceReg1\"" {  } { { "sequence_datapath.v" "sequenceReg1" { Text "W:/project/sequence_datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readOut3bit dataPath:d1\|sequence_datapath:dataRG\|readOut3bit:read1 " "Elaborating entity \"readOut3bit\" for hierarchy \"dataPath:d1\|sequence_datapath:dataRG\|readOut3bit:read1\"" {  } { { "sequence_datapath.v" "read1" { Text "W:/project/sequence_datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4Bit dataPath:d1\|counter4Bit:counterRG " "Elaborating entity \"counter4Bit\" for hierarchy \"dataPath:d1\|counter4Bit:counterRG\"" {  } { { "dataPath.v" "counterRG" { Text "W:/project/dataPath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dataPath.v(137) " "Verilog HDL assignment warning at dataPath.v(137): truncated value with size 32 to match size of target (4)" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582112 "|memory_game|dataPath:d1|counter4Bit:counterRG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputDecoder dataPath:d1\|inputDecoder:colorDecoder " "Elaborating entity \"inputDecoder\" for hierarchy \"dataPath:d1\|inputDecoder:colorDecoder\"" {  } { { "dataPath.v" "colorDecoder" { Text "W:/project/dataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3Bit dataPath:d1\|reg3Bit:regAns1 " "Elaborating entity \"reg3Bit\" for hierarchy \"dataPath:d1\|reg3Bit:regAns1\"" {  } { { "dataPath.v" "regAns1" { Text "W:/project/dataPath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1_3Bit dataPath:d1\|mux5to1_3Bit:mux1 " "Elaborating entity \"mux5to1_3Bit\" for hierarchy \"dataPath:d1\|mux5to1_3Bit:mux1\"" {  } { { "dataPath.v" "mux1" { Text "W:/project/dataPath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verifyAns dataPath:d1\|verifyAns:v1 " "Elaborating entity \"verifyAns\" for hierarchy \"dataPath:d1\|verifyAns:v1\"" {  } { { "dataPath.v" "v1" { Text "W:/project/dataPath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 verifyAns.v(4) " "Verilog HDL assignment warning at verifyAns.v(4): truncated value with size 32 to match size of target (1)" {  } { { "verifyAns.v" "" { Text "W:/project/verifyAns.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582127 "|memory_game|dataPath:d1|verifyAns:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4Bit_sp dataPath:d1\|counter4Bit_sp:counterReadRandom " "Elaborating entity \"counter4Bit_sp\" for hierarchy \"dataPath:d1\|counter4Bit_sp:counterReadRandom\"" {  } { { "dataPath.v" "counterReadRandom" { Text "W:/project/dataPath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dataPath.v(150) " "Verilog HDL assignment warning at dataPath.v(150): truncated value with size 32 to match size of target (4)" {  } { { "dataPath.v" "" { Text "W:/project/dataPath.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582127 "|memory_game|dataPath:d1|counter4Bit_sp:counterReadRandom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiStorage8Bit dataPath:d1\|multiStorage8Bit:regx " "Elaborating entity \"multiStorage8Bit\" for hierarchy \"dataPath:d1\|multiStorage8Bit:regx\"" {  } { { "dataPath.v" "regx" { Text "W:/project/dataPath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiStorage7Bit dataPath:d1\|multiStorage7Bit:regy " "Elaborating entity \"multiStorage7Bit\" for hierarchy \"dataPath:d1\|multiStorage7Bit:regy\"" {  } { { "dataPath.v" "regy" { Text "W:/project/dataPath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter15Bit dataPath:d1\|counter15Bit:counter1 " "Elaborating entity \"counter15Bit\" for hierarchy \"dataPath:d1\|counter15Bit:counter1\"" {  } { { "dataPath.v" "counter1" { Text "W:/project/dataPath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582143 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "counter15Bit.v(14) " "Verilog HDL Case Statement warning at counter15Bit.v(14): incomplete case statement has no default case item" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xLimit counter15Bit.v(14) " "Verilog HDL Always Construct warning at counter15Bit.v(14): inferring latch(es) for variable \"xLimit\", which holds its previous value in one or more paths through the always construct" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xmLimit counter15Bit.v(14) " "Verilog HDL Always Construct warning at counter15Bit.v(14): inferring latch(es) for variable \"xmLimit\", which holds its previous value in one or more paths through the always construct" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter15Bit.v(35) " "Verilog HDL assignment warning at counter15Bit.v(35): truncated value with size 32 to match size of target (15)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 counter15Bit.v(42) " "Verilog HDL assignment warning at counter15Bit.v(42): truncated value with size 15 to match size of target (8)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter15Bit.v(51) " "Verilog HDL assignment warning at counter15Bit.v(51): truncated value with size 32 to match size of target (7)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[0\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[0\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[1\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[1\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[2\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[2\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[3\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[3\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[4\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[4\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[5\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[5\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[6\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[6\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xmLimit\[7\] counter15Bit.v(14) " "Inferred latch for \"xmLimit\[7\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[0\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[0\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[1\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[1\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[2\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[2\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[3\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[3\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[4\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[4\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[5\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[5\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[6\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[6\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xLimit\[7\] counter15Bit.v(14) " "Inferred latch for \"xLimit\[7\]\" at counter15Bit.v(14)" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449092582158 "|memory_game|dataPath:d1|counter15Bit:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluAddress dataPath:d1\|aluAddress:alu1 " "Elaborating entity \"aluAddress\" for hierarchy \"dataPath:d1\|aluAddress:alu1\"" {  } { { "dataPath.v" "alu1" { Text "W:/project/dataPath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1_3Bit dataPath:d1\|mux6to1_3Bit:mux2 " "Elaborating entity \"mux6to1_3Bit\" for hierarchy \"dataPath:d1\|mux6to1_3Bit:mux2\"" {  } { { "dataPath.v" "mux2" { Text "W:/project/dataPath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582158 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pixelRateDivider:prd1\|clkCounter:cC\|Mux0 " "Found clock multiplexer pixelRateDivider:prd1\|clkCounter:cC\|Mux0" {  } { { "pixelratedivider.v" "" { Text "W:/project/pixelratedivider.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1449092582611 "|memory_game|pixelRateDivider:prd1|clkCounter:cC|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1449092582611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[7\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[7\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[6\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[6\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[5\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[5\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[4\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[4\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[2\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[2\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[1\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[1\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xLimit\[0\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xLimit\[0\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[7\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[7\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[6\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[6\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[5\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[5\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[3\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[3\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[2\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[2\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[1\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[1\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataPath:d1\|counter15Bit:counter1\|xmLimit\[0\] " "LATCH primitive \"dataPath:d1\|counter15Bit:counter1\|xmLimit\[0\]\" is permanently enabled" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1449092582814 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dataPath:d1\|counter15Bit:counter1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dataPath:d1\|counter15Bit:counter1\|Mod0\"" {  } { { "counter15Bit.v" "Mod0" { Text "W:/project/counter15Bit.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092582907 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449092582907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:d1\|counter15Bit:counter1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dataPath:d1\|counter15Bit:counter1\|lpm_divide:Mod0\"" {  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092582938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:d1\|counter15Bit:counter1\|lpm_divide:Mod0 " "Instantiated megafunction \"dataPath:d1\|counter15Bit:counter1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449092582938 ""}  } { { "counter15Bit.v" "" { Text "W:/project/counter15Bit.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449092582938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "W:/project/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092582985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092582985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "W:/project/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092582985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092582985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "W:/project/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449092583001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449092583001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449092583188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fill.v" "" { Text "W:/project/fill.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449092583453 "|memory_game|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fill.v" "" { Text "W:/project/fill.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449092583453 "|memory_game|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fill.v" "" { Text "W:/project/fill.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449092583453 "|memory_game|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fill.v" "" { Text "W:/project/fill.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449092583453 "|memory_game|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill.v" "" { Text "W:/project/fill.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449092583453 "|memory_game|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449092583453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449092583547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449092583937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/project/output_files/memory_game.map.smsg " "Generated suppressed messages file W:/project/output_files/memory_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449092584046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449092584358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092584358 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449092584452 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/project/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449092584452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092584545 "|memory_game|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092584545 "|memory_game|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092584545 "|memory_game|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill.v" "" { Text "W:/project/fill.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449092584545 "|memory_game|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449092584545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "851 " "Implemented 851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449092584545 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449092584545 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449092584545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "719 " "Implemented 719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449092584545 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449092584545 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449092584545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449092584545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449092584639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 16:43:04 2015 " "Processing ended: Wed Dec 02 16:43:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449092584639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449092584639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449092584639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449092584639 ""}
