INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.ip_user_files/bd/block_correction/ip/block_correction_Controller_0_0/sim/block_correction_Controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction_Controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.ip_user_files/bd/block_correction/ip/block_correction_calc_parity_0_0/sim/block_correction_calc_parity_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction_calc_parity_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.ip_user_files/bd/block_correction/ip/block_correction_find_error_0_0/sim/block_correction_find_error_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction_find_error_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.ip_user_files/bd/block_correction/ip/block_correction_correct_error_0_0/sim/block_correction_correct_error_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction_correct_error_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.ip_user_files/bd/block_correction/sim/block_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.gen/sources_1/bd/block_correction/hdl/block_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_correction_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.sim/sim_blockcorrection/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
