entity Testbench is
end Testbench;

architecture tb of Testbench is
	signal x, y : bit;  -- inputs 
	signal sum, carry : bit;  -- outputs
	
	component HalfAdder is
		port(A, B: in bit; S, C: out bit);
	end component;
	
begin
    -- Connecting test bench signals with HalfAdder.vhd
	dut_instance: HalfAdder
	port map (A => x, B => y, S => sum, C => carry);

	process-- inputs
	begin 
		x <= '0';
		y <= '0';
		wait for 5 ns;

		x <= '0';
		y <= '1';
		wait for 5 ns;

		x <= '1';
		y <= '0';
		wait for 5 ns;

		x <= '1';
		y <= '1';
		wait for 5 ns;
	end process;
end tb ;