   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"misc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_PriorityGroupConfig,"ax",%progbits
  16              		.align	1
  17              		.global	NVIC_PriorityGroupConfig
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NVIC_PriorityGroupConfig:
  24              	.LFB63:
  25              		.file 1 "../system/src/stm32f1-stdperiph/misc.c"
   1:../system/src/stm32f1-stdperiph/misc.c **** /**
   2:../system/src/stm32f1-stdperiph/misc.c ****   ******************************************************************************
   3:../system/src/stm32f1-stdperiph/misc.c ****   * @file    misc.c
   4:../system/src/stm32f1-stdperiph/misc.c ****   * @author  MCD Application Team
   5:../system/src/stm32f1-stdperiph/misc.c ****   * @version V3.5.0
   6:../system/src/stm32f1-stdperiph/misc.c ****   * @date    11-March-2011
   7:../system/src/stm32f1-stdperiph/misc.c ****   * @brief   This file provides all the miscellaneous firmware functions (add-on
   8:../system/src/stm32f1-stdperiph/misc.c ****   *          to CMSIS functions).
   9:../system/src/stm32f1-stdperiph/misc.c ****   ******************************************************************************
  10:../system/src/stm32f1-stdperiph/misc.c ****   * @attention
  11:../system/src/stm32f1-stdperiph/misc.c ****   *
  12:../system/src/stm32f1-stdperiph/misc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  13:../system/src/stm32f1-stdperiph/misc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  14:../system/src/stm32f1-stdperiph/misc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  15:../system/src/stm32f1-stdperiph/misc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  16:../system/src/stm32f1-stdperiph/misc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  17:../system/src/stm32f1-stdperiph/misc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  18:../system/src/stm32f1-stdperiph/misc.c ****   *
  19:../system/src/stm32f1-stdperiph/misc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  20:../system/src/stm32f1-stdperiph/misc.c ****   ******************************************************************************
  21:../system/src/stm32f1-stdperiph/misc.c ****   */
  22:../system/src/stm32f1-stdperiph/misc.c **** 
  23:../system/src/stm32f1-stdperiph/misc.c **** /* Includes ------------------------------------------------------------------*/
  24:../system/src/stm32f1-stdperiph/misc.c **** #include "misc.h"
  25:../system/src/stm32f1-stdperiph/misc.c **** 
  26:../system/src/stm32f1-stdperiph/misc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  28:../system/src/stm32f1-stdperiph/misc.c ****   */
  29:../system/src/stm32f1-stdperiph/misc.c **** 
  30:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC 
  31:../system/src/stm32f1-stdperiph/misc.c ****   * @brief MISC driver modules
  32:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  33:../system/src/stm32f1-stdperiph/misc.c ****   */
  34:../system/src/stm32f1-stdperiph/misc.c **** 
  35:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_TypesDefinitions
  36:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  37:../system/src/stm32f1-stdperiph/misc.c ****   */
  38:../system/src/stm32f1-stdperiph/misc.c **** 
  39:../system/src/stm32f1-stdperiph/misc.c **** /**
  40:../system/src/stm32f1-stdperiph/misc.c ****   * @}
  41:../system/src/stm32f1-stdperiph/misc.c ****   */ 
  42:../system/src/stm32f1-stdperiph/misc.c **** 
  43:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_Defines
  44:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  45:../system/src/stm32f1-stdperiph/misc.c ****   */
  46:../system/src/stm32f1-stdperiph/misc.c **** 
  47:../system/src/stm32f1-stdperiph/misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  48:../system/src/stm32f1-stdperiph/misc.c **** /**
  49:../system/src/stm32f1-stdperiph/misc.c ****   * @}
  50:../system/src/stm32f1-stdperiph/misc.c ****   */
  51:../system/src/stm32f1-stdperiph/misc.c **** 
  52:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_Macros
  53:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  54:../system/src/stm32f1-stdperiph/misc.c ****   */
  55:../system/src/stm32f1-stdperiph/misc.c **** 
  56:../system/src/stm32f1-stdperiph/misc.c **** /**
  57:../system/src/stm32f1-stdperiph/misc.c ****   * @}
  58:../system/src/stm32f1-stdperiph/misc.c ****   */
  59:../system/src/stm32f1-stdperiph/misc.c **** 
  60:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_Variables
  61:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  62:../system/src/stm32f1-stdperiph/misc.c ****   */
  63:../system/src/stm32f1-stdperiph/misc.c **** 
  64:../system/src/stm32f1-stdperiph/misc.c **** /**
  65:../system/src/stm32f1-stdperiph/misc.c ****   * @}
  66:../system/src/stm32f1-stdperiph/misc.c ****   */
  67:../system/src/stm32f1-stdperiph/misc.c **** 
  68:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_FunctionPrototypes
  69:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  70:../system/src/stm32f1-stdperiph/misc.c ****   */
  71:../system/src/stm32f1-stdperiph/misc.c **** 
  72:../system/src/stm32f1-stdperiph/misc.c **** /**
  73:../system/src/stm32f1-stdperiph/misc.c ****   * @}
  74:../system/src/stm32f1-stdperiph/misc.c ****   */
  75:../system/src/stm32f1-stdperiph/misc.c **** 
  76:../system/src/stm32f1-stdperiph/misc.c **** /** @defgroup MISC_Private_Functions
  77:../system/src/stm32f1-stdperiph/misc.c ****   * @{
  78:../system/src/stm32f1-stdperiph/misc.c ****   */
  79:../system/src/stm32f1-stdperiph/misc.c **** 
  80:../system/src/stm32f1-stdperiph/misc.c **** /**
  81:../system/src/stm32f1-stdperiph/misc.c ****   * @brief  Configures the priority grouping: pre-emption priority and subpriority.
  82:../system/src/stm32f1-stdperiph/misc.c ****   * @param  NVIC_PriorityGroup: specifies the priority grouping bits length. 
  83:../system/src/stm32f1-stdperiph/misc.c ****   *   This parameter can be one of the following values:
  84:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority
  85:../system/src/stm32f1-stdperiph/misc.c ****   *                                4 bits for subpriority
  86:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority
  87:../system/src/stm32f1-stdperiph/misc.c ****   *                                3 bits for subpriority
  88:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority
  89:../system/src/stm32f1-stdperiph/misc.c ****   *                                2 bits for subpriority
  90:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority
  91:../system/src/stm32f1-stdperiph/misc.c ****   *                                1 bits for subpriority
  92:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  93:../system/src/stm32f1-stdperiph/misc.c ****   *                                0 bits for subpriority
  94:../system/src/stm32f1-stdperiph/misc.c ****   * @retval None
  95:../system/src/stm32f1-stdperiph/misc.c ****   */
  96:../system/src/stm32f1-stdperiph/misc.c **** void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
  97:../system/src/stm32f1-stdperiph/misc.c **** {
  26              		.loc 1 97 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
  98:../system/src/stm32f1-stdperiph/misc.c ****   /* Check the parameters */
  99:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 100:../system/src/stm32f1-stdperiph/misc.c ****   
 101:../system/src/stm32f1-stdperiph/misc.c ****   /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
 102:../system/src/stm32f1-stdperiph/misc.c ****   SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
  32              		.loc 1 102 0
  33 0000 40F0BF60 		orr	r0, r0, #100139008
  34              	.LVL1:
  35 0004 40F40030 		orr	r0, r0, #131072
  36 0008 014B     		ldr	r3, .L2
  37 000a D860     		str	r0, [r3, #12]
 103:../system/src/stm32f1-stdperiph/misc.c **** }
  38              		.loc 1 103 0
  39 000c 7047     		bx	lr
  40              	.L3:
  41 000e 00BF     		.align	2
  42              	.L2:
  43 0010 00ED00E0 		.word	-536810240
  44              		.cfi_endproc
  45              	.LFE63:
  47              		.section	.text.NVIC_Init,"ax",%progbits
  48              		.align	1
  49              		.global	NVIC_Init
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  53              		.fpu softvfp
  55              	NVIC_Init:
  56              	.LFB64:
 104:../system/src/stm32f1-stdperiph/misc.c **** 
 105:../system/src/stm32f1-stdperiph/misc.c **** /**
 106:../system/src/stm32f1-stdperiph/misc.c ****   * @brief  Initializes the NVIC peripheral according to the specified
 107:../system/src/stm32f1-stdperiph/misc.c ****   *         parameters in the NVIC_InitStruct.
 108:../system/src/stm32f1-stdperiph/misc.c ****   * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
 109:../system/src/stm32f1-stdperiph/misc.c ****   *         the configuration information for the specified NVIC peripheral.
 110:../system/src/stm32f1-stdperiph/misc.c ****   * @retval None
 111:../system/src/stm32f1-stdperiph/misc.c ****   */
 112:../system/src/stm32f1-stdperiph/misc.c **** void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
 113:../system/src/stm32f1-stdperiph/misc.c **** {
  57              		.loc 1 113 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62              	.LVL2:
 114:../system/src/stm32f1-stdperiph/misc.c ****   uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 115:../system/src/stm32f1-stdperiph/misc.c ****   
 116:../system/src/stm32f1-stdperiph/misc.c ****   /* Check the parameters */
 117:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 118:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 119:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 120:../system/src/stm32f1-stdperiph/misc.c ****     
 121:../system/src/stm32f1-stdperiph/misc.c ****   if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  63              		.loc 1 121 0
  64 0000 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
  65 0002 53B9     		cbnz	r3, .L11
 122:../system/src/stm32f1-stdperiph/misc.c ****   {
 123:../system/src/stm32f1-stdperiph/misc.c ****     /* Compute the Corresponding IRQ Priority --------------------------------*/    
 124:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 125:../system/src/stm32f1-stdperiph/misc.c ****     tmppre = (0x4 - tmppriority);
 126:../system/src/stm32f1-stdperiph/misc.c ****     tmpsub = tmpsub >> tmppriority;
 127:../system/src/stm32f1-stdperiph/misc.c **** 
 128:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 129:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 130:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority = tmppriority << 0x04;
 131:../system/src/stm32f1-stdperiph/misc.c ****         
 132:../system/src/stm32f1-stdperiph/misc.c ****     // [ILG]
 133:../system/src/stm32f1-stdperiph/misc.c ****     #if defined ( __GNUC__ )
 134:../system/src/stm32f1-stdperiph/misc.c ****     #pragma GCC diagnostic push
 135:../system/src/stm32f1-stdperiph/misc.c ****     #pragma GCC diagnostic ignored "-Wconversion"
 136:../system/src/stm32f1-stdperiph/misc.c ****     #endif
 137:../system/src/stm32f1-stdperiph/misc.c **** 
 138:../system/src/stm32f1-stdperiph/misc.c ****     NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 139:../system/src/stm32f1-stdperiph/misc.c **** 
 140:../system/src/stm32f1-stdperiph/misc.c ****     // [ILG]
 141:../system/src/stm32f1-stdperiph/misc.c ****     #if defined ( __GNUC__ )
 142:../system/src/stm32f1-stdperiph/misc.c ****     #pragma GCC diagnostic pop
 143:../system/src/stm32f1-stdperiph/misc.c ****     #endif
 144:../system/src/stm32f1-stdperiph/misc.c ****     
 145:../system/src/stm32f1-stdperiph/misc.c ****     /* Enable the Selected IRQ Channels --------------------------------------*/
 146:../system/src/stm32f1-stdperiph/misc.c ****     NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 147:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 148:../system/src/stm32f1-stdperiph/misc.c ****   }
 149:../system/src/stm32f1-stdperiph/misc.c ****   else
 150:../system/src/stm32f1-stdperiph/misc.c ****   {
 151:../system/src/stm32f1-stdperiph/misc.c ****     /* Disable the Selected IRQ Channels -------------------------------------*/
 152:../system/src/stm32f1-stdperiph/misc.c ****     NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 153:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  66              		.loc 1 153 0
  67 0004 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  68 0006 03F01F01 		and	r1, r3, #31
 152:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  69              		.loc 1 152 0
  70 000a 5B09     		lsrs	r3, r3, #5
  71              		.loc 1 153 0
  72 000c 0122     		movs	r2, #1
  73 000e 8A40     		lsls	r2, r2, r1
 152:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  74              		.loc 1 152 0
  75 0010 2033     		adds	r3, r3, #32
  76 0012 1249     		ldr	r1, .L12
  77 0014 41F82320 		str	r2, [r1, r3, lsl #2]
  78 0018 7047     		bx	lr
  79              	.L11:
 113:../system/src/stm32f1-stdperiph/misc.c ****   uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
  80              		.loc 1 113 0
  81 001a 10B4     		push	{r4}
  82              		.cfi_def_cfa_offset 4
  83              		.cfi_offset 4, -4
 124:../system/src/stm32f1-stdperiph/misc.c ****     tmppre = (0x4 - tmppriority);
  84              		.loc 1 124 0
  85 001c 104B     		ldr	r3, .L12+4
  86 001e DA68     		ldr	r2, [r3, #12]
  87 0020 D243     		mvns	r2, r2
  88 0022 C2F30222 		ubfx	r2, r2, #8, #3
  89              	.LVL3:
 125:../system/src/stm32f1-stdperiph/misc.c ****     tmpsub = tmpsub >> tmppriority;
  90              		.loc 1 125 0
  91 0026 C2F10404 		rsb	r4, r2, #4
  92              	.LVL4:
 126:../system/src/stm32f1-stdperiph/misc.c **** 
  93              		.loc 1 126 0
  94 002a 0F23     		movs	r3, #15
  95 002c 23FA02F2 		lsr	r2, r3, r2
  96              	.LVL5:
 128:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
  97              		.loc 1 128 0
  98 0030 4178     		ldrb	r1, [r0, #1]	@ zero_extendqisi2
  99 0032 A140     		lsls	r1, r1, r4
 100              	.LVL6:
 129:../system/src/stm32f1-stdperiph/misc.c ****     tmppriority = tmppriority << 0x04;
 101              		.loc 1 129 0
 102 0034 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 103 0036 1340     		ands	r3, r3, r2
 104 0038 0B43     		orrs	r3, r3, r1
 105              	.LVL7:
 130:../system/src/stm32f1-stdperiph/misc.c ****         
 106              		.loc 1 130 0
 107 003a 1B01     		lsls	r3, r3, #4
 108              	.LVL8:
 138:../system/src/stm32f1-stdperiph/misc.c **** 
 109              		.loc 1 138 0
 110 003c 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 111              	.LVL9:
 112 003e DBB2     		uxtb	r3, r3
 113              	.LVL10:
 114 0040 0649     		ldr	r1, .L12
 115 0042 0A44     		add	r2, r2, r1
 116 0044 82F80033 		strb	r3, [r2, #768]
 147:../system/src/stm32f1-stdperiph/misc.c ****   }
 117              		.loc 1 147 0
 118 0048 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 119 004a 03F01F00 		and	r0, r3, #31
 120              	.LVL11:
 146:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 121              		.loc 1 146 0
 122 004e 5B09     		lsrs	r3, r3, #5
 147:../system/src/stm32f1-stdperiph/misc.c ****   }
 123              		.loc 1 147 0
 124 0050 0122     		movs	r2, #1
 125 0052 8240     		lsls	r2, r2, r0
 146:../system/src/stm32f1-stdperiph/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 126              		.loc 1 146 0
 127 0054 41F82320 		str	r2, [r1, r3, lsl #2]
 154:../system/src/stm32f1-stdperiph/misc.c ****   }
 155:../system/src/stm32f1-stdperiph/misc.c **** }
 128              		.loc 1 155 0
 129 0058 10BC     		pop	{r4}
 130              		.cfi_restore 4
 131              		.cfi_def_cfa_offset 0
 132              	.LVL12:
 133 005a 7047     		bx	lr
 134              	.L13:
 135              		.align	2
 136              	.L12:
 137 005c 00E100E0 		.word	-536813312
 138 0060 00ED00E0 		.word	-536810240
 139              		.cfi_endproc
 140              	.LFE64:
 142              		.section	.text.NVIC_SetVectorTable,"ax",%progbits
 143              		.align	1
 144              		.global	NVIC_SetVectorTable
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu softvfp
 150              	NVIC_SetVectorTable:
 151              	.LFB65:
 156:../system/src/stm32f1-stdperiph/misc.c **** 
 157:../system/src/stm32f1-stdperiph/misc.c **** /**
 158:../system/src/stm32f1-stdperiph/misc.c ****   * @brief  Sets the vector table location and Offset.
 159:../system/src/stm32f1-stdperiph/misc.c ****   * @param  NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
 160:../system/src/stm32f1-stdperiph/misc.c ****   *   This parameter can be one of the following values:
 161:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_VectTab_RAM
 162:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_VectTab_FLASH
 163:../system/src/stm32f1-stdperiph/misc.c ****   * @param  Offset: Vector Table base offset field. This value must be a multiple 
 164:../system/src/stm32f1-stdperiph/misc.c ****   *         of 0x200.
 165:../system/src/stm32f1-stdperiph/misc.c ****   * @retval None
 166:../system/src/stm32f1-stdperiph/misc.c ****   */
 167:../system/src/stm32f1-stdperiph/misc.c **** void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
 168:../system/src/stm32f1-stdperiph/misc.c **** { 
 152              		.loc 1 168 0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 157              	.LVL13:
 169:../system/src/stm32f1-stdperiph/misc.c ****   /* Check the parameters */
 170:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
 171:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_OFFSET(Offset));  
 172:../system/src/stm32f1-stdperiph/misc.c ****    
 173:../system/src/stm32f1-stdperiph/misc.c ****   SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 158              		.loc 1 173 0
 159 0000 21F06041 		bic	r1, r1, #-536870912
 160              	.LVL14:
 161 0004 21F07F01 		bic	r1, r1, #127
 162 0008 0143     		orrs	r1, r1, r0
 163 000a 014B     		ldr	r3, .L15
 164 000c 9960     		str	r1, [r3, #8]
 174:../system/src/stm32f1-stdperiph/misc.c **** }
 165              		.loc 1 174 0
 166 000e 7047     		bx	lr
 167              	.L16:
 168              		.align	2
 169              	.L15:
 170 0010 00ED00E0 		.word	-536810240
 171              		.cfi_endproc
 172              	.LFE65:
 174              		.section	.text.NVIC_SystemLPConfig,"ax",%progbits
 175              		.align	1
 176              		.global	NVIC_SystemLPConfig
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	NVIC_SystemLPConfig:
 183              	.LFB66:
 175:../system/src/stm32f1-stdperiph/misc.c **** 
 176:../system/src/stm32f1-stdperiph/misc.c **** /**
 177:../system/src/stm32f1-stdperiph/misc.c ****   * @brief  Selects the condition for the system to enter low power mode.
 178:../system/src/stm32f1-stdperiph/misc.c ****   * @param  LowPowerMode: Specifies the new mode for the system to enter low power mode.
 179:../system/src/stm32f1-stdperiph/misc.c ****   *   This parameter can be one of the following values:
 180:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_LP_SEVONPEND
 181:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_LP_SLEEPDEEP
 182:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg NVIC_LP_SLEEPONEXIT
 183:../system/src/stm32f1-stdperiph/misc.c ****   * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
 184:../system/src/stm32f1-stdperiph/misc.c ****   * @retval None
 185:../system/src/stm32f1-stdperiph/misc.c ****   */
 186:../system/src/stm32f1-stdperiph/misc.c **** void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
 187:../system/src/stm32f1-stdperiph/misc.c **** {
 184              		.loc 1 187 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 189              	.LVL15:
 188:../system/src/stm32f1-stdperiph/misc.c ****   /* Check the parameters */
 189:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_NVIC_LP(LowPowerMode));
 190:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 191:../system/src/stm32f1-stdperiph/misc.c ****   
 192:../system/src/stm32f1-stdperiph/misc.c ****   if (NewState != DISABLE)
 190              		.loc 1 192 0
 191 0000 29B9     		cbnz	r1, .L20
 193:../system/src/stm32f1-stdperiph/misc.c ****   {
 194:../system/src/stm32f1-stdperiph/misc.c ****     SCB->SCR |= LowPowerMode;
 195:../system/src/stm32f1-stdperiph/misc.c ****   }
 196:../system/src/stm32f1-stdperiph/misc.c ****   else
 197:../system/src/stm32f1-stdperiph/misc.c ****   {
 198:../system/src/stm32f1-stdperiph/misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 192              		.loc 1 198 0
 193 0002 054A     		ldr	r2, .L21
 194 0004 1369     		ldr	r3, [r2, #16]
 195 0006 23EA0000 		bic	r0, r3, r0
 196              	.LVL16:
 197 000a 1061     		str	r0, [r2, #16]
 199:../system/src/stm32f1-stdperiph/misc.c ****   }
 200:../system/src/stm32f1-stdperiph/misc.c **** }
 198              		.loc 1 200 0
 199 000c 7047     		bx	lr
 200              	.LVL17:
 201              	.L20:
 194:../system/src/stm32f1-stdperiph/misc.c ****   }
 202              		.loc 1 194 0
 203 000e 024B     		ldr	r3, .L21
 204 0010 1A69     		ldr	r2, [r3, #16]
 205 0012 1043     		orrs	r0, r0, r2
 206              	.LVL18:
 207 0014 1861     		str	r0, [r3, #16]
 208 0016 7047     		bx	lr
 209              	.L22:
 210              		.align	2
 211              	.L21:
 212 0018 00ED00E0 		.word	-536810240
 213              		.cfi_endproc
 214              	.LFE66:
 216              		.section	.text.SysTick_CLKSourceConfig,"ax",%progbits
 217              		.align	1
 218              		.global	SysTick_CLKSourceConfig
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu softvfp
 224              	SysTick_CLKSourceConfig:
 225              	.LFB67:
 201:../system/src/stm32f1-stdperiph/misc.c **** 
 202:../system/src/stm32f1-stdperiph/misc.c **** /**
 203:../system/src/stm32f1-stdperiph/misc.c ****   * @brief  Configures the SysTick clock source.
 204:../system/src/stm32f1-stdperiph/misc.c ****   * @param  SysTick_CLKSource: specifies the SysTick clock source.
 205:../system/src/stm32f1-stdperiph/misc.c ****   *   This parameter can be one of the following values:
 206:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
 207:../system/src/stm32f1-stdperiph/misc.c ****   *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
 208:../system/src/stm32f1-stdperiph/misc.c ****   * @retval None
 209:../system/src/stm32f1-stdperiph/misc.c ****   */
 210:../system/src/stm32f1-stdperiph/misc.c **** void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
 211:../system/src/stm32f1-stdperiph/misc.c **** {
 226              		.loc 1 211 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		@ link register save eliminated.
 231              	.LVL19:
 212:../system/src/stm32f1-stdperiph/misc.c ****   /* Check the parameters */
 213:../system/src/stm32f1-stdperiph/misc.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
 214:../system/src/stm32f1-stdperiph/misc.c ****   if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 232              		.loc 1 214 0
 233 0000 0428     		cmp	r0, #4
 234 0002 05D0     		beq	.L26
 215:../system/src/stm32f1-stdperiph/misc.c ****   {
 216:../system/src/stm32f1-stdperiph/misc.c ****     SysTick->CTRL |= SysTick_CLKSource_HCLK;
 217:../system/src/stm32f1-stdperiph/misc.c ****   }
 218:../system/src/stm32f1-stdperiph/misc.c ****   else
 219:../system/src/stm32f1-stdperiph/misc.c ****   {
 220:../system/src/stm32f1-stdperiph/misc.c ****     SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 235              		.loc 1 220 0
 236 0004 054A     		ldr	r2, .L27
 237 0006 1368     		ldr	r3, [r2]
 238 0008 23F00403 		bic	r3, r3, #4
 239 000c 1360     		str	r3, [r2]
 221:../system/src/stm32f1-stdperiph/misc.c ****   }
 222:../system/src/stm32f1-stdperiph/misc.c **** }
 240              		.loc 1 222 0
 241 000e 7047     		bx	lr
 242              	.L26:
 216:../system/src/stm32f1-stdperiph/misc.c ****   }
 243              		.loc 1 216 0
 244 0010 024A     		ldr	r2, .L27
 245 0012 1368     		ldr	r3, [r2]
 246 0014 43F00403 		orr	r3, r3, #4
 247 0018 1360     		str	r3, [r2]
 248 001a 7047     		bx	lr
 249              	.L28:
 250              		.align	2
 251              	.L27:
 252 001c 10E000E0 		.word	-536813552
 253              		.cfi_endproc
 254              	.LFE67:
 256              		.text
 257              	.Letext0:
 258              		.file 2 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 259              		.file 3 "../system/include/cmsis/core_cm3.h"
 260              		.file 4 "../system/include/cmsis/system_stm32f10x.h"
 261              		.file 5 "../system/include/cmsis/stm32f10x.h"
 262              		.file 6 "../system/include/stm32f1-stdperiph/misc.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 misc.c
     /tmp/cckX59ud.s:16     .text.NVIC_PriorityGroupConfig:0000000000000000 $t
     /tmp/cckX59ud.s:23     .text.NVIC_PriorityGroupConfig:0000000000000000 NVIC_PriorityGroupConfig
     /tmp/cckX59ud.s:43     .text.NVIC_PriorityGroupConfig:0000000000000010 $d
     /tmp/cckX59ud.s:48     .text.NVIC_Init:0000000000000000 $t
     /tmp/cckX59ud.s:55     .text.NVIC_Init:0000000000000000 NVIC_Init
     /tmp/cckX59ud.s:137    .text.NVIC_Init:000000000000005c $d
     /tmp/cckX59ud.s:143    .text.NVIC_SetVectorTable:0000000000000000 $t
     /tmp/cckX59ud.s:150    .text.NVIC_SetVectorTable:0000000000000000 NVIC_SetVectorTable
     /tmp/cckX59ud.s:170    .text.NVIC_SetVectorTable:0000000000000010 $d
     /tmp/cckX59ud.s:175    .text.NVIC_SystemLPConfig:0000000000000000 $t
     /tmp/cckX59ud.s:182    .text.NVIC_SystemLPConfig:0000000000000000 NVIC_SystemLPConfig
     /tmp/cckX59ud.s:212    .text.NVIC_SystemLPConfig:0000000000000018 $d
     /tmp/cckX59ud.s:217    .text.SysTick_CLKSourceConfig:0000000000000000 $t
     /tmp/cckX59ud.s:224    .text.SysTick_CLKSourceConfig:0000000000000000 SysTick_CLKSourceConfig
     /tmp/cckX59ud.s:252    .text.SysTick_CLKSourceConfig:000000000000001c $d
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.82.57a0f9dd004efa579f86574376281d2f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_tim.h.25.f709106ba77b314e6b070693f89f3c56
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.misc.h.115.eee4bbee250a7a433045d30c57e593d8

NO UNDEFINED SYMBOLS
