# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/aed8/hdl" --include "/tools/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog/LIGHT_MODULE_control_s_axi.v" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog/LIGHT_MODULE_flow_control_loop_pipe.v" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog/LIGHT_MODULE_hls_deadlock_idx0_monitor.v" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog/LIGHT_MODULE_regslice_both.v" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/3e91/hdl/verilog/LIGHT_MODULE.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0_4/sim/dma_axis_ip_example_example_0_0.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_processing_system7_0_0_4/sim/dma_axis_ip_example_processing_system7_0_0.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_xbar_0_4/sim/dma_axis_ip_example_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_pc_0_4/sim/dma_axis_ip_example_auto_pc_0.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_us_0_4/sim/dma_axis_ip_example_auto_us_0.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_pc_1_4/sim/dma_axis_ip_example_auto_pc_1.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_pc_2_4/sim/dma_axis_ip_example_auto_pc_2.v" \
"../../../../project_1.ip_user_files/bd/dma_axis_ip_example/sim/dma_axis_ip_example.v" \
"../../../../project_1.gen/sources_1/bd/dma_axis_ip_example/hdl/dma_axis_ip_example_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
