QuestaSim-64 vopt 2023.1 Compiler 2023.01 Jan 23 2023
Start time: 02:35:00 on May 30,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M1
-- Loading module M2
** Warning: testcases/struct_port_packed_instStructInterfacePort.sv(50): (vopt-2685) [TFMPC] - Too few port connections for 'u_I'.  Expected 1, found 0.
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 2, found 0.
Incremental compilation check found no design-units (out of 7) may be reused.
Optimizing 7 design-units (inlining 4/5 module instances):
-- Optimizing package struct_port_packed_instStructInterfacePort_sv_unit(fast)
-- Inlining interface I(fast__1)
-- Inlining module M1(fast)
-- Inlining module M2(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 02:35:02 on May 30,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 2
