#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000001e31c23bdc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e31c24c970 .scope module, "aggregate_tb" "aggregate_tb" 3 4;
 .timescale -9 -12;
v000001e31c2a5c40_0 .var "axiid", 1 0;
v000001e31c2a5ce0_0 .var "axiiv", 0 0;
v000001e31c2a6000_0 .net "axiod", 31 0, L_000001e31c2ee5f0;  1 drivers
v000001e31c2a60a0_0 .net "axiov", 0 0, L_000001e31c2a51a0;  1 drivers
v000001e31c2a54c0_0 .var "clk", 0 0;
v000001e31c2a5880_0 .var "placeholder", 63 0;
v000001e31c2a5560_0 .var "rst", 0 0;
v000001e31c2a5240_0 .var "segment", 7 0;
v000001e31c2a5920_0 .var "test2", 31 0;
v000001e31c2a5d80_0 .var "test3", 63 0;
S_000001e31c24cb00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 92, 3 92 0, S_000001e31c24c970;
 .timescale -9 -12;
v000001e31c24cd30_0 .var/2s "i", 31 0;
S_000001e31c356420 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 94, 3 94 0, S_000001e31c24cb00;
 .timescale -9 -12;
v000001e31c24cc90_0 .var/2s "j", 31 0;
S_000001e31c3565b0 .scope module, "my_aggregate" "aggregate" 3 12, 4 4 0, S_000001e31c24c970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
L_000001e31c2529e0 .functor AND 1, L_000001e31c2a59c0, L_000001e31c2a5600, C4<1>, C4<1>;
L_000001e31c2a6278 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001e31c244500_0 .net/2u *"_ivl_0", 31 0, L_000001e31c2a6278;  1 drivers
L_000001e31c2a6308 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001e31c2445a0_0 .net/2u *"_ivl_12", 31 0, L_000001e31c2a6308;  1 drivers
v000001e31c356740_0 .net *"_ivl_14", 0 0, L_000001e31c2a52e0;  1 drivers
L_000001e31c2a6350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e31c3567e0_0 .net/2u *"_ivl_16", 31 0, L_000001e31c2a6350;  1 drivers
v000001e31c2a5010_0 .net *"_ivl_2", 0 0, L_000001e31c2a59c0;  1 drivers
v000001e31c2a50b0_0 .net *"_ivl_5", 0 0, L_000001e31c2a5600;  1 drivers
v000001e31c2a56a0_0 .net *"_ivl_7", 0 0, L_000001e31c2529e0;  1 drivers
L_000001e31c2a62c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e31c2a5420_0 .net/2u *"_ivl_8", 0 0, L_000001e31c2a62c0;  1 drivers
v000001e31c2a5e20_0 .var "address", 31 0;
v000001e31c2a5ba0_0 .net "axiid", 1 0, v000001e31c2a5c40_0;  1 drivers
v000001e31c2a5740_0 .net "axiiv", 0 0, v000001e31c2a5ce0_0;  1 drivers
v000001e31c2a5a60_0 .net "axiod", 31 0, L_000001e31c2ee5f0;  alias, 1 drivers
v000001e31c2a5380_0 .net "axiov", 0 0, L_000001e31c2a51a0;  alias, 1 drivers
v000001e31c2a57e0_0 .net "clk", 0 0, v000001e31c2a54c0_0;  1 drivers
v000001e31c2a5f60_0 .var "counter", 31 0;
v000001e31c2a5ec0_0 .var "flag", 0 0;
v000001e31c2a5b00_0 .net "rst", 0 0, v000001e31c2a5560_0;  1 drivers
E_000001e31c23da90 .event posedge, v000001e31c2a57e0_0;
L_000001e31c2a59c0 .cmp/ge 32, v000001e31c2a5f60_0, L_000001e31c2a6278;
L_000001e31c2a5600 .reduce/nor v000001e31c2a5ec0_0;
L_000001e31c2a51a0 .functor MUXZ 1, L_000001e31c2a62c0, v000001e31c2a5ce0_0, L_000001e31c2529e0, C4<>;
L_000001e31c2a52e0 .cmp/ge 32, v000001e31c2a5f60_0, L_000001e31c2a6308;
L_000001e31c2ee5f0 .functor MUXZ 32, L_000001e31c2a6350, v000001e31c2a5e20_0, L_000001e31c2a52e0, C4<>;
    .scope S_000001e31c3565b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e31c2a5e20_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001e31c3565b0;
T_1 ;
    %wait E_000001e31c23da90;
    %load/vec4 v000001e31c2a5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e31c2a5f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e31c2a5ec0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e31c2a5740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e31c2a5f60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e31c2a5f60_0, 0;
    %load/vec4 v000001e31c2a5f60_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000001e31c2a5e20_0;
    %parti/s 46, 0, 2;
    %load/vec4 v000001e31c2a5ba0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001e31c2a5e20_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001e31c2a5f60_0;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e31c2a5ec0_0, 0;
T_1.6 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e31c2a5ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e31c2a5e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e31c2a5f60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e31c24c970;
T_2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001e31c2a5880_0, 0, 64;
    %pushi/vec4 1129576748, 0, 32;
    %store/vec4 v000001e31c2a5920_0, 0, 32;
    %pushi/vec4 2443359168, 0, 35;
    %concati/vec4 0, 0, 29;
    %store/vec4 v000001e31c2a5d80_0, 0, 64;
    %end;
    .thread T_2, $init;
    .scope S_000001e31c24c970;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v000001e31c2a54c0_0;
    %nor/r;
    %store/vec4 v000001e31c2a54c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e31c24c970;
T_4 ;
    %vpi_call/w 3 25 "$dumpfile", "aggregate.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e31c24c970 {0 0 0};
    %vpi_call/w 3 27 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e31c2a54c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e31c2a5560_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e31c2a5560_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e31c2a5560_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e31c2a5ce0_0, 0, 1;
    %fork t_1, S_000001e31c24cb00;
    %jmp t_0;
    .scope S_000001e31c24cb00;
t_1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v000001e31c24cd30_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001e31c24cd30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001e31c2a5d80_0;
    %load/vec4 v000001e31c24cd30_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v000001e31c2a5240_0, 0, 8;
    %fork t_3, S_000001e31c356420;
    %jmp t_2;
    .scope S_000001e31c356420;
t_3 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001e31c24cc90_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e31c24cc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v000001e31c24cc90_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e31c2a5c40_0, 0, 2;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e31c2a5c40_0, 0, 2;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e31c2a5c40_0, 0, 2;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e31c2a5240_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e31c2a5c40_0, 0, 2;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %delay 20000, 0;
    %load/vec4 v000001e31c24cc90_0;
    %subi 2, 0, 32;
    %cast2;
    %store/vec4 v000001e31c24cc90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_000001e31c24cb00;
t_2 %join;
    %load/vec4 v000001e31c24cd30_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v000001e31c24cd30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001e31c24c970;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e31c2a5ce0_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 111 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/aggregate_tb.sv";
    "src/aggregate.sv";
