{"vcs1":{"timestamp_begin":1681735362.976037663, "rt":0.78, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1681735363.786290446, "rt":0.83, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681735364.640173915, "rt":0.86, "ut":0.07, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681735362.679227603}
{"VCS_COMP_START_TIME": 1681735362.679227603}
{"VCS_COMP_END_TIME": 1681735366.310197232}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340732}}
{"stitch_vcselab": {"peak_mem": 239048}}
