<stg><name>au_merge</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:0 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read59"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %rowB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowB

]]></Node>
<StgValue><ssdm name="rowB_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %rowA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowA

]]></Node>
<StgValue><ssdm name="rowA_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %icmp_ln193 = icmp_eq  i32 %p_read_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %and_ln193 = and i32 %p_read_9, i32 %p_read59

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %icmp_ln193_1 = icmp_eq  i32 %and_ln193, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln193_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln193 = br i1 %icmp_ln193_1, void %if.else4, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else4:0 %icmp_ln196 = icmp_ne  i32 %p_read59, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else4:1 %and_ln196 = and i1 %icmp_ln196, i1 %icmp_ln193

]]></Node>
<StgValue><ssdm name="and_ln196"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else4:2 %br_ln196 = br i1 %and_ln196, void %if.end19, void %if.then8

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:0 %icmp_ln197 = icmp_eq  i32 %p_read59, i32 %rowA_read

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then8:1 %br_ln197 = br i1 %icmp_ln197, void %if.else11, void %if.then10

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else11:0 %icmp_ln199 = icmp_eq  i32 %rowA_read, i32 %rowB_read

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
if.else11:1 %empty_58 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else11:2 %br_ln199 = br i1 %icmp_ln199, void %for.inc.i55.preheader, void %for.inc.i40.preheader

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc.i55.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i40.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
if.then10:0 %empty_57 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
if.then10:1 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %icmp_ln194 = icmp_eq  i32 %rowA_read, i32 %rowB_read

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
if.then:1 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:2 %br_ln194 = br i1 %icmp_ln194, void %for.inc.i12.preheader, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc.i12.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc.i55.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_13, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i55.preheader:1 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i40.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_12, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i40.preheader:1 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
if.then10:1 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_11, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="0"/>
<literal name="and_ln196" val="1"/>
<literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then10:2 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc.i12.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_176_1, i30 %K_read, i32 %streamA38, i32 %AU0, i32 %streamB39, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.preheader:1 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @au_merge_Pipeline_VITIS_LOOP_157_1, i30 %K_read, i32 %streamA38, i32 %streamB39, i32 %AU0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193_1" val="1"/>
<literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.preheader:1 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
if.end19:0 %phi_ln208 = phi i32 %rowB_read, void %for.inc.i55.preheader, i32 %rowB_read, void %for.inc.i40.preheader, i32 %rowB_read, void %if.then10, i32 %rowB_read, void %for.inc.i12.preheader, i32 %p_read_9, void %for.inc.i.preheader, i32 %p_read_9, void %if.else4

]]></Node>
<StgValue><ssdm name="phi_ln208"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
if.end19:1 %phi_ln208_1 = phi i32 %rowA_read, void %for.inc.i55.preheader, i32 %p_read59, void %for.inc.i40.preheader, i32 %p_read59, void %if.then10, i32 %rowA_read, void %for.inc.i12.preheader, i32 %rowB_read, void %for.inc.i.preheader, i32 %p_read59, void %if.else4

]]></Node>
<StgValue><ssdm name="phi_ln208_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
if.end19:2 %mrv = insertvalue i64 <undef>, i32 %phi_ln208_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
if.end19:3 %mrv_1 = insertvalue i64 %mrv, i32 %phi_ln208

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64">
<![CDATA[
if.end19:4 %ret_ln208 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
