// Seed: 1627133051
module module_0;
  reg id_1;
  initial begin : LABEL_0
    id_1 <= id_1;
    if (id_1) id_1 <= 1 << 1;
  end
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
