# RSSB-CPU-Implementation
A Systemverilog implementation of the One Instruction ISA using Reverse Subtract Swap if Borrow
