/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:56 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_TRX_H__
#define BCHP_TRX_H__

/***************************************************************************
 *TRX - TRX registers
 ***************************************************************************/
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01 0x00ffe000 /* [RW] WBDAC PLL R01 */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02 0x00ffe004 /* [RW] WBDAC PLL R02 */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03 0x00ffe008 /* [RW] WBDAC PLL R03 */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04 0x00ffe00c /* [RW] WBDAC PLL R04 */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05 0x00ffe010 /* [RW] WBDAC PLL R05 */
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01     0x00ffe014 /* [RW] TRX R01 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01    0x00ffe018 /* [RW] LO PLL R01 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02    0x00ffe01c /* [RW] LO PLL R02 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03    0x00ffe020 /* [RW] LO PLL R03 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04    0x00ffe024 /* [RW] LO PLL R04 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05    0x00ffe028 /* [RW] LO PLL R05 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06    0x00ffe02c /* [RW] LO PLL R06 */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07    0x00ffe030 /* [RW] LO PLL R07 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01 0x00ffe034 /* [RW] XTAL PLL R01 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02 0x00ffe038 /* [RW] XTAL PLL R02 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03 0x00ffe03c /* [RW] XTAL PLL R03 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04 0x00ffe040 /* [RW] XTAL PLL R04 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05 0x00ffe044 /* [RW] XTAL PLL R05 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06 0x00ffe048 /* [RW] XTAL PLL R06 */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07 0x00ffe04c /* [RW] XTAL PLL R07 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01    0x00ffe050 /* [RW] WBDAC control R01 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02    0x00ffe054 /* [RW] WBDAC control R02 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03    0x00ffe058 /* [RW] WBDAC control R03 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04    0x00ffe05c /* [RW] WBDAC control R04 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05    0x00ffe060 /* [RW] WBDAC control R05 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06    0x00ffe064 /* [RW] WBDAC control R06 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07    0x00ffe068 /* [RW] WBDAC control R07 */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08    0x00ffe06c /* [RW] WBDAC control R08 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01      0x00ffe070 /* [RW] ADC Control R01 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02      0x00ffe074 /* [RW] ADC Control R02 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03      0x00ffe078 /* [RW] ADC Control R03 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04      0x00ffe07c /* [RW] ADC Control R04 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05      0x00ffe080 /* [RW] ADC Control R05 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06      0x00ffe084 /* [RW] ADC Control R06 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07      0x00ffe088 /* [RW] ADC Control R07 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08      0x00ffe08c /* [RW] ADC Control R08 */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09      0x00ffe090 /* [RW] ADC Control R09 */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01     0x00ffe094 /* [RW] AUX Control R01 */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02     0x00ffe098 /* [RW] AUX Control R02 */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03     0x00ffe09c /* [RW] AUX Control R03 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01       0x00ffe0a0 /* [RW] RX Control R01 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02       0x00ffe0a4 /* [RW] RX Control R02 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03       0x00ffe0a8 /* [RW] RX Control R03 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04       0x00ffe0ac /* [RW] RX Control R04 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05       0x00ffe0b0 /* [RW] RX Control R05 */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06       0x00ffe0b4 /* [RW] RX Control R06 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01  0x00ffe0b8 /* [RW] TRXDIG control R01 - Activation control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02  0x00ffe0bc /* [RW] TRXDIG control R02 - ToneGen Test DDFS control 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03  0x00ffe0c0 /* [RW] TRXDIG control R03 - ToneGen Test DDFS control 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04  0x00ffe0c4 /* [RW] TRXDIG control R04 - WBDAC LFSR control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05  0x00ffe0c8 /* [RW] TRXDIG control R05 - Goerzel control 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06  0x00ffe0cc /* [RW] TRXDIG control R06 - Goerzel control 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07  0x00ffe0d0 /* [RW] TRXDIG control R07 - IQ-Correction control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08  0x00ffe0d4 /* [RW] TRXDIG control R08 - Ping-Pong Lag Compensation Filter control (Farrow) */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09  0x00ffe0d8 /* [RW] TRXDIG control R09 - Analog RSSI control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10  0x00ffe0dc /* [RW] TRXDIG control R10 - DC Codes 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11  0x00ffe0e0 /* [RW] TRXDIG control R11 - DC Codes 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12  0x00ffe0e4 /* [RW] TRXDIG control R172- DC Codes 3 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13  0x00ffe0e8 /* [RW] TRXDIG control R183 - DC Codes 4 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14  0x00ffe0ec /* [RW] TRXDIG control R14 - DC Codes 5 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15  0x00ffe0f0 /* [RW] TRXDIG control R15 - DC Codes 6 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16  0x00ffe0f4 /* [RW] TRXDIG control R16 - DC Codes 7 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17  0x00ffe0f8 /* [RW] TRXDIG control R17 - DC Codes 8 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18  0x00ffe0fc /* [RW] TRXDIG control R17 - Rx DC Correction parameters */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19  0x00ffe100 /* [RW] TRXDIG control R19 - Up Sampling NCO settings */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20  0x00ffe104 /* [RW] TRXDIG control R20 - Upsampling Phase shift coefficients for Lane 0 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21  0x00ffe108 /* [RW] TRXDIG control R21 - Upsampling Phase shift coefficients for Lane 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22  0x00ffe10c /* [RW] TRXDIG control R22 - Upsampling Phase shift coefficients for Lane 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23  0x00ffe110 /* [RW] TRXDIG control R23 - Upsampling Phase shift coefficients for Lane 3 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24  0x00ffe114 /* [RW] TRXDIG control R24 - Upsampling Phase shift coefficients for Lane 4 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25  0x00ffe118 /* [RW] TRXDIG control R25 - Upsampling Phase shift coefficients for Lane 5 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26  0x00ffe11c /* [RW] TRXDIG control R26 - Upsampling Phase shift coefficients for Lane 6 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27  0x00ffe120 /* [RW] TRXDIG control R27 - Upsampling Phase shift coefficients for Lane 7 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28  0x00ffe124 /* [RW] TRXDIG control R28 - Upsampling Phase shift coefficients for Lane 8 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29  0x00ffe128 /* [RW] TRXDIG control R29 - Upsampling Phase shift coefficients for Lane 9 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30  0x00ffe12c /* [RW] TRXDIG control R30 - Upsampling Phase shift coefficients for Lane 10 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31  0x00ffe130 /* [RW] TRXDIG control R31 - Upsampling Phase shift coefficients for Lane 11 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32  0x00ffe134 /* [RW] TRXDIG control R32 - Upsampling Phase shift coefficients for Lane 12 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33  0x00ffe138 /* [RW] TRXDIG control R33 - Upsampling Phase shift coefficients for Lane 13 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34  0x00ffe13c /* [RW] TRXDIG control R34 - Upsampling Phase shift coefficients for Lane 14 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35  0x00ffe140 /* [RW] TRXDIG control R35 - Upsampling Phase shift coefficients for Lane 15 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R36  0x00ffe144 /* [RW] TRXDIG control R36 - Spare register */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R37  0x00ffe148 /* [RW] TRXDIG control R37 - Spare register */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R38  0x00ffe14c /* [RW] TRXDIG control R38 - Spare register */
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT      0x00ffe150 /* [RO] WBDACPLL read-out bits */
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT          0x00ffe154 /* [RO] LOPLL read-out bits */
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT       0x00ffe158 /* [RO] XTALPLL read-out bits */
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS 0x00ffe15c /* [RO] WBDAC read-out bits */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT           0x00ffe160 /* [RO] TRX read-out bits */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01    0x00ffe164 /* [RO] TRXDIG data output R01 - done bits */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02    0x00ffe168 /* [RO] TRXDIG data output R02 - Goerzel Result */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03    0x00ffe16c /* [RO] TRXDIG data output R03 - RSSI Result */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04    0x00ffe170 /* [RO] TRXDIG data output R04 - LO Tune Results */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05    0x00ffe174 /* [RO] TRXDIG data output R05 - MDAC CAL Status */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL       0x00ffe178 /* [RW] MDAC CAL Dataout control */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI      0x00ffe17c /* [RW] MDAC CAL Digisum control Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO      0x00ffe180 /* [RW] MDAC CAL Digisum control Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI      0x00ffe184 /* [RW] MDAC CAL Digisum Clipping Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO      0x00ffe188 /* [RW] MDAC CAL Digisum Clipping Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI     0x00ffe18c /* [RW] MDAC CAL Digisum Histogram Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO     0x00ffe190 /* [RW] MDAC CAL Digisum Histogram Pong Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PI   0x00ffe194 /* [RW] MDAC CAL Digisum Clip Counter Ping Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PO   0x00ffe198 /* [RW] MDAC CAL Digisum Clip Counter Pong Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI 0x00ffe19c /* [RO] MDAC CAL Digisum Accumulator Demux0 Ping Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO 0x00ffe1a0 /* [RO] MDAC CAL Digisum Accumulator Demux0 Pong Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI 0x00ffe1a4 /* [RO] MDAC CAL Digisum Accumulator Demux1 Ping Lane */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO 0x00ffe1a8 /* [RO] MDAC CAL Digisum Accumulator Demux1 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI   0x00ffe1ac /* [RW] MDAC CAL Digisum Lookup Table Entry 011 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI   0x00ffe1b0 /* [RW] MDAC CAL Digisum Lookup Table Entry 010 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI   0x00ffe1b4 /* [RW] MDAC CAL Digisum Lookup Table Entry 001 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI   0x00ffe1b8 /* [RW] MDAC CAL Digisum Lookup Table Entry 000 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI   0x00ffe1bc /* [RW] MDAC CAL Digisum Lookup Table Entry 111 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI   0x00ffe1c0 /* [RW] MDAC CAL Digisum Lookup Table Entry 110 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI   0x00ffe1c4 /* [RW] MDAC CAL Digisum Lookup Table Entry 101 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI   0x00ffe1c8 /* [RW] MDAC CAL Digisum Lookup Table Entry 100 Ping Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO   0x00ffe1cc /* [RW] MDAC CAL Digisum Lookup Table Entry 011 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO   0x00ffe1d0 /* [RW] MDAC CAL Digisum Lookup Table Entry 010 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO   0x00ffe1d4 /* [RW] MDAC CAL Digisum Lookup Table Entry 001 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO   0x00ffe1d8 /* [RW] MDAC CAL Digisum Lookup Table Entry 000 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO   0x00ffe1dc /* [RW] MDAC CAL Digisum Lookup Table Entry 111 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO   0x00ffe1e0 /* [RW] MDAC CAL Digisum Lookup Table Entry 110 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO   0x00ffe1e4 /* [RW] MDAC CAL Digisum Lookup Table Entry 101 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO   0x00ffe1e8 /* [RW] MDAC CAL Digisum Lookup Table Entry 100 Pong Lane */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS         0x00ffe1ec /* [RW] MDAC CAL Digisum LMS control */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU       0x00ffe1f0 /* [RW] MDAC CAL Digisum LMS MU control */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD       0x00ffe1f4 /* [RW] MDAC CAL Digisum Compensation Equalizer Coefficient DATA */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA       0x00ffe1f8 /* [RW] MDAC CAL Digisum Compensation Equalizer Coefficient ADDRESS */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN      0x00ffe1fc /* [RW] MDAC CAL Digisum Compensation Equalizer Coefficient ENABLE */

/***************************************************************************
 *BRST_CMN_WBDACPLL_WRITE_DATA_R01 - WBDAC PLL R01
 ***************************************************************************/
/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: s_p_a_r_e_W01 [31:19] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_s_p_a_r_e_W01_MASK 0xfff80000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_s_p_a_r_e_W01_SHIFT 19
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_s_p_a_r_e_W01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: PD_DIGREG_1P0 [18:18] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_DIGREG_1P0_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_DIGREG_1P0_SHIFT 18
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_DIGREG_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: DIG_PROGV_1P0 [17:16] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_PROGV_1P0_MASK 0x00030000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_PROGV_1P0_SHIFT 16
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_PROGV_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: DIG_BLEED_1P0 [15:14] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_BLEED_1P0_MASK 0x0000c000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_BLEED_1P0_SHIFT 14
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_DIG_BLEED_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: spare [13:10] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_spare_MASK       0x00003c00
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_spare_SHIFT      10
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_spare_DEFAULT    0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: REF_VCMD2C_1P0 [09:08] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_VCMD2C_1P0_MASK 0x00000300
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_VCMD2C_1P0_SHIFT 8
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_VCMD2C_1P0_DEFAULT 0x00000003

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: REF_PROGV_1P0 [07:06] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_PROGV_1P0_MASK 0x000000c0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_PROGV_1P0_SHIFT 6
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_PROGV_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: REF_IBIASD2C_1P0 [05:04] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_IBIASD2C_1P0_MASK 0x00000030
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_IBIASD2C_1P0_SHIFT 4
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_IBIASD2C_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: REF_CKSEL_1P0 [03:03] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_CKSEL_1P0_MASK 0x00000008
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_CKSEL_1P0_SHIFT 3
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_CKSEL_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: REF_BLEED_1P0 [02:01] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_BLEED_1P0_MASK 0x00000006
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_BLEED_1P0_SHIFT 1
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_REF_BLEED_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R01 :: PD_REFREG_1P0 [00:00] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_REFREG_1P0_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_REFREG_1P0_SHIFT 0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R01_PD_REFREG_1P0_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_WBDACPLL_WRITE_DATA_R02 - WBDAC PLL R02
 ***************************************************************************/
/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: s_p_a_r_e_W02 [31:19] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_s_p_a_r_e_W02_MASK 0xfff80000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_s_p_a_r_e_W02_SHIFT 19
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_s_p_a_r_e_W02_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_PD_DCOBUFFREG_1P0 [18:18] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOBUFFREG_1P0_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOBUFFREG_1P0_SHIFT 18
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOBUFFREG_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCOBUFF_PROGV_1P0 [17:16] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_PROGV_1P0_MASK 0x00030000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_PROGV_1P0_SHIFT 16
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_PROGV_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCOBUFF_BLEED_1P0 [15:14] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_BLEED_1P0_MASK 0x0000c000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_BLEED_1P0_SHIFT 14
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCOBUFF_BLEED_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_Gate_Bias_1P0 [13:11] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_Gate_Bias_1P0_MASK 0x00003800
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_Gate_Bias_1P0_SHIFT 11
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_Gate_Bias_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_GATEBIAS_SW_CTRL_1p0 [10:10] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_GATEBIAS_SW_CTRL_1p0_MASK 0x00000400
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_GATEBIAS_SW_CTRL_1p0_SHIFT 10
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_GATEBIAS_SW_CTRL_1p0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_BIASR_SHORT_1P0 [09:09] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_BIASR_SHORT_1P0_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_BIASR_SHORT_1P0_SHIFT 9
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_BIASR_SHORT_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_IBIAS_1P0 [08:06] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_IBIAS_1P0_MASK 0x000001c0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_IBIAS_1P0_SHIFT 6
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_IBIAS_1P0_DEFAULT 0x00000003

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_PROGV_1P0 [05:04] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_PROGV_1P0_MASK 0x00000030
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_PROGV_1P0_SHIFT 4
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_PROGV_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_DCO_VCAP_1P0 [03:02] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_VCAP_1P0_MASK 0x0000000c
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_VCAP_1P0_SHIFT 2
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_DCO_VCAP_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_PD_DCOREG_1P0 [01:01] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOREG_1P0_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOREG_1P0_SHIFT 1
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCOREG_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R02 :: DPLL_PD_DCO_1P0 [00:00] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCO_1P0_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCO_1P0_SHIFT 0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R02_DPLL_PD_DCO_1P0_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_WBDACPLL_WRITE_DATA_R03 - WBDAC PLL R03
 ***************************************************************************/
/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_stat_update [31:31] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_update_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_update_SHIFT 31
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_update_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_stat_select [30:28] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_select_MASK 0x70000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_select_SHIFT 28
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_select_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_stat_reset [27:27] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_reset_MASK 0x08000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_reset_SHIFT 27
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_reset_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_stat_mode [26:25] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_mode_MASK 0x06000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_mode_SHIFT 25
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_stat_mode_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: spare [24:19] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_spare_MASK       0x01f80000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_spare_SHIFT      19
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_spare_DEFAULT    0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_EN_OUTCLK_CMOS_SE_1p0 [18:18] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_CMOS_SE_1p0_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_CMOS_SE_1p0_SHIFT 18
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_CMOS_SE_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_MASTER_PU_1p0 [17:17] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_MASTER_PU_1p0_MASK 0x00020000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_MASTER_PU_1p0_SHIFT 17
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_MASTER_PU_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_TEST_CLK_SEL_1p0 [16:15] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_TEST_CLK_SEL_1p0_MASK 0x00018000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_TEST_CLK_SEL_1p0_SHIFT 15
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_TEST_CLK_SEL_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_EN_VCO_TEST_1p0 [14:14] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_TEST_1p0_MASK 0x00004000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_TEST_1p0_SHIFT 14
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_TEST_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_EN_VCO_DIV2_TEST_1p0 [13:13] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_DIV2_TEST_1p0_MASK 0x00002000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_DIV2_TEST_1p0_SHIFT 13
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_VCO_DIV2_TEST_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_EN_REF_TEST_1p0 [12:12] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_REF_TEST_1p0_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_REF_TEST_1p0_SHIFT 12
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_REF_TEST_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_EN_OUTCLK_1p0 [11:11] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_1p0_MASK 0x00000800
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_1p0_SHIFT 11
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_EN_OUTCLK_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_DIV_PROG_1p0 [10:08] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_DIV_PROG_1p0_MASK 0x00000700
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_DIV_PROG_1p0_SHIFT 8
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_DIV_PROG_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_CLK_SEL_1p0 [07:06] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_CLK_SEL_1p0_MASK 0x000000c0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_CLK_SEL_1p0_SHIFT 6
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_CLK_SEL_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_PD_POST_CML_GM_1p0 [05:05] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_CML_GM_1p0_MASK 0x00000020
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_CML_GM_1p0_SHIFT 5
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_CML_GM_1p0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_BLEED_1P0 [04:03] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_BLEED_1P0_MASK 0x00000018
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_BLEED_1P0_SHIFT 3
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_BLEED_1P0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_POST_PROGV_1P0 [02:01] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_PROGV_1P0_MASK 0x00000006
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_PROGV_1P0_SHIFT 1
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_POST_PROGV_1P0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R03 :: DPLL_PD_POST_1P0 [00:00] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_1P0_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_1P0_SHIFT 0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R03_DPLL_PD_POST_1P0_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_WBDACPLL_WRITE_DATA_R04 - WBDAC PLL R04
 ***************************************************************************/
/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_DPLL_ki_startlow [31:31] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_DPLL_ki_startlow_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_DPLL_ki_startlow_SHIFT 31
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_DPLL_ki_startlow_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_t2dclk_en [30:30] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_en_MASK 0x40000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_en_SHIFT 30
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_t2dclk_sel [29:29] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_sel_MASK 0x20000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_sel_SHIFT 29
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_t2dclk_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: refclk_sel [28:28] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_refclk_sel_MASK  0x10000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_refclk_sel_SHIFT 28
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_refclk_sel_DEFAULT 0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_div4_div2b [27:27] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_div4_div2b_MASK 0x08000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_div4_div2b_SHIFT 27
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_div4_div2b_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_resetb [26:26] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_resetb_MASK    0x04000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_resetb_SHIFT   26
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_resetb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_pwron [25:25] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pwron_MASK     0x02000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pwron_SHIFT    25
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pwron_DEFAULT  0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_pdiv [24:21] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pdiv_MASK      0x01e00000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pdiv_SHIFT     21
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_pdiv_DEFAULT   0x00000001

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_ndiv_int [20:11] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ndiv_int_MASK  0x001ff800
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ndiv_int_SHIFT 11
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ndiv_int_DEFAULT 0x00000030

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: kpp [10:07] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_kpp_MASK         0x00000780
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_kpp_SHIFT        7
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_kpp_DEFAULT      0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_kp [06:03] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_kp_MASK        0x00000078
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_kp_SHIFT       3
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_kp_DEFAULT     0x00000003

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R04 :: i_ki [02:00] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ki_MASK        0x00000007
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ki_SHIFT       0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R04_i_ki_DEFAULT     0x00000001

/***************************************************************************
 *BRST_CMN_WBDACPLL_WRITE_DATA_R05 - WBDAC PLL R05
 ***************************************************************************/
/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: i_DPLL_DIG_R01 [31:27] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_i_DPLL_DIG_R01_MASK 0xf8000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_i_DPLL_DIG_R01_SHIFT 27
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_i_DPLL_DIG_R01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: post_rst_sel [26:25] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_post_rst_sel_MASK 0x06000000
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_post_rst_sel_SHIFT 25
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_post_rst_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: dco_bypass [24:09] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_MASK  0x01fffe00
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_SHIFT 9
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: dco_bypass_fine [08:08] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_fine_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_fine_SHIFT 8
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_fine_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: dco_bypass_en [07:07] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_en_MASK 0x00000080
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_en_SHIFT 7
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_dco_bypass_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: pwm_rate [06:05] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_pwm_rate_MASK    0x00000060
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_pwm_rate_SHIFT   5
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_pwm_rate_DEFAULT 0x00000003

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: bin_sel [04:01] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bin_sel_MASK     0x0000001e
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bin_sel_SHIFT    1
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bin_sel_DEFAULT  0x00000000

/* TRX :: BRST_CMN_WBDACPLL_WRITE_DATA_R05 :: bang_bang [00:00] */
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bang_bang_MASK   0x00000001
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bang_bang_SHIFT  0
#define BCHP_TRX_BRST_CMN_WBDACPLL_WRITE_DATA_R05_bang_bang_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRX_WRITE_DATA_R01 - TRX R01
 ***************************************************************************/
/* TRX :: BRST_CMN_TRX_WRITE_DATA_R01 :: s_p_a_r_e_R01 [31:03] */
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_s_p_a_r_e_R01_MASK    0xfffffff8
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_s_p_a_r_e_R01_SHIFT   3
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_s_p_a_r_e_R01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRX_WRITE_DATA_R01 :: tx_extra_sw0 [02:02] */
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw0_MASK     0x00000004
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw0_SHIFT    2
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw0_DEFAULT  0x00000000

/* TRX :: BRST_CMN_TRX_WRITE_DATA_R01 :: tx_extra_sw1 [01:01] */
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw1_MASK     0x00000002
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw1_SHIFT    1
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw1_DEFAULT  0x00000000

/* TRX :: BRST_CMN_TRX_WRITE_DATA_R01 :: tx_extra_sw2 [00:00] */
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw2_MASK     0x00000001
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw2_SHIFT    0
#define BCHP_TRX_BRST_CMN_TRX_WRITE_DATA_R01_tx_extra_sw2_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R01 - LO PLL R01
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: s_p_a_r_e_L01 [31:23] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_s_p_a_r_e_L01_MASK   0xff800000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_s_p_a_r_e_L01_SHIFT  23
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_s_p_a_r_e_L01_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_pdiv_lo [22:19] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_pdiv_lo_MASK       0x00780000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_pdiv_lo_SHIFT      19
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_pdiv_lo_DEFAULT    0x00000001

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_test_enable [18:18] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_enable_MASK   0x00040000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_enable_SHIFT  18
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_enable_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_test_sel [17:15] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_sel_MASK      0x00038000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_sel_SHIFT     15
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_test_sel_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_output_sel [14:12] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_output_sel_MASK    0x00007000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_output_sel_SHIFT   12
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_output_sel_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_kp_lo [11:08] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_kp_lo_MASK         0x00000f00
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_kp_lo_SHIFT        8
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_kp_lo_DEFAULT      0x00000005

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_ki_lo [07:05] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_ki_lo_MASK         0x000000e0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_ki_lo_SHIFT        5
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_ki_lo_DEFAULT      0x00000003

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: spare [04:01] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_spare_MASK           0x0000001e
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_spare_SHIFT          1
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_spare_DEFAULT        0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R01 :: i_refclk_sel [00:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_refclk_sel_MASK    0x00000001
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_refclk_sel_SHIFT   0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R01_i_refclk_sel_DEFAULT 0x00000001

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R02 - LO PLL R02
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R02 :: s_p_a_r_e_L02 [31:10] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_s_p_a_r_e_L02_MASK   0xfffffc00
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_s_p_a_r_e_L02_SHIFT  10
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_s_p_a_r_e_L02_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R02 :: i_ndiv_int_lo [09:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_i_ndiv_int_lo_MASK   0x000003ff
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_i_ndiv_int_lo_SHIFT  0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R02_i_ndiv_int_lo_DEFAULT 0x00000030

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R03 - LO PLL R03
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_60_54 [31:25] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_60_54_MASK 0xfe000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_60_54_SHIFT 25
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_60_54_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_53 [24:24] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_53_MASK   0x01000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_53_SHIFT  24
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_53_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_52 [23:23] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_52_MASK   0x00800000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_52_SHIFT  23
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_52_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_51 [22:22] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_51_MASK   0x00400000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_51_SHIFT  22
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_51_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_50_48 [21:19] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_50_48_MASK 0x00380000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_50_48_SHIFT 19
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_50_48_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_47 [18:18] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_47_MASK   0x00040000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_47_SHIFT  18
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_47_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_46 [17:17] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_46_MASK   0x00020000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_46_SHIFT  17
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_46_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_45 [16:16] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_45_MASK   0x00010000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_45_SHIFT  16
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_45_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_44 [15:15] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_44_MASK   0x00008000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_44_SHIFT  15
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_44_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_43 [14:14] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_43_MASK   0x00004000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_43_SHIFT  14
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_43_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_42_41 [13:12] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_42_41_MASK 0x00003000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_42_41_SHIFT 12
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_42_41_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_40_39 [11:10] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_40_39_MASK 0x00000c00
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_40_39_SHIFT 10
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_40_39_DEFAULT 0x00000002

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_38_35 [09:06] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_38_35_MASK 0x000003c0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_38_35_SHIFT 6
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_38_35_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_34 [05:05] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_34_MASK   0x00000020
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_34_SHIFT  5
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_34_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_33 [04:04] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_33_MASK   0x00000010
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_33_SHIFT  4
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_33_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R03 :: i_pll_ctrl_32_29 [03:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_32_29_MASK 0x0000000f
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_32_29_SHIFT 0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R03_i_pll_ctrl_32_29_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R04 - LO PLL R04
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_63_61 [31:29] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_63_61_MASK 0xe0000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_63_61_SHIFT 29
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_63_61_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_28 [28:28] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_28_MASK   0x10000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_28_SHIFT  28
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_28_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_27 [27:27] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_27_MASK   0x08000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_27_SHIFT  27
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_27_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_26 [26:26] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_26_MASK   0x04000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_26_SHIFT  26
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_26_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_25 [25:25] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_25_MASK   0x02000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_25_SHIFT  25
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_25_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_24 [24:24] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_24_MASK   0x01000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_24_SHIFT  24
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_24_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_23_21 [23:21] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_23_21_MASK 0x00e00000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_23_21_SHIFT 21
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_23_21_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_20_19 [20:19] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_20_19_MASK 0x00180000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_20_19_SHIFT 19
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_20_19_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_18 [18:18] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_18_MASK   0x00040000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_18_SHIFT  18
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_18_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_17 [17:17] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_17_MASK   0x00020000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_17_SHIFT  17
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_17_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_16 [16:16] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_16_MASK   0x00010000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_16_SHIFT  16
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_16_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R04 :: i_pll_ctrl_15_0 [15:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_15_0_MASK 0x0000ffff
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_15_0_SHIFT 0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R04_i_pll_ctrl_15_0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R05 - LO PLL R05
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: s_p_a_r_e_L05 [31:31] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_s_p_a_r_e_L05_MASK   0x80000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_s_p_a_r_e_L05_SHIFT  31
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_s_p_a_r_e_L05_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_ldo_ctrl [30:25] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_ldo_ctrl_MASK      0x7e000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_ldo_ctrl_SHIFT     25
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_ldo_ctrl_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_mdel_ch [24:19] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_mdel_ch_MASK       0x01f80000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_mdel_ch_SHIFT      19
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_mdel_ch_DEFAULT    0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_byp_en_ch [18:13] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_byp_en_ch_MASK     0x0007e000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_byp_en_ch_SHIFT    13
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_byp_en_ch_DEFAULT  0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_hold_ch_all [12:12] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_all_MASK   0x00001000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_all_SHIFT  12
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_all_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_hold_ch [11:06] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_MASK       0x00000fc0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_SHIFT      6
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_hold_ch_DEFAULT    0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R05 :: i_enableb_ch [05:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_enableb_ch_MASK    0x0000003f
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_enableb_ch_SHIFT   0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R05_i_enableb_ch_DEFAULT 0x0000003f

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R06 - LO PLL R06
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R06 :: i_ch3_mdiv [31:24] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch3_mdiv_MASK      0xff000000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch3_mdiv_SHIFT     24
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch3_mdiv_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R06 :: i_ch2_mdiv [23:16] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch2_mdiv_MASK      0x00ff0000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch2_mdiv_SHIFT     16
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch2_mdiv_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R06 :: i_ch1_mdiv [15:08] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch1_mdiv_MASK      0x0000ff00
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch1_mdiv_SHIFT     8
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch1_mdiv_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R06 :: i_ch0_mdiv [07:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch0_mdiv_MASK      0x000000ff
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch0_mdiv_SHIFT     0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R06_i_ch0_mdiv_DEFAULT   0x00000000

/***************************************************************************
 *BRST_RX_LOPLL_WRITE_DATA_R07 - LO PLL R07
 ***************************************************************************/
/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: s_p_a_r_e_L07 [31:20] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_s_p_a_r_e_L07_MASK   0xfff00000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_s_p_a_r_e_L07_SHIFT  20
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_s_p_a_r_e_L07_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_post_resetb [19:19] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_post_resetb_MASK   0x00080000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_post_resetb_SHIFT  19
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_post_resetb_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_resetb_lopll [18:18] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_resetb_lopll_MASK  0x00040000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_resetb_lopll_SHIFT 18
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_resetb_lopll_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_pwron_lopll [17:17] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_lopll_MASK   0x00020000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_lopll_SHIFT  17
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_lopll_DEFAULT 0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_pwron_ldo [16:16] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_ldo_MASK     0x00010000
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_ldo_SHIFT    16
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_pwron_ldo_DEFAULT  0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_ch4_mdiv [15:08] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch4_mdiv_MASK      0x0000ff00
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch4_mdiv_SHIFT     8
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch4_mdiv_DEFAULT   0x00000000

/* TRX :: BRST_RX_LOPLL_WRITE_DATA_R07 :: i_ch5_mdiv [07:00] */
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch5_mdiv_MASK      0x000000ff
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch5_mdiv_SHIFT     0
#define BCHP_TRX_BRST_RX_LOPLL_WRITE_DATA_R07_i_ch5_mdiv_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R01 - XTAL PLL R01
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: s_p_a_r_e_X01 [31:23] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_s_p_a_r_e_X01_MASK 0xff800000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_s_p_a_r_e_X01_SHIFT 23
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_s_p_a_r_e_X01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: pdiv [22:19] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_pdiv_MASK         0x00780000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_pdiv_SHIFT        19
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_pdiv_DEFAULT      0x00000001

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: test_enable [18:18] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_enable_MASK  0x00040000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_enable_SHIFT 18
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_enable_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: test_sel [17:15] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_sel_MASK     0x00038000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_sel_SHIFT    15
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_test_sel_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: output_sel [14:12] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_output_sel_MASK   0x00007000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_output_sel_SHIFT  12
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_output_sel_DEFAULT 0x00000005

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: kp [11:08] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_kp_MASK           0x00000f00
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_kp_SHIFT          8
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_kp_DEFAULT        0x00000005

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: ki [07:05] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_ki_MASK           0x000000e0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_ki_SHIFT          5
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_ki_DEFAULT        0x00000003

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: spare [04:01] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_spare_MASK        0x0000001e
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_spare_SHIFT       1
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_spare_DEFAULT     0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R01 :: refclk_sel_xtal_pll [00:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_refclk_sel_xtal_pll_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_refclk_sel_xtal_pll_SHIFT 0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R01_refclk_sel_xtal_pll_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R02 - XTAL PLL R02
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R02 :: s_p_a_r_e_X02 [31:10] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_s_p_a_r_e_X02_MASK 0xfffffc00
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_s_p_a_r_e_X02_SHIFT 10
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_s_p_a_r_e_X02_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R02 :: ndiv_int [09:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_ndiv_int_MASK     0x000003ff
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_ndiv_int_SHIFT    0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R02_ndiv_int_DEFAULT  0x00000032

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R03 - XTAL PLL R03
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_60_54 [31:25] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_60_54_MASK 0xfe000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_60_54_SHIFT 25
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_60_54_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_53 [24:24] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_53_MASK  0x01000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_53_SHIFT 24
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_53_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_52 [23:23] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_52_MASK  0x00800000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_52_SHIFT 23
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_52_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_51 [22:22] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_51_MASK  0x00400000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_51_SHIFT 22
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_51_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_50_48 [21:19] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_50_48_MASK 0x00380000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_50_48_SHIFT 19
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_50_48_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_47 [18:18] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_47_MASK  0x00040000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_47_SHIFT 18
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_47_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_46 [17:17] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_46_MASK  0x00020000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_46_SHIFT 17
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_46_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_45 [16:16] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_45_MASK  0x00010000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_45_SHIFT 16
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_45_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_44 [15:15] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_44_MASK  0x00008000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_44_SHIFT 15
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_44_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_43 [14:14] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_43_MASK  0x00004000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_43_SHIFT 14
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_43_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_42_41 [13:12] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_42_41_MASK 0x00003000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_42_41_SHIFT 12
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_42_41_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_40_39 [11:10] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_40_39_MASK 0x00000c00
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_40_39_SHIFT 10
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_40_39_DEFAULT 0x00000002

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_38_35 [09:06] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_38_35_MASK 0x000003c0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_38_35_SHIFT 6
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_38_35_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_34 [05:05] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_34_MASK  0x00000020
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_34_SHIFT 5
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_34_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_33 [04:04] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_33_MASK  0x00000010
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_33_SHIFT 4
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_33_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R03 :: pll_ctrl_32_29 [03:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_32_29_MASK 0x0000000f
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_32_29_SHIFT 0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R03_pll_ctrl_32_29_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R04 - XTAL PLL R04
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_63_61 [31:29] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_63_61_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_63_61_SHIFT 29
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_63_61_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_28 [28:28] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_28_MASK  0x10000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_28_SHIFT 28
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_28_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_27 [27:27] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_27_MASK  0x08000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_27_SHIFT 27
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_27_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_26 [26:26] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_26_MASK  0x04000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_26_SHIFT 26
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_26_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_25 [25:25] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_25_MASK  0x02000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_25_SHIFT 25
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_25_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_24 [24:24] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_24_MASK  0x01000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_24_SHIFT 24
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_24_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_23_21 [23:21] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_23_21_MASK 0x00e00000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_23_21_SHIFT 21
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_23_21_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_20_19 [20:19] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_20_19_MASK 0x00180000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_20_19_SHIFT 19
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_20_19_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_18 [18:18] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_18_MASK  0x00040000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_18_SHIFT 18
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_18_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_17 [17:17] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_17_MASK  0x00020000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_17_SHIFT 17
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_17_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_16 [16:16] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_16_MASK  0x00010000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_16_SHIFT 16
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_16_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R04 :: pll_ctrl_15_0 [15:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_15_0_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_15_0_SHIFT 0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R04_pll_ctrl_15_0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R05 - XTAL PLL R05
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: s_p_a_r_e_X05 [31:31] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_s_p_a_r_e_X05_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_s_p_a_r_e_X05_SHIFT 31
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_s_p_a_r_e_X05_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: ldo_ctrl [30:25] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_ldo_ctrl_MASK     0x7e000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_ldo_ctrl_SHIFT    25
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_ldo_ctrl_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: mdel_ch [24:19] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_mdel_ch_MASK      0x01f80000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_mdel_ch_SHIFT     19
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_mdel_ch_DEFAULT   0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: byp_en_ch [18:13] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_byp_en_ch_MASK    0x0007e000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_byp_en_ch_SHIFT   13
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_byp_en_ch_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: hold_ch_all [12:12] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_all_MASK  0x00001000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_all_SHIFT 12
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_all_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: hold_ch [11:06] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_MASK      0x00000fc0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_SHIFT     6
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_hold_ch_DEFAULT   0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R05 :: enableb_ch [05:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_enableb_ch_MASK   0x0000003f
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_enableb_ch_SHIFT  0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R05_enableb_ch_DEFAULT 0x0000001f

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R06 - XTAL PLL R06
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R06 :: ch3_mdiv [31:24] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch3_mdiv_MASK     0xff000000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch3_mdiv_SHIFT    24
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch3_mdiv_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R06 :: ch2_mdiv [23:16] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch2_mdiv_MASK     0x00ff0000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch2_mdiv_SHIFT    16
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch2_mdiv_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R06 :: ch1_mdiv [15:08] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch1_mdiv_MASK     0x0000ff00
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch1_mdiv_SHIFT    8
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch1_mdiv_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R06 :: ch0_mdiv [07:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch0_mdiv_MASK     0x000000ff
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch0_mdiv_SHIFT    0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R06_ch0_mdiv_DEFAULT  0x00000000

/***************************************************************************
 *BRST_CMN_XTALPLL_WRITE_DATA_R07 - XTAL PLL R07
 ***************************************************************************/
/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: s_p_a_r_e_X07 [31:20] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_s_p_a_r_e_X07_MASK 0xfff00000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_s_p_a_r_e_X07_SHIFT 20
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_s_p_a_r_e_X07_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: post_resetb [19:19] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_post_resetb_MASK  0x00080000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_post_resetb_SHIFT 19
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_post_resetb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: resetb [18:18] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_resetb_MASK       0x00040000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_resetb_SHIFT      18
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_resetb_DEFAULT    0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: pwron [17:17] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_MASK        0x00020000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_SHIFT       17
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_DEFAULT     0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: pwron_ldo [16:16] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_ldo_MASK    0x00010000
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_ldo_SHIFT   16
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_pwron_ldo_DEFAULT 0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: ch4_mdiv [15:08] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch4_mdiv_MASK     0x0000ff00
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch4_mdiv_SHIFT    8
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch4_mdiv_DEFAULT  0x00000000

/* TRX :: BRST_CMN_XTALPLL_WRITE_DATA_R07 :: ch5_mdiv [07:00] */
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch5_mdiv_MASK     0x000000ff
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch5_mdiv_SHIFT    0
#define BCHP_TRX_BRST_CMN_XTALPLL_WRITE_DATA_R07_ch5_mdiv_DEFAULT  0x00000036

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R01 - WBDAC control R01
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: s_p_a_r_e_D01 [31:29] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_s_p_a_r_e_D01_MASK   0xe0000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_s_p_a_r_e_D01_SHIFT  29
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_s_p_a_r_e_D01_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: DAC_pbo_hv [28:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_DAC_pbo_hv_MASK      0x1f000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_DAC_pbo_hv_SHIFT     24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_DAC_pbo_hv_DEFAULT   0x00000019

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: cfg_hv_7_6 [23:22] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_7_6_MASK      0x00c00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_7_6_SHIFT     22
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_7_6_DEFAULT   0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: cfg_hv_5_4 [21:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_5_4_MASK      0x00300000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_5_4_SHIFT     20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_5_4_DEFAULT   0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: cfg_hv_3_2 [19:18] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_3_2_MASK      0x000c0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_3_2_SHIFT     18
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_cfg_hv_3_2_DEFAULT   0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: spare2 [17:14] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare2_MASK          0x0003c000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare2_SHIFT         14
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare2_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: dac_gain_hv [13:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_dac_gain_hv_MASK     0x00003f00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_dac_gain_hv_SHIFT    8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_dac_gain_hv_DEFAULT  0x0000003f

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: spare1 [07:07] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare1_MASK          0x00000080
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare1_SHIFT         7
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare1_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: diode_size_hv [06:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_diode_size_hv_MASK   0x00000070
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_diode_size_hv_SHIFT  4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_diode_size_hv_DEFAULT 0x00000007

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: spare0 [03:01] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare0_MASK          0x0000000e
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare0_SHIFT         1
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_spare0_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R01 :: RC_BW_hv [00:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_RC_BW_hv_MASK        0x00000001
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_RC_BW_hv_SHIFT       0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R01_RC_BW_hv_DEFAULT     0x00000000

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R02 - WBDAC control R02
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: s_p_a_r_e_D02 [31:31] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_s_p_a_r_e_D02_MASK   0x80000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_s_p_a_r_e_D02_SHIFT  31
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_s_p_a_r_e_D02_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_latch_BGref_hv [30:28] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_BGref_hv_MASK 0x70000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_BGref_hv_SHIFT 28
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_BGref_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: spare2 [27:27] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare2_MASK          0x08000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare2_SHIFT         27
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare2_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_dec_BGref_hv [26:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_BGref_hv_MASK 0x07000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_BGref_hv_SHIFT 24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_BGref_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_clk_bias_en [23:23] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bias_en_MASK 0x00800000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bias_en_SHIFT 23
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bias_en_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_clk_BGref_hv [22:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_BGref_hv_MASK 0x00700000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_BGref_hv_SHIFT 20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_BGref_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: spare3 [19:17] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare3_MASK          0x000e0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare3_SHIFT         17
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare3_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_ana_bypass_hv [16:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_bypass_hv_MASK 0x00010000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_bypass_hv_SHIFT 16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_bypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_latch_bypass_hv [15:15] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_bypass_hv_MASK 0x00008000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_bypass_hv_SHIFT 15
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_bypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_dec_bypass_hv [14:14] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_bypass_hv_MASK 0x00004000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_bypass_hv_SHIFT 14
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_bypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_clk_bypass_hv [13:13] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bypass_hv_MASK 0x00002000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bypass_hv_SHIFT 13
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_bypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_ser_bypass_hv [12:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_bypass_hv_MASK 0x00001000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_bypass_hv_SHIFT 12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_bypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: spare4 [11:09] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare4_MASK          0x00000e00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare4_SHIFT         9
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_spare4_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: clk_D2C_pup_hv [08:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_D2C_pup_hv_MASK  0x00000100
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_D2C_pup_hv_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_D2C_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: clk_mux_pup_hv [07:07] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_mux_pup_hv_MASK  0x00000080
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_mux_pup_hv_SHIFT 7
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_clk_mux_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: ext_clk_buf_pup_hv [06:06] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_ext_clk_buf_pup_hv_MASK 0x00000040
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_ext_clk_buf_pup_hv_SHIFT 6
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_ext_clk_buf_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_ser_pup_hv [05:05] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_pup_hv_MASK  0x00000020
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_pup_hv_SHIFT 5
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ser_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_ana_pup_hv [04:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_pup_hv_MASK  0x00000010
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_pup_hv_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_ana_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_latch_pup_hv [03:03] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_pup_hv_MASK 0x00000008
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_pup_hv_SHIFT 3
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_latch_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_dec_pup_hv [02:02] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_pup_hv_MASK  0x00000004
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_pup_hv_SHIFT 2
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_dec_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: LDO_clk_pup_hv [01:01] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_pup_hv_MASK  0x00000002
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_pup_hv_SHIFT 1
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_LDO_clk_pup_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R02 :: TXDAC_pup_hv [00:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_TXDAC_pup_hv_MASK    0x00000001
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_TXDAC_pup_hv_SHIFT   0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R02_TXDAC_pup_hv_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R03 - WBDAC control R03
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_ana_Rbleed_hv [31:28] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_Rbleed_hv_MASK 0xf0000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_Rbleed_hv_SHIFT 28
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_Rbleed_hv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_latch_Rbleed_hv [27:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_Rbleed_hv_MASK 0x0f000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_Rbleed_hv_SHIFT 24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_Rbleed_hv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_dec_Rbleed_hv [23:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_Rbleed_hv_MASK 0x00f00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_Rbleed_hv_SHIFT 20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_Rbleed_hv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_clk_Rbleed_hv [19:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_Rbleed_hv_MASK 0x000f0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_Rbleed_hv_SHIFT 16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_Rbleed_hv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: spare1 [15:13] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare1_MASK          0x0000e000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare1_SHIFT         13
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare1_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_ser_LPFbypass_hv [12:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_LPFbypass_hv_MASK 0x00001000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_LPFbypass_hv_SHIFT 12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_LPFbypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_ana_LPFbypass_hv [11:11] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_LPFbypass_hv_MASK 0x00000800
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_LPFbypass_hv_SHIFT 11
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_LPFbypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_latch_LPFbypass_hv [10:10] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_LPFbypass_hv_MASK 0x00000400
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_LPFbypass_hv_SHIFT 10
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_latch_LPFbypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_dec_LPFbypass_hv [09:09] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_LPFbypass_hv_MASK 0x00000200
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_LPFbypass_hv_SHIFT 9
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_dec_LPFbypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_clk_LPFbypass_hv [08:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_LPFbypass_hv_MASK 0x00000100
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_LPFbypass_hv_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_clk_LPFbypass_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: spare2 [07:07] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare2_MASK          0x00000080
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare2_SHIFT         7
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare2_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_ana_BGref_hv [06:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_BGref_hv_MASK 0x00000070
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_BGref_hv_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ana_BGref_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: spare3 [03:03] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare3_MASK          0x00000008
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare3_SHIFT         3
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_spare3_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R03 :: LDO_ser_BGref_hv [02:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_BGref_hv_MASK 0x00000007
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_BGref_hv_SHIFT 0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R03_LDO_ser_BGref_hv_DEFAULT 0x00000003

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R04 - WBDAC control R04
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: s_p_a_r_e_D04 [31:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_s_p_a_r_e_D04_MASK   0xfff00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_s_p_a_r_e_D04_SHIFT  20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_s_p_a_r_e_D04_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: mux_rbias_hv [19:18] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rbias_hv_MASK    0x000c0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rbias_hv_SHIFT   18
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rbias_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: mux_ibias_hv [17:17] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_ibias_hv_MASK    0x00020000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_ibias_hv_SHIFT   17
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_ibias_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: mux_rl_hv [16:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rl_hv_MASK       0x00010000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rl_hv_SHIFT      16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_mux_rl_hv_DEFAULT    0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: buf_rbias_hv [15:14] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rbias_hv_MASK    0x0000c000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rbias_hv_SHIFT   14
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rbias_hv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: buf_ibias_hv [13:13] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_ibias_hv_MASK    0x00002000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_ibias_hv_SHIFT   13
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_ibias_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: buf_rl_hv [12:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rl_hv_MASK       0x00001000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rl_hv_SHIFT      12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_buf_rl_hv_DEFAULT    0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: D2C_rbias_hv [11:10] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_rbias_hv_MASK    0x00000c00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_rbias_hv_SHIFT   10
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_rbias_hv_DEFAULT 0x00000002

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: D2C_ibias_hv [09:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_ibias_hv_MASK    0x00000300
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_ibias_hv_SHIFT   8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_D2C_ibias_hv_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: spare2 [07:05] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_spare2_MASK          0x000000e0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_spare2_SHIFT         5
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_spare2_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: clk_mux_sel_hv [04:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_clk_mux_sel_hv_MASK  0x00000010
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_clk_mux_sel_hv_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_clk_mux_sel_hv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R04 :: LDO_ser_Rbleed_hv [03:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_LDO_ser_Rbleed_hv_MASK 0x0000000f
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_LDO_ser_Rbleed_hv_SHIFT 0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R04_LDO_ser_Rbleed_hv_DEFAULT 0x00000001

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R05 - WBDAC control R05
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: s_p_a_r_e_D05 [31:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_s_p_a_r_e_D05_MASK   0xfff00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_s_p_a_r_e_D05_SHIFT  20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_s_p_a_r_e_D05_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: lfsr_clk_edge [19:19] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_lfsr_clk_edge_MASK   0x00080000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_lfsr_clk_edge_SHIFT  19
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_lfsr_clk_edge_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: spare2 [18:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_spare2_MASK          0x0007f000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_spare2_SHIFT         12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_spare2_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clkdiv16_ser_dly_sel_lv [11:10] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_dly_sel_lv_MASK 0x00000c00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_dly_sel_lv_SHIFT 10
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_dly_sel_lv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clkdiv16_dig_dly_sel_lv [09:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_dly_sel_lv_MASK 0x00000300
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_dly_sel_lv_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_dly_sel_lv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clk_ser_dly_sel_lv [07:06] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_ser_dly_sel_lv_MASK 0x000000c0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_ser_dly_sel_lv_SHIFT 6
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_ser_dly_sel_lv_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clk_DAC_dly_sel_lv [05:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_DAC_dly_sel_lv_MASK 0x00000030
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_DAC_dly_sel_lv_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clk_DAC_dly_sel_lv_DEFAULT 0x00000002

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clkdiv16_dig_edge_sel_lv [03:03] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_edge_sel_lv_MASK 0x00000008
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_edge_sel_lv_SHIFT 3
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_dig_edge_sel_lv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: clkdiv16_ser_edge_sel_lv [02:02] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_edge_sel_lv_MASK 0x00000004
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_edge_sel_lv_SHIFT 2
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_clkdiv16_ser_edge_sel_lv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: dummy_trg_en_lv [01:01] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_dummy_trg_en_lv_MASK 0x00000002
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_dummy_trg_en_lv_SHIFT 1
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_dummy_trg_en_lv_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R05 :: WBDAC_rst_lv [00:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_WBDAC_rst_lv_MASK    0x00000001
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_WBDAC_rst_lv_SHIFT   0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R05_WBDAC_rst_lv_DEFAULT 0x00000001

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R06 - WBDAC control R06
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: RST [31:31] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_RST_MASK             0x80000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_RST_SHIFT            31
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_RST_DEFAULT          0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: BYP [30:30] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_BYP_MASK             0x40000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_BYP_SHIFT            30
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_BYP_DEFAULT          0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: spare1 [29:29] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_spare1_MASK          0x20000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_spare1_SHIFT         29
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_spare1_DEFAULT       0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: MSBINV [28:28] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_MSBINV_MASK          0x10000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_MSBINV_SHIFT         28
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_MSBINV_DEFAULT       0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: SUBSAMPLE [27:26] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_SUBSAMPLE_MASK       0x0c000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_SUBSAMPLE_SHIFT      26
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_SUBSAMPLE_DEFAULT    0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: FIFO_LFSR_TEST_EN [25:25] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_TEST_EN_MASK 0x02000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_TEST_EN_SHIFT 25
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_TEST_EN_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: HANDOFF_LFSR_TEST_EN [24:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_TEST_EN_MASK 0x01000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_TEST_EN_SHIFT 24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_TEST_EN_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: FIFO_LFSR_LANE_SEL [23:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_LANE_SEL_MASK 0x00f00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_LANE_SEL_SHIFT 20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_FIFO_LFSR_LANE_SEL_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: HANDOFF_LFSR_LANE_SEL [19:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_LANE_SEL_MASK 0x000f0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_LANE_SEL_SHIFT 16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_HANDOFF_LFSR_LANE_SEL_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_15 [15:15] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_15_MASK 0x00008000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_15_SHIFT 15
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_15_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_14 [14:14] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_14_MASK 0x00004000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_14_SHIFT 14
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_14_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_13 [13:13] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_13_MASK 0x00002000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_13_SHIFT 13
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_13_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_12 [12:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_12_MASK 0x00001000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_12_SHIFT 12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_12_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_11 [11:11] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_11_MASK 0x00000800
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_11_SHIFT 11
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_11_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_10 [10:10] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_10_MASK 0x00000400
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_10_SHIFT 10
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_10_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_9 [09:09] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_9_MASK 0x00000200
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_9_SHIFT 9
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_9_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_8 [08:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_8_MASK 0x00000100
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_8_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_8_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_7 [07:07] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_7_MASK 0x00000080
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_7_SHIFT 7
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_7_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_6 [06:06] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_6_MASK 0x00000040
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_6_SHIFT 6
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_6_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_5 [05:05] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_5_MASK 0x00000020
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_5_SHIFT 5
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_5_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_4 [04:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_4_MASK 0x00000010
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_4_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_4_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_3 [03:03] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_3_MASK 0x00000008
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_3_SHIFT 3
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_3_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_2 [02:02] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_2_MASK 0x00000004
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_2_SHIFT 2
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_2_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_1 [01:01] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_1_MASK 0x00000002
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_1_SHIFT 1
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_1_DEFAULT 0x00000000

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R06 :: NEG_EDGE_SEL_LANE_0 [00:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_0_MASK 0x00000001
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_0_SHIFT 0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R06_NEG_EDGE_SEL_LANE_0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R07 - WBDAC control R07
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_07 [31:28] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_07_MASK 0xf0000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_07_SHIFT 28
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_07_DEFAULT 0x00000007

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_06 [27:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_06_MASK 0x0f000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_06_SHIFT 24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_06_DEFAULT 0x00000006

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_05 [23:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_05_MASK 0x00f00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_05_SHIFT 20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_05_DEFAULT 0x00000005

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_04 [19:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_04_MASK 0x000f0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_04_SHIFT 16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_04_DEFAULT 0x00000004

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_03 [15:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_03_MASK 0x0000f000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_03_SHIFT 12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_03_DEFAULT 0x00000003

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_02 [11:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_02_MASK 0x00000f00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_02_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_02_DEFAULT 0x00000002

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_01 [07:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_01_MASK 0x000000f0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_01_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_01_DEFAULT 0x00000001

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R07 :: LANE_SEL_FOR_LANE_00 [03:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_00_MASK 0x0000000f
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_00_SHIFT 0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R07_LANE_SEL_FOR_LANE_00_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_WBDAC_WRITE_DATA_R08 - WBDAC control R08
 ***************************************************************************/
/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_15 [31:28] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_15_MASK 0xf0000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_15_SHIFT 28
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_15_DEFAULT 0x0000000f

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_14 [27:24] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_14_MASK 0x0f000000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_14_SHIFT 24
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_14_DEFAULT 0x0000000e

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_13 [23:20] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_13_MASK 0x00f00000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_13_SHIFT 20
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_13_DEFAULT 0x0000000d

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_12 [19:16] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_12_MASK 0x000f0000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_12_SHIFT 16
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_12_DEFAULT 0x0000000c

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_11 [15:12] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_11_MASK 0x0000f000
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_11_SHIFT 12
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_11_DEFAULT 0x0000000b

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_10 [11:08] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_10_MASK 0x00000f00
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_10_SHIFT 8
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_10_DEFAULT 0x0000000a

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_09 [07:04] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_09_MASK 0x000000f0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_09_SHIFT 4
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_09_DEFAULT 0x00000009

/* TRX :: BRST_TX_WBDAC_WRITE_DATA_R08 :: LANE_SEL_FOR_LANE_08 [03:00] */
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_08_MASK 0x0000000f
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_08_SHIFT 0
#define BCHP_TRX_BRST_TX_WBDAC_WRITE_DATA_R08_LANE_SEL_FOR_LANE_08_DEFAULT 0x00000008

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R01 - ADC Control R01
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_31_24 [31:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_31_24_MASK     0xff000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_31_24_SHIFT    24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_31_24_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_23 [23:23] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_23_MASK        0x00800000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_23_SHIFT       23
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_23_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_22 [22:22] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_22_MASK        0x00400000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_22_SHIFT       22
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_22_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_21 [21:21] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_21_MASK        0x00200000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_21_SHIFT       21
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_21_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_20 [20:20] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_20_MASK        0x00100000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_20_SHIFT       20
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_20_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_19 [19:19] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_19_MASK        0x00080000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_19_SHIFT       19
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_19_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_18 [18:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_18_MASK        0x00040000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_18_SHIFT       18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_18_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_17 [17:17] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_17_MASK        0x00020000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_17_SHIFT       17
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_17_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_16 [16:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_16_MASK        0x00010000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_16_SHIFT       16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_16_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_15 [15:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_15_MASK        0x00008000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_15_SHIFT       15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_15_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_14 [14:14] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_14_MASK        0x00004000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_14_SHIFT       14
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_14_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_13 [13:13] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_13_MASK        0x00002000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_13_SHIFT       13
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_13_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_12 [12:12] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_12_MASK        0x00001000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_12_SHIFT       12
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_12_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_11 [11:11] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_11_MASK        0x00000800
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_11_SHIFT       11
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_11_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_10 [10:10] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_10_MASK        0x00000400
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_10_SHIFT       10
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_10_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_9 [09:09] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_9_MASK         0x00000200
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_9_SHIFT        9
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_9_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_8 [08:08] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_8_MASK         0x00000100
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_8_SHIFT        8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_8_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_7 [07:07] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_7_MASK         0x00000080
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_7_SHIFT        7
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_7_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_6_4 [06:04] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_6_4_MASK       0x00000070
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_6_4_SHIFT      4
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_6_4_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_3_2 [03:02] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_3_2_MASK       0x0000000c
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_3_2_SHIFT      2
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_3_2_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_1 [01:01] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_1_MASK         0x00000002
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_1_SHIFT        1
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_1_DEFAULT      0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R01 :: i_cntl0_0 [00:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_0_MASK         0x00000001
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_0_SHIFT        0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R01_i_cntl0_0_DEFAULT      0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R02 - ADC Control R02
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_31_30 [31:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_31_30_MASK     0xc0000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_31_30_SHIFT    30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_31_30_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_29_27 [29:27] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_29_27_MASK     0x38000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_29_27_SHIFT    27
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_29_27_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_26_24 [26:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_26_24_MASK     0x07000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_26_24_SHIFT    24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_26_24_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_23_21 [23:21] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_23_21_MASK     0x00e00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_23_21_SHIFT    21
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_23_21_DEFAULT  0x00000002

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_20_17 [20:17] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_20_17_MASK     0x001e0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_20_17_SHIFT    17
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_20_17_DEFAULT  0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_16_15 [16:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_16_15_MASK     0x00018000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_16_15_SHIFT    15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_16_15_DEFAULT  0x00000002

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_14_11 [14:11] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_14_11_MASK     0x00007800
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_14_11_SHIFT    11
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_14_11_DEFAULT  0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_10_8 [10:08] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_10_8_MASK      0x00000700
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_10_8_SHIFT     8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_10_8_DEFAULT   0x00000002

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_7_4 [07:04] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_7_4_MASK       0x000000f0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_7_4_SHIFT      4
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_7_4_DEFAULT    0x00000008

/* TRX :: BRST_RX_ADC_WRITE_DATA_R02 :: i_cntl1_3_0 [03:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_3_0_MASK       0x0000000f
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_3_0_SHIFT      0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R02_i_cntl1_3_0_DEFAULT    0x00000005

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R03 - ADC Control R03
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_31_30 [31:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_31_30_MASK     0xc0000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_31_30_SHIFT    30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_31_30_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_29_28 [29:28] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_29_28_MASK     0x30000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_29_28_SHIFT    28
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_29_28_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_27_26 [27:26] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_27_26_MASK     0x0c000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_27_26_SHIFT    26
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_27_26_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_25_24 [25:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_25_24_MASK     0x03000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_25_24_SHIFT    24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_25_24_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_23_22 [23:22] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_23_22_MASK     0x00c00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_23_22_SHIFT    22
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_23_22_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_21_20 [21:20] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_21_20_MASK     0x00300000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_21_20_SHIFT    20
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_21_20_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_19_18 [19:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_19_18_MASK     0x000c0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_19_18_SHIFT    18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_19_18_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_17_15 [17:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_17_15_MASK     0x00038000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_17_15_SHIFT    15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_17_15_DEFAULT  0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_14_12 [14:12] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_14_12_MASK     0x00007000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_14_12_SHIFT    12
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_14_12_DEFAULT  0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_11_9 [11:09] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_11_9_MASK      0x00000e00
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_11_9_SHIFT     9
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_11_9_DEFAULT   0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_8_6 [08:06] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_8_6_MASK       0x000001c0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_8_6_SHIFT      6
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_8_6_DEFAULT    0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_5_3 [05:03] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_5_3_MASK       0x00000038
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_5_3_SHIFT      3
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_5_3_DEFAULT    0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R03 :: i_cntl2_2_0 [02:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_2_0_MASK       0x00000007
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_2_0_SHIFT      0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R03_i_cntl2_2_0_DEFAULT    0x00000004

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R04 - ADC Control R04
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_31 [31:31] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_31_MASK        0x80000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_31_SHIFT       31
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_31_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_30 [30:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_30_MASK        0x40000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_30_SHIFT       30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_30_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_29_28 [29:28] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_29_28_MASK     0x30000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_29_28_SHIFT    28
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_29_28_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_27_26 [27:26] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_27_26_MASK     0x0c000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_27_26_SHIFT    26
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_27_26_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_25_20 [25:20] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_25_20_MASK     0x03f00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_25_20_SHIFT    20
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_25_20_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_19_16 [19:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_19_16_MASK     0x000f0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_19_16_SHIFT    16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_19_16_DEFAULT  0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_15_14 [15:14] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_15_14_MASK     0x0000c000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_15_14_SHIFT    14
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_15_14_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_13_11 [13:11] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_13_11_MASK     0x00003800
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_13_11_SHIFT    11
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_13_11_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_10_8 [10:08] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_10_8_MASK      0x00000700
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_10_8_SHIFT     8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_10_8_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_7_5 [07:05] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_7_5_MASK       0x000000e0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_7_5_SHIFT      5
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_7_5_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_4_2 [04:02] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_4_2_MASK       0x0000001c
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_4_2_SHIFT      2
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_4_2_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R04 :: i_cntl3_1_0 [01:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_1_0_MASK       0x00000003
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_1_0_SHIFT      0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R04_i_cntl3_1_0_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R05 - ADC Control R05
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_31_28 [31:28] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_31_28_MASK     0xf0000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_31_28_SHIFT    28
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_31_28_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_27_25 [27:25] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_27_25_MASK     0x0e000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_27_25_SHIFT    25
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_27_25_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_24 [24:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_24_MASK        0x01000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_24_SHIFT       24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_24_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_23_21 [23:21] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_23_21_MASK     0x00e00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_23_21_SHIFT    21
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_23_21_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_20 [20:20] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_20_MASK        0x00100000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_20_SHIFT       20
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_20_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_19 [19:19] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_19_MASK        0x00080000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_19_SHIFT       19
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_19_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_18_15 [18:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_18_15_MASK     0x00078000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_18_15_SHIFT    15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_18_15_DEFAULT  0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_14_12 [14:12] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_14_12_MASK     0x00007000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_14_12_SHIFT    12
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_14_12_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_11_9 [11:09] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_11_9_MASK      0x00000e00
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_11_9_SHIFT     9
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_11_9_DEFAULT   0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_8_6 [08:06] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_8_6_MASK       0x000001c0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_8_6_SHIFT      6
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_8_6_DEFAULT    0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_5_3 [05:03] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_5_3_MASK       0x00000038
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_5_3_SHIFT      3
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_5_3_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_2_1 [02:01] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_2_1_MASK       0x00000006
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_2_1_SHIFT      1
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_2_1_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R05 :: i_cntl4_0 [00:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_0_MASK         0x00000001
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_0_SHIFT        0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R05_i_cntl4_0_DEFAULT      0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R06 - ADC Control R06
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_31 [31:31] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_31_MASK        0x80000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_31_SHIFT       31
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_31_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_30_29 [30:29] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_30_29_MASK     0x60000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_30_29_SHIFT    29
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_30_29_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_28_26 [28:26] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_28_26_MASK     0x1c000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_28_26_SHIFT    26
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_28_26_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_25_23 [25:23] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_25_23_MASK     0x03800000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_25_23_SHIFT    23
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_25_23_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_22_16 [22:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_22_16_MASK     0x007f0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_22_16_SHIFT    16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_22_16_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_15_13 [15:13] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_15_13_MASK     0x0000e000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_15_13_SHIFT    13
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_15_13_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_12_6 [12:06] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_12_6_MASK      0x00001fc0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_12_6_SHIFT     6
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_12_6_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_5_3 [05:03] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_5_3_MASK       0x00000038
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_5_3_SHIFT      3
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_5_3_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R06 :: i_cntl5_2_0 [02:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_2_0_MASK       0x00000007
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_2_0_SHIFT      0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R06_i_cntl5_2_0_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R07 - ADC Control R07
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R07 :: i_cntl6_31_16 [31:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_31_16_MASK     0xffff0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_31_16_SHIFT    16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_31_16_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R07 :: i_cntl6_15_0 [15:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_15_0_MASK      0x0000ffff
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_15_0_SHIFT     0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R07_i_cntl6_15_0_DEFAULT   0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R08 - ADC Control R08
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_31 [31:31] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_31_MASK        0x80000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_31_SHIFT       31
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_31_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_30 [30:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_30_MASK        0x40000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_30_SHIFT       30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_30_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_29 [29:29] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_29_MASK        0x20000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_29_SHIFT       29
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_29_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_28 [28:28] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_28_MASK        0x10000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_28_SHIFT       28
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_28_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_27_18 [27:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_27_18_MASK     0x0ffc0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_27_18_SHIFT    18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_27_18_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_17_16 [17:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_17_16_MASK     0x00030000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_17_16_SHIFT    16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_17_16_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R08 :: i_cntl7_15_0 [15:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_15_0_MASK      0x0000ffff
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_15_0_SHIFT     0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R08_i_cntl7_15_0_DEFAULT   0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATA_R09 - ADC Control R09
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATA_R09 :: s_p_a_r_e_A09 [31:03] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_s_p_a_r_e_A09_MASK     0xfffffff8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_s_p_a_r_e_A09_SHIFT    3
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_s_p_a_r_e_A09_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R09 :: ADC_digisum_resetb [02:02] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_digisum_resetb_MASK 0x00000004
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_digisum_resetb_SHIFT 2
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_digisum_resetb_DEFAULT 0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R09 :: ADC_pwrup [01:01] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_pwrup_MASK         0x00000002
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_pwrup_SHIFT        1
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_pwrup_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATA_R09 :: ADC_resetb [00:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_resetb_MASK        0x00000001
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_resetb_SHIFT       0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATA_R09_ADC_resetb_DEFAULT     0x00000000

/***************************************************************************
 *BRST_CMN_AUX_WRITE_DATA_R01 - AUX Control R01
 ***************************************************************************/
/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: s_p_a_r_e_A01 [31:29] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_s_p_a_r_e_A01_MASK    0xe0000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_s_p_a_r_e_A01_SHIFT   29
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_s_p_a_r_e_A01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_CK_enable_1p0 [28:28] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_CK_enable_1p0_MASK 0x10000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_CK_enable_1p0_SHIFT 28
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_CK_enable_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ECD_enable_1p0 [27:27] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ECD_enable_1p0_MASK 0x08000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ECD_enable_1p0_SHIFT 27
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ECD_enable_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_counter_en_1p0 [26:26] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_counter_en_1p0_MASK 0x04000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_counter_en_1p0_SHIFT 26
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_counter_en_1p0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_resetb_clk_1p0 [25:25] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_clk_1p0_MASK 0x02000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_clk_1p0_SHIFT 25
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_clk_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_resetb_data_1p0 [24:24] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_data_1p0_MASK 0x01000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_data_1p0_SHIFT 24
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_resetb_data_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_23_21 [23:21] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_23_21_MASK 0x00e00000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_23_21_SHIFT 21
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_23_21_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_21_19 [20:19] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_21_19_MASK 0x00180000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_21_19_SHIFT 19
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_21_19_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_18_17 [18:17] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_18_17_MASK 0x00060000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_18_17_SHIFT 17
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_18_17_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_16_15 [16:15] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_16_15_MASK 0x00018000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_16_15_SHIFT 15
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_16_15_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_14_13 [14:13] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_14_13_MASK 0x00006000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_14_13_SHIFT 13
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_14_13_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_12_11 [12:11] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_12_11_MASK 0x00001800
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_12_11_SHIFT 11
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_12_11_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_10_9 [10:09] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_10_9_MASK 0x00000600
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_10_9_SHIFT 9
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_10_9_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_8_6 [08:06] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_8_6_MASK 0x000001c0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_8_6_SHIFT 6
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_8_6_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_5 [05:05] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_5_MASK 0x00000020
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_5_SHIFT 5
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_5_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_4 [04:04] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_4_MASK 0x00000010
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_4_SHIFT 4
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_4_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_3_2 [03:02] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_3_2_MASK 0x0000000c
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_3_2_SHIFT 2
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_3_2_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R01 :: RSSI_ADC_config_1p0_1_0 [01:00] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_1_0_MASK 0x00000003
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_1_0_SHIFT 0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R01_RSSI_ADC_config_1p0_1_0_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_AUX_WRITE_DATA_R02 - AUX Control R02
 ***************************************************************************/
/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: bias_pwrup_1p0 [31:31] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bias_pwrup_1p0_MASK   0x80000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bias_pwrup_1p0_SHIFT  31
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bias_pwrup_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: bg_core_adj_1p0 [30:28] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bg_core_adj_1p0_MASK  0x70000000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bg_core_adj_1p0_SHIFT 28
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_bg_core_adj_1p0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: Iabs_trim_1p0 [27:21] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_Iabs_trim_1p0_MASK    0x0fe00000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_Iabs_trim_1p0_SHIFT   21
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_Iabs_trim_1p0_DEFAULT 0x00000029

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: spare1 [20:16] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare1_MASK           0x001f0000
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare1_SHIFT          16
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare1_DEFAULT        0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: RSSI_counter_1p0_11_0 [15:04] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_RSSI_counter_1p0_11_0_MASK 0x0000fff0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_RSSI_counter_1p0_11_0_SHIFT 4
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_RSSI_counter_1p0_11_0_DEFAULT 0x0000000f

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: spare [03:03] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare_MASK            0x00000008
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare_SHIFT           3
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_spare_DEFAULT         0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: ToneGen_pUP_1p0 [02:02] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_ToneGen_pUP_1p0_MASK  0x00000004
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_ToneGen_pUP_1p0_SHIFT 2
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_ToneGen_pUP_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: LB_SF_pUP_1p0 [01:01] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_pUP_1p0_MASK    0x00000002
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_pUP_1p0_SHIFT   1
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_pUP_1p0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R02 :: LB_SF_Bias_pUP_1p0 [00:00] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_Bias_pUP_1p0_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_Bias_pUP_1p0_SHIFT 0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R02_LB_SF_Bias_pUP_1p0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_AUX_WRITE_DATA_R03 - AUX Control R03
 ***************************************************************************/
/* TRX :: BRST_CMN_AUX_WRITE_DATA_R03 :: AUX_cntl3 [31:05] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_AUX_cntl3_MASK        0xffffffe0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_AUX_cntl3_SHIFT       5
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_AUX_cntl3_DEFAULT     0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R03 :: ToneGen_EN [04:04] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_ToneGen_EN_MASK       0x00000010
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_ToneGen_EN_SHIFT      4
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_ToneGen_EN_DEFAULT    0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R03 :: spare1 [03:02] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare1_MASK           0x0000000c
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare1_SHIFT          2
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare1_DEFAULT        0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R03 :: LB_EN [01:01] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_LB_EN_MASK            0x00000002
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_LB_EN_SHIFT           1
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_LB_EN_DEFAULT         0x00000000

/* TRX :: BRST_CMN_AUX_WRITE_DATA_R03 :: spare [00:00] */
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare_MASK            0x00000001
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare_SHIFT           0
#define BCHP_TRX_BRST_CMN_AUX_WRITE_DATA_R03_spare_DEFAULT         0x00000000

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R01 - RX Control R01
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: RSSI_LDO_Itail_sel [31:30] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Itail_sel_MASK 0xc0000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Itail_sel_SHIFT 30
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Itail_sel_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: RSSI_LDO_Vref_sel [29:28] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Vref_sel_MASK  0x30000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Vref_sel_SHIFT 28
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_Vref_sel_DEFAULT 0x00000003

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: RSSI_LDO_bleed_sel [27:25] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_bleed_sel_MASK 0x0e000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_bleed_sel_SHIFT 25
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RSSI_LDO_bleed_sel_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: spare1 [24:22] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare1_MASK             0x01c00000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare1_SHIFT            22
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare1_DEFAULT          0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: ConnectRFPGA [21:21] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_ConnectRFPGA_MASK       0x00200000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_ConnectRFPGA_SHIFT      21
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_ConnectRFPGA_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: vcm_RFPGA [20:17] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_vcm_RFPGA_MASK          0x001e0000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_vcm_RFPGA_SHIFT         17
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_vcm_RFPGA_DEFAULT       0x00000008

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: PVTtrack_EN [16:16] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_PVTtrack_EN_MASK        0x00010000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_PVTtrack_EN_SHIFT       16
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_PVTtrack_EN_DEFAULT     0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: spare [15:06] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare_MASK              0x0000ffc0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare_SHIFT             6
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_spare_DEFAULT           0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: swHPF_1p8 [05:03] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_swHPF_1p8_MASK          0x00000038
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_swHPF_1p8_SHIFT         3
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_swHPF_1p8_DEFAULT       0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R01 :: RFPGA_LB_EN_1p8 [02:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RFPGA_LB_EN_1p8_MASK    0x00000007
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RFPGA_LB_EN_1p8_SHIFT   0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R01_RFPGA_LB_EN_1p8_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R02 - RX Control R02
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: s_p_a_r_e_R02 [31:31] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_s_p_a_r_e_R02_MASK      0x80000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_s_p_a_r_e_R02_SHIFT     31
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_s_p_a_r_e_R02_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: Gain_RFPGA [30:25] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_Gain_RFPGA_MASK         0x7e000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_Gain_RFPGA_SHIFT        25
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_Gain_RFPGA_DEFAULT      0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: spare2 [24:08] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare2_MASK             0x01ffff00
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare2_SHIFT            8
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare2_DEFAULT          0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_reset_1p0 [07:07] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_reset_1p0_MASK    0x00000080
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_reset_1p0_SHIFT   7
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_reset_1p0_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_start_1p0 [06:06] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_start_1p0_MASK    0x00000040
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_start_1p0_SHIFT   6
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_start_1p0_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: spare1 [05:05] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare1_MASK             0x00000020
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare1_SHIFT            5
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare1_DEFAULT          0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_PreSel_1p0 [04:04] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_PreSel_1p0_MASK   0x00000010
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_PreSel_1p0_SHIFT  4
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_PreSel_1p0_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_two_1p0 [03:03] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_two_1p0_MASK      0x00000008
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_two_1p0_SHIFT     3
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_two_1p0_DEFAULT   0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_six_1p0 [02:02] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_six_1p0_MASK      0x00000004
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_six_1p0_SHIFT     2
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_six_1p0_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: logen_Qneg_1p0 [01:01] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_Qneg_1p0_MASK     0x00000002
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_Qneg_1p0_SHIFT    1
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_logen_Qneg_1p0_DEFAULT  0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R02 :: spare [00:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare_MASK              0x00000001
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare_SHIFT             0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R02_spare_DEFAULT           0x00000000

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R03 - RX Control R03
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: s_p_a_r_e_R03 [31:28] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_s_p_a_r_e_R03_MASK      0xf0000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_s_p_a_r_e_R03_SHIFT     28
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_s_p_a_r_e_R03_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: D2D_ibias_1p8 [27:26] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_ibias_1p8_MASK      0x0c000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_ibias_1p8_SHIFT     26
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_ibias_1p8_DEFAULT   0x00000003

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: D2D_rbias_1p8 [25:24] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_rbias_1p8_MASK      0x03000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_rbias_1p8_SHIFT     24
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_rbias_1p8_DEFAULT   0x00000002

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: D2D_LDO_Itail_sel_1p8 [23:22] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Itail_sel_1p8_MASK 0x00c00000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Itail_sel_1p8_SHIFT 22
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Itail_sel_1p8_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: D2D_LDO_Vref_sel_1p8 [21:20] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Vref_sel_1p8_MASK 0x00300000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Vref_sel_1p8_SHIFT 20
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_Vref_sel_1p8_DEFAULT 0x00000003

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: D2D_LDO_bleed_sel_1p8 [19:17] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_bleed_sel_1p8_MASK 0x000e0000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_bleed_sel_1p8_SHIFT 17
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_D2D_LDO_bleed_sel_1p8_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_LDO_Itail_sel_1p8 [16:15] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Itail_sel_1p8_MASK 0x00018000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Itail_sel_1p8_SHIFT 15
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Itail_sel_1p8_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_LDO_Vref_sel_1p8 [14:13] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Vref_sel_1p8_MASK 0x00006000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Vref_sel_1p8_SHIFT 13
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_Vref_sel_1p8_DEFAULT 0x00000003

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_LDO_bleed_sel_1p8 [12:10] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_bleed_sel_1p8_MASK 0x00001c00
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_bleed_sel_1p8_SHIFT 10
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_LDO_bleed_sel_1p8_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_const_I_sel_1p8 [09:09] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_const_I_sel_1p8_MASK 0x00000200
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_const_I_sel_1p8_SHIFT 9
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_const_I_sel_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_VCMLO_1p8 [08:06] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMLO_1p8_MASK      0x000001c0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMLO_1p8_SHIFT     6
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMLO_1p8_DEFAULT   0x00000004

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_VCMout_1p8 [05:03] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMout_1p8_MASK     0x00000038
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMout_1p8_SHIFT    3
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMout_1p8_DEFAULT  0x00000004

/* TRX :: BRST_RX_RX_WRITE_DATA_R03 :: MIX_VCMin_1p8 [02:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMin_1p8_MASK      0x00000007
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMin_1p8_SHIFT     0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R03_MIX_VCMin_1p8_DEFAULT   0x00000004

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R04 - RX Control R04
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: rx_tstSW_1p8 [31:30] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_rx_tstSW_1p8_MASK       0xc0000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_rx_tstSW_1p8_SHIFT      30
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_rx_tstSW_1p8_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: spare [29:25] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_spare_MASK              0x3e000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_spare_SHIFT             25
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_spare_DEFAULT           0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_const_bias_1p8 [24:24] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_const_bias_1p8_MASK 0x01000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_const_bias_1p8_SHIFT 24
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_const_bias_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_test [23:23] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_test_MASK           0x00800000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_test_SHIFT          23
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_test_DEFAULT        0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_short_res [22:22] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_short_res_MASK      0x00400000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_short_res_SHIFT     22
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_short_res_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_CompCtrol_1p8 [21:20] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_CompCtrol_1p8_MASK  0x00300000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_CompCtrol_1p8_SHIFT 20
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_CompCtrol_1p8_DEFAULT 0x00000002

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_ResComp_1p8 [19:18] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_ResComp_1p8_MASK    0x000c0000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_ResComp_1p8_SHIFT   18
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_ResComp_1p8_DEFAULT 0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_Bias2_1p8 [17:15] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias2_1p8_MASK      0x00038000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias2_1p8_SHIFT     15
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias2_1p8_DEFAULT   0x00000003

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_Bias_1p8 [14:12] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias_1p8_MASK       0x00007000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias_1p8_SHIFT      12
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Bias_1p8_DEFAULT    0x00000002

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_VCM_1p8 [11:09] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_VCM_1p8_MASK        0x00000e00
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_VCM_1p8_SHIFT       9
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_VCM_1p8_DEFAULT     0x00000004

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_Gain_1p8 [08:07] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Gain_1p8_MASK       0x00000180
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Gain_1p8_SHIFT      7
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Gain_1p8_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_Res_1p8 [06:02] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Res_1p8_MASK        0x0000007c
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Res_1p8_SHIFT       2
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Res_1p8_DEFAULT     0x0000000e

/* TRX :: BRST_RX_RX_WRITE_DATA_R04 :: LPF_Cap_1p8 [01:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Cap_1p8_MASK        0x00000003
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Cap_1p8_SHIFT       0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R04_LPF_Cap_1p8_DEFAULT     0x00000001

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R05 - RX Control R05
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_Ctrl_s_p_a_r_e [31:31] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_Ctrl_s_p_a_r_e_MASK 0x80000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_Ctrl_s_p_a_r_e_SHIFT 31
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_Ctrl_s_p_a_r_e_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_const_bias_en [30:30] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_const_bias_en_MASK  0x40000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_const_bias_en_SHIFT 30
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_const_bias_en_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_hrmix_gain [29:28] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_hrmix_gain_MASK     0x30000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_hrmix_gain_SHIFT    28
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_hrmix_gain_DEFAULT  0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_out_CM [27:26] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_out_CM_MASK         0x0c000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_out_CM_SHIFT        26
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_out_CM_DEFAULT      0x00000001

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_bias_ctrl_1p8 [25:23] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_bias_ctrl_1p8_MASK  0x03800000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_bias_ctrl_1p8_SHIFT 23
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_bias_ctrl_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: FGA_C_ctrl_1p8 [22:14] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_C_ctrl_1p8_MASK     0x007fc000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_C_ctrl_1p8_SHIFT    14
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_FGA_C_ctrl_1p8_DEFAULT  0x000000c0

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: PGA_Bias_1p8 [13:11] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Bias_1p8_MASK       0x00003800
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Bias_1p8_SHIFT      11
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Bias_1p8_DEFAULT    0x00000004

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: PGA_VCM_1p8 [10:08] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_VCM_1p8_MASK        0x00000700
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_VCM_1p8_SHIFT       8
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_VCM_1p8_DEFAULT     0x00000004

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: PGA_CompCapForce_1p8 [07:07] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCapForce_1p8_MASK 0x00000080
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCapForce_1p8_SHIFT 7
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCapForce_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: PGA_CompCap_1p8 [06:05] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCap_1p8_MASK    0x00000060
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCap_1p8_SHIFT   5
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_CompCap_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R05 :: PGA_Gain_1p8 [04:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Gain_1p8_MASK       0x0000001f
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Gain_1p8_SHIFT      0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R05_PGA_Gain_1p8_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_RX_WRITE_DATA_R06 - RX Control R06
 ***************************************************************************/
/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: s_p_a_r_e_R06 [31:24] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_s_p_a_r_e_R06_MASK      0xff000000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_s_p_a_r_e_R06_SHIFT     24
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_s_p_a_r_e_R06_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: rx_extra_sw0 [23:23] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw0_MASK       0x00800000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw0_SHIFT      23
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw0_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: rx_extra_sw1 [22:22] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw1_MASK       0x00400000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw1_SHIFT      22
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw1_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: rx_extra_sw2 [21:21] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw2_MASK       0x00200000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw2_SHIFT      21
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_rx_extra_sw2_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_RSSI_1p8 [20:20] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_1p8_MASK       0x00100000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_1p8_SHIFT      20
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_1p8_DEFAULT    0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_RSSI_bias_1p8 [19:19] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_bias_1p8_MASK  0x00080000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_bias_1p8_SHIFT 19
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_bias_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_RSSI_LDO_1p8 [18:18] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_LDO_1p8_MASK   0x00040000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_LDO_1p8_SHIFT  18
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RSSI_LDO_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_RFPGA_1p8 [17:17] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RFPGA_1p8_MASK      0x00020000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RFPGA_1p8_SHIFT     17
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_RFPGA_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_MIX_LO_D2D_1p8 [16:16] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LO_D2D_1p8_MASK 0x00010000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LO_D2D_1p8_SHIFT 16
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LO_D2D_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_LDO_D2D_1p8 [15:15] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LDO_D2D_1p8_MASK    0x00008000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LDO_D2D_1p8_SHIFT   15
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LDO_D2D_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_MIX_LDO_1p8 [14:14] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LDO_1p8_MASK    0x00004000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LDO_1p8_SHIFT   14
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_LDO_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_MIX_bias_1p8 [13:13] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_bias_1p8_MASK   0x00002000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_bias_1p8_SHIFT  13
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_bias_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_MIX_Q_1p8 [12:12] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_Q_1p8_MASK      0x00001000
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_Q_1p8_SHIFT     12
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_Q_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_MIX_1p8 [11:11] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_1p8_MASK        0x00000800
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_1p8_SHIFT       11
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_MIX_1p8_DEFAULT     0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_FGA_bias_force_1p8 [10:10] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_bias_force_1p8_MASK 0x00000400
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_bias_force_1p8_SHIFT 10
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_bias_force_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_FGA_Q_1p8 [09:09] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_Q_1p8_MASK      0x00000200
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_Q_1p8_SHIFT     9
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_Q_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_FGA_1p8 [08:08] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_1p8_MASK        0x00000100
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_1p8_SHIFT       8
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_FGA_1p8_DEFAULT     0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_LPF_Q_1p8 [07:07] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Q_1p8_MASK      0x00000080
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Q_1p8_SHIFT     7
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Q_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_LPF_1p9 [06:06] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_1p9_MASK        0x00000040
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_1p9_SHIFT       6
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_1p9_DEFAULT     0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_LPF_Bias_1p8 [05:05] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Bias_1p8_MASK   0x00000020
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Bias_1p8_SHIFT  5
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_Bias_1p8_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_LPF_F_1p8 [04:04] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_F_1p8_MASK      0x00000010
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_F_1p8_SHIFT     4
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_LPF_F_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_PGA_Q_1p8 [03:03] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Q_1p8_MASK      0x00000008
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Q_1p8_SHIFT     3
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Q_1p8_DEFAULT   0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_PGA_1p8 [02:02] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_1p8_MASK        0x00000004
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_1p8_SHIFT       2
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_1p8_DEFAULT     0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_PGA_Bias_1p9 [01:01] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Bias_1p9_MASK   0x00000002
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Bias_1p9_SHIFT  1
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_Bias_1p9_DEFAULT 0x00000000

/* TRX :: BRST_RX_RX_WRITE_DATA_R06 :: pUP_PGA_F_1p9 [00:00] */
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_F_1p9_MASK      0x00000001
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_F_1p9_SHIFT     0
#define BCHP_TRX_BRST_RX_RX_WRITE_DATA_R06_pUP_PGA_F_1p9_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R01 - TRXDIG control R01 - Activation control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: s_p_a_r_e_TRX01 [31:19] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_s_p_a_r_e_TRX01_MASK 0xfff80000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_s_p_a_r_e_TRX01_SHIFT 19
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_s_p_a_r_e_TRX01_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: sw_reset_rssi [18:18] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_rssi_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_rssi_SHIFT 18
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_rssi_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: sw_reset_dac [17:17] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_dac_MASK  0x00020000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_dac_SHIFT 17
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_dac_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: sw_reset_adc [16:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_adc_MASK  0x00010000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_adc_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_sw_reset_adc_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: spare1 [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_spare1_MASK        0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_spare1_SHIFT       13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_spare1_DEFAULT     0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: decim2_bypass [12:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_decim2_bypass_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_decim2_bypass_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_decim2_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: trxdig_tx_data_en [11:11] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_data_en_MASK 0x00000800
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_data_en_SHIFT 11
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_data_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: trxdig_tx_blk_en [10:10] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_blk_en_MASK 0x00000400
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_blk_en_SHIFT 10
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trxdig_tx_blk_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: rx_if_mixer_bypass [09:09] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_rx_if_mixer_bypass_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_rx_if_mixer_bypass_SHIFT 9
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_rx_if_mixer_bypass_DEFAULT 0x00000001

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: tx_if_mixer_bypass [08:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tx_if_mixer_bypass_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tx_if_mixer_bypass_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tx_if_mixer_bypass_DEFAULT 0x00000001

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: farrow_data_en [07:07] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_data_en_MASK 0x00000080
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_data_en_SHIFT 7
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_data_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: farrow_blk_en [06:06] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_blk_en_MASK 0x00000040
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_blk_en_SHIFT 6
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_farrow_blk_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: ana_rssi_en [05:05] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_ana_rssi_en_MASK   0x00000020
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_ana_rssi_en_SHIFT  5
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_ana_rssi_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: trx_goertzel_restart [04:04] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trx_goertzel_restart_MASK 0x00000010
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trx_goertzel_restart_SHIFT 4
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_trx_goertzel_restart_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: goertzel_en [03:03] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_goertzel_en_MASK   0x00000008
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_goertzel_en_SHIFT  3
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_goertzel_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: wbdac_test_en [02:02] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_wbdac_test_en_MASK 0x00000004
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_wbdac_test_en_SHIFT 2
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_wbdac_test_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: loopback_adc_dac_en [01:01] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_loopback_adc_dac_en_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_loopback_adc_dac_en_SHIFT 1
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_loopback_adc_dac_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R01 :: tone_ddfs_en [00:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tone_ddfs_en_MASK  0x00000001
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tone_ddfs_en_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R01_tone_ddfs_en_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R02 - TRXDIG control R02 - ToneGen Test DDFS control 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R02 :: test_ddfs_fcw2 [31:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw2_MASK 0xffff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw2_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R02 :: test_ddfs_fcw1 [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw1_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw1_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R02_test_ddfs_fcw1_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R03 - TRXDIG control R03 - ToneGen Test DDFS control 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: s_p_a_r_e_TRX03 [31:20] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_s_p_a_r_e_TRX03_MASK 0xfff00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_s_p_a_r_e_TRX03_SHIFT 20
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_s_p_a_r_e_TRX03_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: test_ddfs_Qsel [19:19] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Qsel_MASK 0x00080000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Qsel_SHIFT 19
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Qsel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: test_ddfs_Isel [18:18] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Isel_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Isel_SHIFT 18
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_Isel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: test_ddfs_op_mode [17:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_op_mode_MASK 0x00030000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_op_mode_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_op_mode_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: test_ddfs_scl2 [15:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl2_MASK 0x0000ff00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl2_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R03 :: test_ddfs_scl1 [07:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl1_MASK 0x000000ff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl1_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R03_test_ddfs_scl1_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R04 - TRXDIG control R04 - WBDAC LFSR control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R04 :: s_p_a_r_e_TRX04 [31:31] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_s_p_a_r_e_TRX04_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_s_p_a_r_e_TRX04_SHIFT 31
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_s_p_a_r_e_TRX04_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R04 :: wbdac_dccode_enable [30:30] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_dccode_enable_MASK 0x40000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_dccode_enable_SHIFT 30
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_dccode_enable_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R04 :: wbdac_lfsr_enable [29:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_enable_MASK 0x20000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_enable_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_enable_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R04 :: wbdac_lfsr_seed [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_seed_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_seed_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_seed_DEFAULT 0x00001fff

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R04 :: wbdac_lfsr_lane_sel [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_lane_sel_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_lane_sel_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R04_wbdac_lfsr_lane_sel_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R05 - TRXDIG control R05 - Goerzel control 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R05 :: goertzel_exp_ft1c_quad [31:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_quad_MASK 0xffff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_quad_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_quad_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R05 :: goertzel_exp_ft1c_inph [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_inph_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_inph_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R05_goertzel_exp_ft1c_inph_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R06 - TRXDIG control R06 - Goerzel control 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R06 :: goertzel_mode_sel [31:31] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_mode_sel_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_mode_sel_SHIFT 31
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_mode_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R06 :: goertzel_signext [30:27] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_signext_MASK 0x78000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_signext_SHIFT 27
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_signext_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R06 :: goertzel_ndft_g [26:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_ndft_g_MASK 0x07ff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_ndft_g_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_ndft_g_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R06 :: goertzel_2xexp_ft1r [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_2xexp_ft1r_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_2xexp_ft1r_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R06_goertzel_2xexp_ft1r_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R07 - TRXDIG control R07 - IQ-Correction control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: s_p_a_r_e_TRX07 [31:31] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_s_p_a_r_e_TRX07_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_s_p_a_r_e_TRX07_SHIFT 31
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_s_p_a_r_e_TRX07_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: rx_if_freq_inc [30:26] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_if_freq_inc_MASK 0x7c000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_if_freq_inc_SHIFT 26
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_if_freq_inc_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: trx_rx_flip_spectrum [25:25] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_trx_rx_flip_spectrum_MASK 0x02000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_trx_rx_flip_spectrum_SHIFT 25
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_trx_rx_flip_spectrum_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: rx_iq_scale_q [24:24] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_scale_q_MASK 0x01000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_scale_q_SHIFT 24
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_scale_q_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: rx_iq_cor_teta [23:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_teta_MASK 0x00fff000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_teta_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_teta_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R07 :: rx_iq_cor_rho [11:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_rho_MASK 0x00000fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_rho_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R07_rx_iq_cor_rho_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R08 - TRXDIG control R08 - Ping-Pong Lag Compensation Filter control (Farrow)
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: s_p_a_r_e_TRX08 [31:15] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_s_p_a_r_e_TRX08_MASK 0xffff8000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_s_p_a_r_e_TRX08_SHIFT 15
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_s_p_a_r_e_TRX08_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: ppadc_farrow_bypass [14:14] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_bypass_MASK 0x00004000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_bypass_SHIFT 14
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: ppadc_farrow_out_iq_sel [13:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_out_iq_sel_MASK 0x00002000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_out_iq_sel_SHIFT 13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_out_iq_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: ppadc_farrow_in_iq_sel [12:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_in_iq_sel_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_in_iq_sel_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_in_iq_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: ppadc_farrow_coeff [11:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_coeff_MASK 0x00000f00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_coeff_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_coeff_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R08 :: ppadc_farrow_sfo [07:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_sfo_MASK 0x000000ff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_sfo_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R08_ppadc_farrow_sfo_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R09 - TRXDIG control R09 - Analog RSSI control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: s_p_a_r_e_TRX09 [31:10] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_s_p_a_r_e_TRX09_MASK 0xfffffc00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_s_p_a_r_e_TRX09_SHIFT 10
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_s_p_a_r_e_TRX09_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: ana_rssi_bypass [09:09] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_bypass_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_bypass_SHIFT 9
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: ana_rssi_clear_peak [08:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_clear_peak_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_clear_peak_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_clear_peak_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: ana_rssi_time_scale [07:04] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_time_scale_MASK 0x000000f0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_time_scale_SHIFT 4
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_time_scale_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: ana_rssi_mode_sel [03:02] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_mode_sel_MASK 0x0000000c
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_mode_sel_SHIFT 2
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_mode_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R09 :: ana_rssi_kp [01:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_kp_MASK   0x00000003
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_kp_SHIFT  0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R09_ana_rssi_kp_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R10 - TRXDIG control R10 - DC Codes 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R10 :: s_p_a_r_e_DC1 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_s_p_a_r_e_DC1_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_s_p_a_r_e_DC1_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_s_p_a_r_e_DC1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R10 :: wbdac_dccode_lane1 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane1_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane1_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R10 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R10 :: wbdac_dccode_lane0 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane0_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane0_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R10_wbdac_dccode_lane0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R11 - TRXDIG control R11 - DC Codes 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R11 :: s_p_a_r_e_DC2 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_s_p_a_r_e_DC2_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_s_p_a_r_e_DC2_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_s_p_a_r_e_DC2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R11 :: wbdac_dccode_lane3 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane3_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane3_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane3_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R11 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R11 :: wbdac_dccode_lane2 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane2_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane2_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R11_wbdac_dccode_lane2_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R12 - TRXDIG control R172- DC Codes 3
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R12 :: s_p_a_r_e_DC3 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_s_p_a_r_e_DC3_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_s_p_a_r_e_DC3_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_s_p_a_r_e_DC3_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R12 :: wbdac_dccode_lane5 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane5_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane5_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane5_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R12 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R12 :: wbdac_dccode_lane4 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane4_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane4_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R12_wbdac_dccode_lane4_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R13 - TRXDIG control R183 - DC Codes 4
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R13 :: s_p_a_r_e_DC4 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_s_p_a_r_e_DC4_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_s_p_a_r_e_DC4_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_s_p_a_r_e_DC4_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R13 :: wbdac_dccode_lane7 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane7_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane7_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane7_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R13 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R13 :: wbdac_dccode_lane6 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane6_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane6_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R13_wbdac_dccode_lane6_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R14 - TRXDIG control R14 - DC Codes 5
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R14 :: s_p_a_r_e_DC5 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_s_p_a_r_e_DC5_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_s_p_a_r_e_DC5_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_s_p_a_r_e_DC5_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R14 :: wbdac_dccode_lane9 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane9_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane9_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane9_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R14 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R14 :: wbdac_dccode_lane8 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane8_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane8_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R14_wbdac_dccode_lane8_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R15 - TRXDIG control R15 - DC Codes 6
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R15 :: s_p_a_r_e_DC6 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_s_p_a_r_e_DC6_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_s_p_a_r_e_DC6_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_s_p_a_r_e_DC6_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R15 :: wbdac_dccode_lane11 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane11_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane11_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane11_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R15 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R15 :: wbdac_dccode_lane10 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane10_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane10_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R15_wbdac_dccode_lane10_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R16 - TRXDIG control R16 - DC Codes 7
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R16 :: s_p_a_r_e_DC7 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_s_p_a_r_e_DC7_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_s_p_a_r_e_DC7_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_s_p_a_r_e_DC7_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R16 :: wbdac_dccode_lane13 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane13_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane13_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane13_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R16 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R16 :: wbdac_dccode_lane12 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane12_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane12_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R16_wbdac_dccode_lane12_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R17 - TRXDIG control R17 - DC Codes 8
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R17 :: s_p_a_r_e_DC8 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_s_p_a_r_e_DC8_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_s_p_a_r_e_DC8_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_s_p_a_r_e_DC8_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R17 :: wbdac_dccode_lane15 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane15_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane15_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane15_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R17 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R17 :: wbdac_dccode_lane14 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane14_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane14_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R17_wbdac_dccode_lane14_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R18 - TRXDIG control R17 - Rx DC Correction parameters
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R18 :: s_p_a_r_e_TRX18 [31:28] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_s_p_a_r_e_TRX18_MASK 0xf0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_s_p_a_r_e_TRX18_SHIFT 28
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_s_p_a_r_e_TRX18_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R18 :: iq_cor_dc_imag [27:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_imag_MASK 0x0fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_imag_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_imag_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R18 :: spare [15:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_spare_MASK         0x0000f000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_spare_SHIFT        12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R18 :: iq_cor_dc_real [11:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_real_MASK 0x00000fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_real_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R18_iq_cor_dc_real_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R19 - TRXDIG control R19 - Up Sampling NCO settings
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R19 :: s_p_a_r_e_TRX19 [31:30] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_s_p_a_r_e_TRX19_MASK 0xc0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_s_p_a_r_e_TRX19_SHIFT 30
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_s_p_a_r_e_TRX19_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R19 :: Bonded_round [29:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_Bonded_round_MASK  0x20000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_Bonded_round_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_Bonded_round_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R19 :: phy0_if_freq_inc [28:24] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_phy0_if_freq_inc_MASK 0x1f000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_phy0_if_freq_inc_SHIFT 24
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_phy0_if_freq_inc_DEFAULT 0x00000001

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R19 :: up_convert_nco_phase [23:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_up_convert_nco_phase_MASK 0x00ffffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_up_convert_nco_phase_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R19_up_convert_nco_phase_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R20 - TRXDIG control R20 - Upsampling Phase shift coefficients for Lane 0
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R20 :: s_p_a_r_e_LN0 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_s_p_a_r_e_LN0_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_s_p_a_r_e_LN0_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_s_p_a_r_e_LN0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R20 :: sin_ln0 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_sin_ln0_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_sin_ln0_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_sin_ln0_DEFAULT    0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R20 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R20 :: cos_ln0 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_cos_ln0_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_cos_ln0_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R20_cos_ln0_DEFAULT    0x00000fff

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R21 - TRXDIG control R21 - Upsampling Phase shift coefficients for Lane 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R21 :: s_p_a_r_e_LN1 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_s_p_a_r_e_LN1_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_s_p_a_r_e_LN1_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_s_p_a_r_e_LN1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R21 :: sin_ln1 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_sin_ln1_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_sin_ln1_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_sin_ln1_DEFAULT    0x00000fff

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R21 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R21 :: cos_ln1 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_cos_ln1_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_cos_ln1_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R21_cos_ln1_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R22 - TRXDIG control R22 - Upsampling Phase shift coefficients for Lane 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R22 :: s_p_a_r_e_LN2 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_s_p_a_r_e_LN2_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_s_p_a_r_e_LN2_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_s_p_a_r_e_LN2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R22 :: sin_ln2 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_sin_ln2_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_sin_ln2_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_sin_ln2_DEFAULT    0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R22 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R22 :: cos_ln2 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_cos_ln2_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_cos_ln2_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R22_cos_ln2_DEFAULT    0x00001000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R23 - TRXDIG control R23 - Upsampling Phase shift coefficients for Lane 3
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R23 :: s_p_a_r_e_LN3 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_s_p_a_r_e_LN3_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_s_p_a_r_e_LN3_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_s_p_a_r_e_LN3_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R23 :: sin_ln3 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_sin_ln3_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_sin_ln3_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_sin_ln3_DEFAULT    0x00001000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R23 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R23 :: cos_ln3 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_cos_ln3_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_cos_ln3_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R23_cos_ln3_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R24 - TRXDIG control R24 - Upsampling Phase shift coefficients for Lane 4
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R24 :: s_p_a_r_e_LN4 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_s_p_a_r_e_LN4_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_s_p_a_r_e_LN4_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_s_p_a_r_e_LN4_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R24 :: sin_ln4 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_sin_ln4_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_sin_ln4_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_sin_ln4_DEFAULT    0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R24 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R24 :: cos_ln4 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_cos_ln4_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_cos_ln4_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R24_cos_ln4_DEFAULT    0x00000fff

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R25 - TRXDIG control R25 - Upsampling Phase shift coefficients for Lane 5
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R25 :: s_p_a_r_e_LN5 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_s_p_a_r_e_LN5_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_s_p_a_r_e_LN5_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_s_p_a_r_e_LN5_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R25 :: sin_ln5 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_sin_ln5_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_sin_ln5_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_sin_ln5_DEFAULT    0x00000fff

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R25 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R25 :: cos_ln5 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_cos_ln5_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_cos_ln5_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R25_cos_ln5_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R26 - TRXDIG control R26 - Upsampling Phase shift coefficients for Lane 6
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R26 :: s_p_a_r_e_LN6 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_s_p_a_r_e_LN6_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_s_p_a_r_e_LN6_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_s_p_a_r_e_LN6_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R26 :: sin_ln6 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_sin_ln6_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_sin_ln6_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_sin_ln6_DEFAULT    0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R26 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R26 :: cos_ln6 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_cos_ln6_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_cos_ln6_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R26_cos_ln6_DEFAULT    0x00001000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R27 - TRXDIG control R27 - Upsampling Phase shift coefficients for Lane 7
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R27 :: s_p_a_r_e_LN7 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_s_p_a_r_e_LN7_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_s_p_a_r_e_LN7_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_s_p_a_r_e_LN7_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R27 :: sin_ln7 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_sin_ln7_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_sin_ln7_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_sin_ln7_DEFAULT    0x00001000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R27 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R27 :: cos_ln7 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_cos_ln7_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_cos_ln7_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R27_cos_ln7_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R28 - TRXDIG control R28 - Upsampling Phase shift coefficients for Lane 8
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R28 :: s_p_a_r_e_LN8 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_s_p_a_r_e_LN8_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_s_p_a_r_e_LN8_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_s_p_a_r_e_LN8_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R28 :: sin_ln8 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_sin_ln8_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_sin_ln8_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_sin_ln8_DEFAULT    0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R28 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R28 :: cos_ln8 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_cos_ln8_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_cos_ln8_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R28_cos_ln8_DEFAULT    0x00000fff

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R29 - TRXDIG control R29 - Upsampling Phase shift coefficients for Lane 9
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R29 :: s_p_a_r_e_LN9 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_s_p_a_r_e_LN9_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_s_p_a_r_e_LN9_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_s_p_a_r_e_LN9_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R29 :: sin_ln9 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_sin_ln9_MASK       0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_sin_ln9_SHIFT      16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_sin_ln9_DEFAULT    0x00000fff

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R29 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R29 :: cos_ln9 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_cos_ln9_MASK       0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_cos_ln9_SHIFT      0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R29_cos_ln9_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R30 - TRXDIG control R30 - Upsampling Phase shift coefficients for Lane 10
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R30 :: s_p_a_r_e_LN10 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_s_p_a_r_e_LN10_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_s_p_a_r_e_LN10_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_s_p_a_r_e_LN10_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R30 :: sin_ln10 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_sin_ln10_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_sin_ln10_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_sin_ln10_DEFAULT   0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R30 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R30 :: cos_ln10 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_cos_ln10_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_cos_ln10_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R30_cos_ln10_DEFAULT   0x00001000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R31 - TRXDIG control R31 - Upsampling Phase shift coefficients for Lane 11
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R31 :: s_p_a_r_e_LN11 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_s_p_a_r_e_LN11_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_s_p_a_r_e_LN11_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_s_p_a_r_e_LN11_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R31 :: sin_ln11 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_sin_ln11_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_sin_ln11_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_sin_ln11_DEFAULT   0x00001000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R31 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R31 :: cos_ln11 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_cos_ln11_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_cos_ln11_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R31_cos_ln11_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R32 - TRXDIG control R32 - Upsampling Phase shift coefficients for Lane 12
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R32 :: s_p_a_r_e_LN12 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_s_p_a_r_e_LN12_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_s_p_a_r_e_LN12_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_s_p_a_r_e_LN12_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R32 :: sin_ln12 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_sin_ln12_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_sin_ln12_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_sin_ln12_DEFAULT   0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R32 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R32 :: cos_ln12 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_cos_ln12_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_cos_ln12_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R32_cos_ln12_DEFAULT   0x00000fff

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R33 - TRXDIG control R33 - Upsampling Phase shift coefficients for Lane 13
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R33 :: s_p_a_r_e_LN13 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_s_p_a_r_e_LN13_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_s_p_a_r_e_LN13_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_s_p_a_r_e_LN13_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R33 :: sin_ln13 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_sin_ln13_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_sin_ln13_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_sin_ln13_DEFAULT   0x00000fff

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R33 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R33 :: cos_ln13 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_cos_ln13_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_cos_ln13_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R33_cos_ln13_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R34 - TRXDIG control R34 - Upsampling Phase shift coefficients for Lane 14
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R34 :: s_p_a_r_e_LN14 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_s_p_a_r_e_LN14_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_s_p_a_r_e_LN14_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_s_p_a_r_e_LN14_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R34 :: sin_ln14 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_sin_ln14_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_sin_ln14_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_sin_ln14_DEFAULT   0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R34 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R34 :: cos_ln14 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_cos_ln14_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_cos_ln14_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R34_cos_ln14_DEFAULT   0x00001000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R35 - TRXDIG control R35 - Upsampling Phase shift coefficients for Lane 15
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R35 :: s_p_a_r_e_LN15 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_s_p_a_r_e_LN15_MASK 0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_s_p_a_r_e_LN15_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_s_p_a_r_e_LN15_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R35 :: sin_ln15 [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_sin_ln15_MASK      0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_sin_ln15_SHIFT     16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_sin_ln15_DEFAULT   0x00001000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R35 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_spare_MASK         0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_spare_SHIFT        13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_spare_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R35 :: cos_ln15 [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_cos_ln15_MASK      0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_cos_ln15_SHIFT     0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R35_cos_ln15_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R36 - TRXDIG control R36 - Spare register
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R36 :: s_p_a_r_e_TRX36 [31:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R36_s_p_a_r_e_TRX36_MASK 0xffffffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R36_s_p_a_r_e_TRX36_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R36_s_p_a_r_e_TRX36_DEFAULT 0x0000001f

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R37 - TRXDIG control R37 - Spare register
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R37 :: s_p_a_r_e_TRX37 [31:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R37_s_p_a_r_e_TRX37_MASK 0xffffffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R37_s_p_a_r_e_TRX37_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R37_s_p_a_r_e_TRX37_DEFAULT 0x0000001f

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATA_R38 - TRXDIG control R38 - Spare register
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATA_R38 :: s_p_a_r_e_TRX38 [31:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R38_s_p_a_r_e_TRX38_MASK 0xffffffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R38_s_p_a_r_e_TRX38_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATA_R38_s_p_a_r_e_TRX38_DEFAULT 0x0000001f

/***************************************************************************
 *FIXD_CMN_WBDACPLL_STAT_OUT - WBDACPLL read-out bits
 ***************************************************************************/
/* TRX :: FIXD_CMN_WBDACPLL_STAT_OUT :: s_p_a_r_e_S6 [31:12] */
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_s_p_a_r_e_S6_MASK      0xfffff000
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_s_p_a_r_e_S6_SHIFT     12
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_s_p_a_r_e_S6_DEFAULT   0x00000000

/* TRX :: FIXD_CMN_WBDACPLL_STAT_OUT :: DPLL_stat_out [11:00] */
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_DPLL_stat_out_MASK     0x00000fff
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_DPLL_stat_out_SHIFT    0
#define BCHP_TRX_FIXD_CMN_WBDACPLL_STAT_OUT_DPLL_stat_out_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_RX_LOPLL_STAT_OUT - LOPLL read-out bits
 ***************************************************************************/
/* TRX :: FIXD_RX_LOPLL_STAT_OUT :: s_p_a_r_e_S7 [31:14] */
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_s_p_a_r_e_S7_MASK          0xffffc000
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_s_p_a_r_e_S7_SHIFT         14
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_s_p_a_r_e_S7_DEFAULT       0x00000000

/* TRX :: FIXD_RX_LOPLL_STAT_OUT :: LOPLL_lock [13:13] */
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_MASK            0x00002000
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_SHIFT           13
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_DEFAULT         0x00000000

/* TRX :: FIXD_RX_LOPLL_STAT_OUT :: LOPLL_lock_lost [12:12] */
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_lost_MASK       0x00001000
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_lost_SHIFT      12
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_lock_lost_DEFAULT    0x00000000

/* TRX :: FIXD_RX_LOPLL_STAT_OUT :: LOPLL_stat_out [11:00] */
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_stat_out_MASK        0x00000fff
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_stat_out_SHIFT       0
#define BCHP_TRX_FIXD_RX_LOPLL_STAT_OUT_LOPLL_stat_out_DEFAULT     0x00000000

/***************************************************************************
 *FIXD_CMN_XTALPLL_STAT_OUT - XTALPLL read-out bits
 ***************************************************************************/
/* TRX :: FIXD_CMN_XTALPLL_STAT_OUT :: s_p_a_r_e_S8 [31:14] */
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_s_p_a_r_e_S8_MASK       0xffffc000
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_s_p_a_r_e_S8_SHIFT      14
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_s_p_a_r_e_S8_DEFAULT    0x00000000

/* TRX :: FIXD_CMN_XTALPLL_STAT_OUT :: XTALPLL_lock [13:13] */
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_MASK       0x00002000
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_SHIFT      13
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_DEFAULT    0x00000000

/* TRX :: FIXD_CMN_XTALPLL_STAT_OUT :: XTALPLL_lock_lost [12:12] */
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_lost_MASK  0x00001000
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_lost_SHIFT 12
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_lock_lost_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_XTALPLL_STAT_OUT :: XTALPLL_stat_out [11:00] */
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_stat_out_MASK   0x00000fff
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_stat_out_SHIFT  0
#define BCHP_TRX_FIXD_CMN_XTALPLL_STAT_OUT_XTALPLL_stat_out_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_TX_WBDAC_RCVIF_TEST_STATUS - WBDAC read-out bits
 ***************************************************************************/
/* TRX :: FIXD_TX_WBDAC_RCVIF_TEST_STATUS :: WBDAC_rcvif_test_status [31:02] */
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_WBDAC_rcvif_test_status_MASK 0xfffffffc
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_WBDAC_rcvif_test_status_SHIFT 2
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_WBDAC_rcvif_test_status_DEFAULT 0x00000000

/* TRX :: FIXD_TX_WBDAC_RCVIF_TEST_STATUS :: FIFO_LFSR_stat [01:01] */
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_FIFO_LFSR_stat_MASK 0x00000002
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_FIFO_LFSR_stat_SHIFT 1
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_FIFO_LFSR_stat_DEFAULT 0x00000000

/* TRX :: FIXD_TX_WBDAC_RCVIF_TEST_STATUS :: HANDOFF_LFSR_stat [00:00] */
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_HANDOFF_LFSR_stat_MASK 0x00000001
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_HANDOFF_LFSR_stat_SHIFT 0
#define BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS_HANDOFF_LFSR_stat_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRX_STAT_OUT - TRX read-out bits
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRX_STAT_OUT :: s_p_a_r_e_TRX_stat [31:04] */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_s_p_a_r_e_TRX_stat_MASK     0xfffffff0
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_s_p_a_r_e_TRX_stat_SHIFT    4
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_s_p_a_r_e_TRX_stat_DEFAULT  0x00000000

/* TRX :: FIXD_CMN_TRX_STAT_OUT :: o_LOPLL_lock [03:03] */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_LOPLL_lock_MASK           0x00000008
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_LOPLL_lock_SHIFT          3
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_LOPLL_lock_DEFAULT        0x00000000

/* TRX :: FIXD_CMN_TRX_STAT_OUT :: o_XTALPLL_lock [02:02] */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_XTALPLL_lock_MASK         0x00000004
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_XTALPLL_lock_SHIFT        2
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_XTALPLL_lock_DEFAULT      0x00000000

/* TRX :: FIXD_CMN_TRX_STAT_OUT :: o_WBDACPLL_lock [01:01] */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_MASK        0x00000002
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_SHIFT       1
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_DEFAULT     0x00000000

/* TRX :: FIXD_CMN_TRX_STAT_OUT :: o_WBDACPLL_lock_lost [00:00] */
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_lost_MASK   0x00000001
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_lost_SHIFT  0
#define BCHP_TRX_FIXD_CMN_TRX_STAT_OUT_o_WBDACPLL_lock_lost_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR01 - TRXDIG data output R01 - done bits
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: s_p_a_r_e_S1 [31:02] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_s_p_a_r_e_S1_MASK    0xfffffffc
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_s_p_a_r_e_S1_SHIFT   2
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_s_p_a_r_e_S1_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: ana_rssi_done [01:01] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_MASK   0x00000002
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_SHIFT  1
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: goertzel_done [00:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_MASK   0x00000001
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_SHIFT  0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR02 - TRXDIG data output R02 - Goerzel Result
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR02 :: goertzel_result [31:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_MASK 0xffffffff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR03 - TRXDIG data output R03 - RSSI Result
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR03 :: ana_rssi_peak [31:16] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_MASK   0xffff0000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_SHIFT  16
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR03 :: ana_rssi_result [15:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_MASK 0x0000ffff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR04 - TRXDIG data output R04 - LO Tune Results
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: goertzel_am_f1_quad [31:16] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_quad_MASK 0xffff0000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_quad_SHIFT 16
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_quad_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: goertzel_am_f1_inph [15:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_inph_MASK 0x0000ffff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_inph_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_goertzel_am_f1_inph_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR05 - TRXDIG data output R05 - MDAC CAL Status
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: s_p_a_r_e_S5 [31:04] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_s_p_a_r_e_S5_MASK    0xfffffff0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_s_p_a_r_e_S5_SHIFT   4
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_s_p_a_r_e_S5_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: dgsum2_clip_det_po [03:03] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_po_MASK 0x00000008
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_po_SHIFT 3
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_po_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: dgsum2_clip_det_pi [02:02] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_pi_MASK 0x00000004
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_pi_SHIFT 2
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_clip_det_pi_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: dgsum2_accu_active_po [01:01] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_po_MASK 0x00000002
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_po_SHIFT 1
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_po_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: dgsum2_accu_active_pi [00:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_pi_MASK 0x00000001
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_pi_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_dgsum2_accu_active_pi_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DOUTCTRL - MDAC CAL Dataout control
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DOUTCTRL :: s_p_a_r_e_MD01 [31:05] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_s_p_a_r_e_MD01_MASK     0xffffffe0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_s_p_a_r_e_MD01_SHIFT    5
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_s_p_a_r_e_MD01_DEFAULT  0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DOUTCTRL :: reset_dgsum2 [04:04] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_reset_dgsum2_MASK       0x00000010
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_reset_dgsum2_SHIFT      4
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_reset_dgsum2_DEFAULT    0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DOUTCTRL :: spare [03:03] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_spare_MASK              0x00000008
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_spare_SHIFT             3
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_spare_DEFAULT           0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DOUTCTRL :: mdac_dout_select [02:01] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_select_MASK   0x00000006
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_select_SHIFT  1
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_select_DEFAULT 0x00000002

/* TRX :: BRST_RX_MDAC_CAL_DOUTCTRL :: mdac_dout_enable [00:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_enable_MASK   0x00000001
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_enable_SHIFT  0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DOUTCTRL_mdac_dout_enable_DEFAULT 0x00000001

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSCTL_PI - MDAC CAL Digisum control Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: s_p_a_r_e_MD02 [31:22] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_s_p_a_r_e_MD02_MASK    0xffc00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_s_p_a_r_e_MD02_SHIFT   22
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_s_p_a_r_e_MD02_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_dout_enable [21:21] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_dout_enable_MASK    0x00200000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_dout_enable_SHIFT   21
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_dout_enable_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_bypass [20:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_bypass_MASK         0x00100000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_bypass_SHIFT        20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_bypass_DEFAULT      0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_sawtooth_en [19:19] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_sawtooth_en_MASK    0x00080000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_sawtooth_en_SHIFT   19
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_sawtooth_en_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_mask [18:17] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_mask_MASK           0x00060000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_mask_SHIFT          17
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_mask_DEFAULT        0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_format [16:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_format_MASK         0x00010000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_format_SHIFT        16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_format_DEFAULT      0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_accu_interval [15:08] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_interval_MASK  0x0000ff00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_interval_SHIFT 8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_interval_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: spare [07:03] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_spare_MASK             0x000000f8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_spare_SHIFT            3
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_spare_DEFAULT          0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_accu_mode [02:02] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_mode_MASK      0x00000004
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_mode_SHIFT     2
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_mode_DEFAULT   0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_accu_start [01:01] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_start_MASK     0x00000002
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_start_SHIFT    1
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_start_DEFAULT  0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PI :: pi_accu_reset [00:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_reset_MASK     0x00000001
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_reset_SHIFT    0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PI_pi_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSCTL_PO - MDAC CAL Digisum control Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: s_p_a_r_e_MD03 [31:22] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_s_p_a_r_e_MD03_MASK    0xffc00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_s_p_a_r_e_MD03_SHIFT   22
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_s_p_a_r_e_MD03_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_dout_enable [21:21] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_dout_enable_MASK    0x00200000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_dout_enable_SHIFT   21
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_dout_enable_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_bypass [20:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_bypass_MASK         0x00100000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_bypass_SHIFT        20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_bypass_DEFAULT      0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_sawtooth_en [19:19] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_sawtooth_en_MASK    0x00080000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_sawtooth_en_SHIFT   19
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_sawtooth_en_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_mask [18:17] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_mask_MASK           0x00060000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_mask_SHIFT          17
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_mask_DEFAULT        0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_format [16:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_format_MASK         0x00010000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_format_SHIFT        16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_format_DEFAULT      0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_accu_interval [15:08] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_interval_MASK  0x0000ff00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_interval_SHIFT 8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_interval_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: spare [07:03] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_spare_MASK             0x000000f8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_spare_SHIFT            3
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_spare_DEFAULT          0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_accu_mode [02:02] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_mode_MASK      0x00000004
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_mode_SHIFT     2
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_mode_DEFAULT   0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_accu_start [01:01] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_start_MASK     0x00000002
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_start_SHIFT    1
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_start_DEFAULT  0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCTL_PO :: po_accu_reset [00:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_reset_MASK     0x00000001
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_reset_SHIFT    0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCTL_PO_po_accu_reset_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSCLP_PI - MDAC CAL Digisum Clipping Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PI :: s_p_a_r_e_MD04 [31:31] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_s_p_a_r_e_MD04_MASK    0x80000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_s_p_a_r_e_MD04_SHIFT   31
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_s_p_a_r_e_MD04_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PI :: pi_clp_start [30:30] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_start_MASK      0x40000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_start_SHIFT     30
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_start_DEFAULT   0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PI :: pi_clp_thrd_pos [29:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_pos_MASK   0x3fff0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_pos_SHIFT  16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_pos_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PI :: spare [15:14] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_spare_MASK             0x0000c000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_spare_SHIFT            14
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_spare_DEFAULT          0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PI :: pi_clp_thrd_neg [13:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_neg_MASK   0x00003fff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_neg_SHIFT  0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PI_pi_clp_thrd_neg_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSCLP_PO - MDAC CAL Digisum Clipping Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PO :: s_p_a_r_e_MD05 [31:31] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_s_p_a_r_e_MD05_MASK    0x80000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_s_p_a_r_e_MD05_SHIFT   31
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_s_p_a_r_e_MD05_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PO :: po_clp_start [30:30] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_start_MASK      0x40000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_start_SHIFT     30
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_start_DEFAULT   0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PO :: po_clp_thrd_pos [29:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_pos_MASK   0x3fff0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_pos_SHIFT  16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_pos_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PO :: spare [15:14] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_spare_MASK             0x0000c000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_spare_SHIFT            14
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_spare_DEFAULT          0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCLP_PO :: po_clp_thrd_neg [13:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_neg_MASK   0x00003fff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_neg_SHIFT  0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCLP_PO_po_clp_thrd_neg_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSHIST_PI - MDAC CAL Digisum Histogram Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PI :: s_p_a_r_e_MD06 [31:30] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_s_p_a_r_e_MD06_MASK   0xc0000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_s_p_a_r_e_MD06_SHIFT  30
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_s_p_a_r_e_MD06_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PI :: pi_histogram_upper [29:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_upper_MASK 0x3fff0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_upper_SHIFT 16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_upper_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PI :: spare [15:14] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_spare_MASK            0x0000c000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_spare_SHIFT           14
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_spare_DEFAULT         0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PI :: pi_histogram_lower [13:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_lower_MASK 0x00003fff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_lower_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PI_pi_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSHIST_PO - MDAC CAL Digisum Histogram Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PO :: s_p_a_r_e_MD07 [31:30] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_s_p_a_r_e_MD07_MASK   0xc0000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_s_p_a_r_e_MD07_SHIFT  30
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_s_p_a_r_e_MD07_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PO :: po_histogram_upper [29:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_upper_MASK 0x3fff0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_upper_SHIFT 16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_upper_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PO :: spare [15:14] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_spare_MASK            0x0000c000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_spare_SHIFT           14
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_spare_DEFAULT         0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSHIST_PO :: po_histogram_lower [13:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_lower_MASK 0x00003fff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_lower_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSHIST_PO_po_histogram_lower_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSCLPCNT_PI - MDAC CAL Digisum Clip Counter Ping Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSCLPCNT_PI :: pi_clip_cnt [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PI_pi_clip_cnt_MASK    0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PI_pi_clip_cnt_SHIFT   0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PI_pi_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSCLPCNT_PO - MDAC CAL Digisum Clip Counter Pong Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSCLPCNT_PO :: po_clip_cnt [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PO_po_clip_cnt_MASK    0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PO_po_clip_cnt_SHIFT   0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCLPCNT_PO_po_clip_cnt_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI - MDAC CAL Digisum Accumulator Demux0 Ping Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI :: dmx0_pi_dgsaccum [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI_dmx0_pi_dgsaccum_MASK 0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI_dmx0_pi_dgsaccum_SHIFT 0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PI_dmx0_pi_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO - MDAC CAL Digisum Accumulator Demux0 Pong Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO :: dmx0_po_dgsaccum [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO_dmx0_po_dgsaccum_MASK 0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO_dmx0_po_dgsaccum_SHIFT 0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX0_PO_dmx0_po_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI - MDAC CAL Digisum Accumulator Demux1 Ping Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI :: dmx1_pi_dgsaccum [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI_dmx1_pi_dgsaccum_MASK 0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI_dmx1_pi_dgsaccum_SHIFT 0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PI_dmx1_pi_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO - MDAC CAL Digisum Accumulator Demux1 Pong Lane
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO :: dmx1_po_dgsaccum [31:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO_dmx1_po_dgsaccum_MASK 0xffffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO_dmx1_po_dgsaccum_SHIFT 0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSACCUM_DMX1_PO_dmx1_po_dgsaccum_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT011_PI - MDAC CAL Digisum Lookup Table Entry 011 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PI :: pi_lut011_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PI :: pi_lut011_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PI :: pi_lut011_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PI_pi_lut011_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT010_PI - MDAC CAL Digisum Lookup Table Entry 010 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PI :: pi_lut010_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PI :: pi_lut010_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PI :: pi_lut010_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PI_pi_lut010_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT001_PI - MDAC CAL Digisum Lookup Table Entry 001 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PI :: pi_lut001_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PI :: pi_lut001_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PI :: pi_lut001_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PI_pi_lut001_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT000_PI - MDAC CAL Digisum Lookup Table Entry 000 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PI :: pi_lut000_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PI :: pi_lut000_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PI :: pi_lut000_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PI_pi_lut000_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT111_PI - MDAC CAL Digisum Lookup Table Entry 111 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PI :: pi_lut111_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PI :: pi_lut111_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PI :: pi_lut111_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PI_pi_lut111_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT110_PI - MDAC CAL Digisum Lookup Table Entry 110 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PI :: pi_lut110_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PI :: pi_lut110_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PI :: pi_lut110_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PI_pi_lut110_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT101_PI - MDAC CAL Digisum Lookup Table Entry 101 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PI :: pi_lut101_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PI :: pi_lut101_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PI :: pi_lut101_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PI_pi_lut101_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT100_PI - MDAC CAL Digisum Lookup Table Entry 100 Ping Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PI :: pi_lut100_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PI :: pi_lut100_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PI :: pi_lut100_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PI_pi_lut100_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT011_PO - MDAC CAL Digisum Lookup Table Entry 011 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PO :: po_lut011_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PO :: po_lut011_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT011_PO :: po_lut011_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT011_PO_po_lut011_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT010_PO - MDAC CAL Digisum Lookup Table Entry 010 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PO :: po_lut010_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PO :: po_lut010_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT010_PO :: po_lut010_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT010_PO_po_lut010_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT001_PO - MDAC CAL Digisum Lookup Table Entry 001 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PO :: po_lut001_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PO :: po_lut001_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT001_PO :: po_lut001_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT001_PO_po_lut001_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT000_PO - MDAC CAL Digisum Lookup Table Entry 000 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PO :: po_lut000_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PO :: po_lut000_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT000_PO :: po_lut000_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT000_PO_po_lut000_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT111_PO - MDAC CAL Digisum Lookup Table Entry 111 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PO :: po_lut111_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PO :: po_lut111_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT111_PO :: po_lut111_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT111_PO_po_lut111_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT110_PO - MDAC CAL Digisum Lookup Table Entry 110 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PO :: po_lut110_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PO :: po_lut110_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT110_PO :: po_lut110_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT110_PO_po_lut110_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT101_PO - MDAC CAL Digisum Lookup Table Entry 101 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PO :: po_lut101_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PO :: po_lut101_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT101_PO :: po_lut101_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT101_PO_po_lut101_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLUT100_PO - MDAC CAL Digisum Lookup Table Entry 100 Pong Lane
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PO :: po_lut100_mdac1 [31:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac1_MASK 0xfff00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac1_SHIFT 20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac1_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PO :: po_lut100_mdac2 [19:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac2_MASK 0x000ffe00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac2_SHIFT 9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac2_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLUT100_PO :: po_lut100_mdac3 [08:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac3_MASK 0x000001ff
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac3_SHIFT 0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLUT100_PO_po_lut100_mdac3_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLMS - MDAC CAL Digisum LMS control
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: s_p_a_r_e_MD08 [31:27] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_s_p_a_r_e_MD08_MASK       0xf8000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_s_p_a_r_e_MD08_SHIFT      27
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_s_p_a_r_e_MD08_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_diff_sel [26:26] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_diff_sel_MASK         0x04000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_diff_sel_SHIFT        26
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_diff_sel_DEFAULT      0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_pong [25:25] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_pong_MASK             0x02000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_pong_SHIFT            25
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_pong_DEFAULT          0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_ping [24:24] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_ping_MASK             0x01000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_ping_SHIFT            24
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_ping_DEFAULT          0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_update1 [23:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update1_MASK          0x00f00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update1_SHIFT         20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update1_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_main1 [19:18] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main1_MASK            0x000c0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main1_SHIFT           18
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main1_DEFAULT         0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_enable1 [17:17] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable1_MASK          0x00020000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable1_SHIFT         17
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable1_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_reset_dgs1 [16:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs1_MASK       0x00010000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs1_SHIFT      16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs1_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_update2 [15:12] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update2_MASK          0x0000f000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update2_SHIFT         12
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update2_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_main2 [11:10] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main2_MASK            0x00000c00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main2_SHIFT           10
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main2_DEFAULT         0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_enable2 [09:09] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable2_MASK          0x00000200
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable2_SHIFT         9
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable2_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_reset_dgs2 [08:08] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs2_MASK       0x00000100
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs2_SHIFT      8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs2_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_update3 [07:04] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update3_MASK          0x000000f0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update3_SHIFT         4
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_update3_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_main3 [03:02] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main3_MASK            0x0000000c
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main3_SHIFT           2
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_main3_DEFAULT         0x00000001

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_enable3 [01:01] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable3_MASK          0x00000002
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable3_SHIFT         1
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_enable3_DEFAULT       0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMS :: lms_reset_dgs3 [00:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs3_MASK       0x00000001
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs3_SHIFT      0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMS_lms_reset_dgs3_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSLMSMU - MDAC CAL Digisum LMS MU control
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: s_p_a_r_e_MD09 [31:24] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_s_p_a_r_e_MD09_MASK     0xff000000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_s_p_a_r_e_MD09_SHIFT    24
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_s_p_a_r_e_MD09_DEFAULT  0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_main_mu1 [23:20] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu1_MASK       0x00f00000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu1_SHIFT      20
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu1_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_mu1 [19:16] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu1_MASK            0x000f0000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu1_SHIFT           16
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu1_DEFAULT         0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_main_mu2 [15:12] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu2_MASK       0x0000f000
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu2_SHIFT      12
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu2_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_mu2 [11:08] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu2_MASK            0x00000f00
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu2_SHIFT           8
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu2_DEFAULT         0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_main_mu3 [07:04] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu3_MASK       0x000000f0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu3_SHIFT      4
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_main_mu3_DEFAULT    0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSLMSMU :: lms_mu3 [03:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu3_MASK            0x0000000f
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu3_SHIFT           0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSLMSMU_lms_mu3_DEFAULT         0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSCOEFD - MDAC CAL Digisum Compensation Equalizer Coefficient DATA
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSCOEFD :: s_p_a_r_e_MD10 [31:28] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_s_p_a_r_e_MD10_MASK     0xf0000000
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_s_p_a_r_e_MD10_SHIFT    28
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_s_p_a_r_e_MD10_DEFAULT  0x00000000

/* TRX :: FIXD_RX_MDAC_CAL_DGSCOEFD :: dgscoefd [27:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_dgscoefd_MASK           0x0fffffff
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_dgscoefd_SHIFT          0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFD_dgscoefd_DEFAULT        0x00000000

/***************************************************************************
 *FIXD_RX_MDAC_CAL_DGSCOEFA - MDAC CAL Digisum Compensation Equalizer Coefficient ADDRESS
 ***************************************************************************/
/* TRX :: FIXD_RX_MDAC_CAL_DGSCOEFA :: s_p_a_r_e_MD11 [31:04] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_s_p_a_r_e_MD11_MASK     0xfffffff0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_s_p_a_r_e_MD11_SHIFT    4
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_s_p_a_r_e_MD11_DEFAULT  0x00000000

/* TRX :: FIXD_RX_MDAC_CAL_DGSCOEFA :: dgscoefa [03:00] */
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_dgscoefa_MASK           0x0000000f
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_dgscoefa_SHIFT          0
#define BCHP_TRX_FIXD_RX_MDAC_CAL_DGSCOEFA_dgscoefa_DEFAULT        0x00000000

/***************************************************************************
 *BRST_RX_MDAC_CAL_DGSCOEFEN - MDAC CAL Digisum Compensation Equalizer Coefficient ENABLE
 ***************************************************************************/
/* TRX :: BRST_RX_MDAC_CAL_DGSCOEFEN :: s_p_a_r_e_MD12 [31:04] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_s_p_a_r_e_MD12_MASK    0xfffffff0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_s_p_a_r_e_MD12_SHIFT   4
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_s_p_a_r_e_MD12_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCOEFEN :: dgscoef_capture [03:03] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_capture_MASK   0x00000008
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_capture_SHIFT  3
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_capture_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCOEFEN :: dgscoef_load_en [02:02] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_load_en_MASK   0x00000004
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_load_en_SHIFT  2
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_load_en_DEFAULT 0x00000000

/* TRX :: BRST_RX_MDAC_CAL_DGSCOEFEN :: dgscoef_sel [01:00] */
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_sel_MASK       0x00000003
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_sel_SHIFT      0
#define BCHP_TRX_BRST_RX_MDAC_CAL_DGSCOEFEN_dgscoef_sel_DEFAULT    0x00000000

#endif /* #ifndef BCHP_TRX_H__ */

/* End of File */
