FlashPro
Version: 9.1.5.1
Release: v9.1 SP5

Error: DEF0012: Unable to open file
       "C:\Actel\Libero_v9.1\Designer/data/aPA3SOC2/IP4X1M1/fullpkg.ddf" (`IP4X1M1_fullpkg_DDF')
Error: DEF0012: Unable to open file
       "C:\Actel\Libero_v9.1\Designer/data/aPA3SOC2/IP4X1M1/tq144.ddf" (`IP4X1M1_tq144_DDF')
Error: DEF0012: Unable to open file
       "C:\Actel\Libero_v9.1\Designer/data/aPA3SOC2/IP4X1M1/fg256.ddf" (`IP4X1M1_fg256_DDF')
Error: DEF0012: Unable to open file
       "C:\Actel\Libero_v9.1\Designer/data/aPA3SOC2/IP4X1M1/cs288.ddf" (`IP4X1M1_cs288_DDF')
Error: DEF0012: Unable to open file
       "C:\Actel\Libero_v9.1\Designer/data/aPA3SOC2/IP4X1M1/IP4X1M1dev.ddf" (`DDFDIEDEV')
Software Version: 9.1.5.1
PDB file
'C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\designer\impl2\final_top_fp\final\
_top.pdb' has been loaded successfully.
DESIGN : final_top;  CHECKSUM : C714;  PDB_VERSION : 1.7
Warning: One or more programming or configuration files have changed since generation.
         To view details and update a PDB, you may click on Modify PDB button for the target
         device.
         To update a STAPL file, you may reload the file or reload the project.
Driver : 3.0.0 build 1
programmer '58906' : FlashPro3
Warning: One or more programming or configuration files have changed since generation.
         To view details and update a PDB, you may click on Modify PDB button for the target
         device.
         To update a STAPL file, you may reload the file or reload the project.
Opened
'C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\designer\impl2\final_top_fp\final\
_top.pro'
Info: Updating Flash Memory data from file
      C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS\
      _ENVM_0\MSS_ENVM_0.efc.
Info: Updating FPGA Array data from file
      C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\designer\impl2\final_top.fdb.
PDB file
'C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\designer\impl2\final_top_fp\final\
_top.pdb' has been loaded successfully.
DESIGN : final_top;  CHECKSUM : C714;  PDB_VERSION : 1.7
programmer '58906' : Scan Chain...
Warning: programmer '58906' : Vpump has been selected on programmer AND an externally provided
         Vpump has also been detected. Using externally provided Vpump voltage source.
programmer '58906' : Scan Chain PASSED.
programmer '58906' : Executing action PROGRAM
programmer '58906' : EXPORT FSN[48] = 01098a182478
programmer '58906' : Erase ...
programmer '58906' : Completed erase
programmer '58906' : Programming FPGA Array
programmer '58906' : Verifying FPGA Array
programmer '58906' :         Verifying FPGA Array -- pass
programmer '58906' : Program System Init and Boot Clients...
programmer '58906' : Verify System Init and Boot Clients...
programmer '58906' : Finished: Sun Dec 09 18:18:18 2012 (Elapsed time 00:00:43)
programmer '58906' : Executing action PROGRAM PASSED.

                        o - o - o - o - o - o

Warning: Project 'final_top' has been modified. Do you want to save it? [YES]
