Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  7 16:35:12 2023
| Host         : David running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chess_moves/moved_reg/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: clk6p25m/out_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: end_g/clk0p5s/out_clk_reg/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: main_menu/clk0p005s/out_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: main_menu/clk6p25m/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 682 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.641     -770.935                    555                 2594        0.066        0.000                      0                 2594        4.500        0.000                       0                  1517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.641     -770.935                    555                 2594        0.066        0.000                      0                 2594        4.500        0.000                       0                  1517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          555  Failing Endpoints,  Worst Slack       -4.641ns,  Total Violation     -770.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.641ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.520ns  (logic 3.060ns (21.074%)  route 11.460ns (78.926%))
  Logic Levels:           17  (LUT2=2 LUT3=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[1]_rep__1/Q
                         net (fo=124, routed)         1.447     7.151    chess_moves/cursor_y_reg[1]_rep__1_5
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.275 f  chess_moves/blocked[1]_i_66/O
                         net (fo=3, routed)           1.016     8.291    chess_moves/blocked[1]_i_66_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  chess_moves/blocked[1]_i_108/O
                         net (fo=2, routed)           0.874     9.290    chess_moves/blocked[1]_i_108_n_0
    SLICE_X33Y126        LUT2 (Prop_lut2_I0_O)        0.124     9.414 r  chess_moves/blocked[6]_i_64/O
                         net (fo=2, routed)           0.985    10.399    chess_moves/blocked[6]_i_64_n_0
    SLICE_X26Y126        LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  chess_moves/avail_moves[3][3]_i_70/O
                         net (fo=1, routed)           0.000    10.523    chess_moves/avail_moves[3][3]_i_70_n_0
    SLICE_X26Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    10.740 r  chess_moves/avail_moves_reg[3][3]_i_54/O
                         net (fo=2, routed)           0.867    11.607    chess_moves/avail_moves_reg[4][6]_3
    SLICE_X22Y127        LUT3 (Prop_lut3_I0_O)        0.299    11.906 f  chess_moves/avail_moves[3][3]_i_45/O
                         net (fo=7, routed)           0.762    12.668    visuals/player_turn_reg_39
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.150    12.818 f  visuals/avail_moves[5][4]_i_15/O
                         net (fo=3, routed)           0.504    13.322    visuals/avail_moves[5][4]_i_15_n_0
    SLICE_X20Y125        LUT6 (Prop_lut6_I0_O)        0.326    13.648 r  visuals/avail_moves[5][7]_i_15/O
                         net (fo=1, routed)           1.176    14.824    visuals/avail_moves[5][7]_i_15_n_0
    SLICE_X26Y123        LUT6 (Prop_lut6_I0_O)        0.124    14.948 f  visuals/avail_moves[5][7]_i_7/O
                         net (fo=1, routed)           0.938    15.886    visuals/avail_moves[5][7]_i_7_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I0_O)        0.124    16.010 f  visuals/avail_moves[5][7]_i_3/O
                         net (fo=2, routed)           0.607    16.617    visuals/avail_moves[5][7]_i_3_n_0
    SLICE_X27Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  visuals/avail_moves[5][7]_i_28/O
                         net (fo=1, routed)           0.151    16.893    visuals/avail_moves[5][7]_i_28_n_0
    SLICE_X27Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.017 r  visuals/avail_moves[5][7]_i_24/O
                         net (fo=1, routed)           0.638    17.655    visuals/avail_moves[5][7]_i_24_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.779 r  visuals/avail_moves[5][7]_i_20/O
                         net (fo=1, routed)           0.303    18.082    visuals/avail_moves[5][7]_i_20_n_0
    SLICE_X34Y119        LUT5 (Prop_lut5_I4_O)        0.124    18.206 r  visuals/avail_moves[5][7]_i_14/O
                         net (fo=1, routed)           0.171    18.377    visuals/avail_moves[5][7]_i_14_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I5_O)        0.124    18.501 r  visuals/avail_moves[5][7]_i_5/O
                         net (fo=1, routed)           0.440    18.941    visuals/avail_moves[5][7]_i_5_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I3_O)        0.124    19.065 r  visuals/avail_moves[5][7]_i_2/O
                         net (fo=1, routed)           0.579    19.644    chess_moves/avail_moves1008_in
    SLICE_X35Y119        LUT2 (Prop_lut2_I1_O)        0.124    19.768 r  chess_moves/avail_moves[5][7]_i_1/O
                         net (fo=1, routed)           0.000    19.768    chess_moves/avail_moves1010_out
    SLICE_X35Y119        FDRE                                         r  chess_moves/avail_moves_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.597    14.938    chess_moves/clock_IBUF_BUFG
    SLICE_X35Y119        FDRE                                         r  chess_moves/avail_moves_reg[5][7]/C
                         clock pessimism              0.196    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X35Y119        FDRE (Setup_fdre_C_D)        0.029    15.128    chess_moves/avail_moves_reg[5][7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -19.768    
  -------------------------------------------------------------------
                         slack                                 -4.641    

Slack (VIOLATED) :        -4.512ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 2.924ns (20.236%)  route 11.525ns (79.764%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.729     5.250    visuals/clock_IBUF_BUFG
    SLICE_X27Y132        FDRE                                         r  visuals/cursor_y_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  visuals/cursor_y_reg[1]_rep__0/Q
                         net (fo=126, routed)         1.084     6.790    visuals/avail_moves_reg[6][0]_1
    SLICE_X23Y134        LUT2 (Prop_lut2_I0_O)        0.152     6.942 r  visuals/blocked[7]_i_27/O
                         net (fo=94, routed)          1.375     8.318    chess_moves/p_400_out[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I4_O)        0.332     8.650 r  chess_moves/avail_moves[3][1]_i_81/O
                         net (fo=3, routed)           1.026     9.676    chess_moves/avail_moves[3][1]_i_81_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I1_O)        0.124     9.800 f  chess_moves/blocked[6]_i_94/O
                         net (fo=1, routed)           0.287    10.087    chess_moves/blocked[6]_i_94_n_0
    SLICE_X17Y132        LUT6 (Prop_lut6_I2_O)        0.124    10.211 f  chess_moves/blocked[6]_i_84/O
                         net (fo=1, routed)           0.630    10.841    chess_moves/blocked[6]_i_84_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  chess_moves/blocked[6]_i_71/O
                         net (fo=1, routed)           0.574    11.539    chess_moves/blocked[6]_i_71_n_0
    SLICE_X16Y128        LUT6 (Prop_lut6_I5_O)        0.124    11.663 f  chess_moves/blocked[6]_i_53/O
                         net (fo=2, routed)           0.589    12.252    visuals/cursor_x_reg[2]_rep__2_45
    SLICE_X16Y126        LUT3 (Prop_lut3_I1_O)        0.124    12.376 f  visuals/blocked[6]_i_19/O
                         net (fo=5, routed)           0.477    12.853    visuals/blocked[6]_i_19_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.977 r  visuals/avail_moves[5][1]_i_36/O
                         net (fo=5, routed)           0.579    13.555    visuals/avail_moves[5][1]_i_36_n_0
    SLICE_X19Y125        LUT4 (Prop_lut4_I1_O)        0.124    13.679 r  visuals/avail_moves[7][3]_i_24/O
                         net (fo=3, routed)           0.528    14.207    visuals/avail_moves[7][3]_i_24_n_0
    SLICE_X18Y125        LUT6 (Prop_lut6_I1_O)        0.124    14.331 r  visuals/avail_moves[7][3]_i_11/O
                         net (fo=1, routed)           0.731    15.062    visuals/avail_moves[7][3]_i_11_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.186 r  visuals/avail_moves[7][3]_i_4/O
                         net (fo=2, routed)           0.825    16.011    visuals/avail_moves_reg[7][3]_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I2_O)        0.124    16.135 r  visuals/avail_moves[7][3]_i_48/O
                         net (fo=1, routed)           0.291    16.427    visuals/avail_moves[7][3]_i_48_n_0
    SLICE_X33Y119        LUT6 (Prop_lut6_I5_O)        0.124    16.551 r  visuals/avail_moves[7][3]_i_39/O
                         net (fo=1, routed)           0.474    17.025    visuals/avail_moves[7][3]_i_39_n_0
    SLICE_X39Y118        LUT6 (Prop_lut6_I0_O)        0.124    17.149 r  visuals/avail_moves[7][3]_i_28/O
                         net (fo=1, routed)           0.437    17.586    visuals/avail_moves[7][3]_i_28_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.710 r  visuals/avail_moves[7][3]_i_14/O
                         net (fo=1, routed)           0.544    18.254    chess_moves/cursor_y_reg[2]_rep__0
    SLICE_X39Y114        LUT3 (Prop_lut3_I2_O)        0.124    18.378 r  chess_moves/avail_moves[7][3]_i_6/O
                         net (fo=1, routed)           0.456    18.834    chess_moves/avail_moves[7][3]_i_6_n_0
    SLICE_X38Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.958 r  chess_moves/avail_moves[7][3]_i_3/O
                         net (fo=1, routed)           0.617    19.576    chess_moves/avail_moves[7][3]_i_3_n_0
    SLICE_X38Y111        LUT6 (Prop_lut6_I5_O)        0.124    19.700 r  chess_moves/avail_moves[7][3]_i_1/O
                         net (fo=1, routed)           0.000    19.700    chess_moves/avail_moves[7][3]_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  chess_moves/avail_moves_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.605    14.946    chess_moves/clock_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  chess_moves/avail_moves_reg[7][3]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)        0.081    15.188    chess_moves/avail_moves_reg[7][3]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -19.700    
  -------------------------------------------------------------------
                         slack                                 -4.512    

Slack (VIOLATED) :        -4.481ns  (required time - arrival time)
  Source:                 chess_moves/board_reg[5][4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.371ns  (logic 3.546ns (24.675%)  route 10.825ns (75.325%))
  Logic Levels:           21  (LUT3=2 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.728     5.249    chess_moves/clock_IBUF_BUFG
    SLICE_X38Y134        FDRE                                         r  chess_moves/board_reg[5][4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.518     5.767 f  chess_moves/board_reg[5][4][1]/Q
                         net (fo=38, routed)          1.727     7.494    chess_moves/board_reg_n_0_[5][4][1]
    SLICE_X27Y134        LUT3 (Prop_lut3_I1_O)        0.118     7.612 f  chess_moves/avail_moves[3][1]_i_107/O
                         net (fo=4, routed)           1.052     8.664    chess_moves/avail_moves[3][1]_i_107_n_0
    SLICE_X25Y131        LUT6 (Prop_lut6_I1_O)        0.326     8.990 f  chess_moves/blocked[1]_i_203/O
                         net (fo=3, routed)           0.433     9.423    chess_moves/blocked[1]_i_203_n_0
    SLICE_X24Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.547 f  chess_moves/blocked[6]_i_95/O
                         net (fo=1, routed)           0.412     9.959    chess_moves/blocked[6]_i_95_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.124    10.083 f  chess_moves/blocked[6]_i_91/O
                         net (fo=1, routed)           0.282    10.365    chess_moves/blocked[6]_i_91_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I5_O)        0.124    10.489 r  chess_moves/blocked[6]_i_75/O
                         net (fo=1, routed)           0.295    10.784    chess_moves/blocked[6]_i_75_n_0
    SLICE_X21Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.908 r  chess_moves/blocked[6]_i_67/O
                         net (fo=2, routed)           0.650    11.559    visuals/cursor_x_reg[2]_rep__2_43
    SLICE_X22Y126        LUT3 (Prop_lut3_I2_O)        0.124    11.683 f  visuals/blocked[6]_i_52/O
                         net (fo=8, routed)           0.329    12.012    visuals/blocked[6]_i_52_n_0
    SLICE_X20Y126        LUT5 (Prop_lut5_I2_O)        0.124    12.136 r  visuals/blocked[6]_i_18/O
                         net (fo=12, routed)          0.953    13.090    visuals/blocked[6]_i_18_n_0
    SLICE_X18Y123        LUT5 (Prop_lut5_I1_O)        0.150    13.240 f  visuals/avail_moves[3][1]_i_21/O
                         net (fo=4, routed)           0.654    13.893    visuals/avail_moves[3][1]_i_21_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I1_O)        0.326    14.219 r  visuals/avail_moves[7][1]_i_28/O
                         net (fo=1, routed)           0.654    14.873    visuals/avail_moves[7][1]_i_28_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.997 f  visuals/avail_moves[7][1]_i_16/O
                         net (fo=1, routed)           0.291    15.289    visuals/avail_moves[7][1]_i_16_n_0
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.124    15.413 f  visuals/avail_moves[7][1]_i_8/O
                         net (fo=2, routed)           0.509    15.921    visuals/avail_moves_reg[7][1]_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.045 r  visuals/avail_moves[7][1]_i_36/O
                         net (fo=1, routed)           0.454    16.500    visuals/avail_moves[7][1]_i_36_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.124    16.624 r  visuals/avail_moves[7][1]_i_35/O
                         net (fo=1, routed)           0.477    17.100    visuals/avail_moves[7][1]_i_35_n_0
    SLICE_X30Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.224 r  visuals/avail_moves[7][1]_i_34/O
                         net (fo=1, routed)           0.291    17.516    visuals/avail_moves[7][1]_i_34_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  visuals/avail_moves[7][1]_i_32/O
                         net (fo=1, routed)           0.151    17.791    visuals/avail_moves[7][1]_i_32_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    17.915 r  visuals/avail_moves[7][1]_i_23/O
                         net (fo=1, routed)           0.354    18.269    visuals/avail_moves[7][1]_i_23_n_0
    SLICE_X30Y114        LUT6 (Prop_lut6_I2_O)        0.124    18.393 r  visuals/avail_moves[7][1]_i_14/O
                         net (fo=1, routed)           0.441    18.834    visuals/avail_moves[7][1]_i_14_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I3_O)        0.124    18.958 r  visuals/avail_moves[7][1]_i_7/O
                         net (fo=1, routed)           0.263    19.221    chess_moves/cursor_y_reg[0]_rep__1_1
    SLICE_X31Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.345 r  chess_moves/avail_moves[7][1]_i_2/O
                         net (fo=1, routed)           0.151    19.496    chess_moves/avail_moves[7][1]_i_2_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    19.620 r  chess_moves/avail_moves[7][1]_i_1/O
                         net (fo=1, routed)           0.000    19.620    chess_moves/avail_moves[7][1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  chess_moves/avail_moves_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.606    14.947    chess_moves/clock_IBUF_BUFG
    SLICE_X31Y111        FDRE                                         r  chess_moves/avail_moves_reg[7][1]/C
                         clock pessimism              0.196    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)        0.031    15.139    chess_moves/avail_moves_reg[7][1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -19.620    
  -------------------------------------------------------------------
                         slack                                 -4.481    

Slack (VIOLATED) :        -4.463ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.354ns  (logic 3.008ns (20.956%)  route 11.346ns (79.044%))
  Logic Levels:           19  (LUT3=2 LUT4=5 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[0]_rep__5/Q
                         net (fo=112, routed)         1.475     7.179    chess_moves/cursor_y_reg[0]_rep__5
    SLICE_X38Y131        LUT6 (Prop_lut6_I4_O)        0.124     7.303 f  chess_moves/blocked[5]_i_134/O
                         net (fo=2, routed)           1.060     8.363    chess_moves/blocked[5]_i_134_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I4_O)        0.124     8.487 r  chess_moves/avail_moves[1][0]_i_150/O
                         net (fo=2, routed)           0.414     8.901    chess_moves/avail_moves[1][0]_i_150_n_0
    SLICE_X35Y128        LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  chess_moves/avail_moves[1][7]_i_56/O
                         net (fo=2, routed)           0.976    10.001    chess_moves/avail_moves[1][7]_i_56_n_0
    SLICE_X29Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.125 r  chess_moves/avail_moves[1][7]_i_36/O
                         net (fo=2, routed)           0.791    10.916    chess_moves/avail_moves[1][7]_i_36_n_0
    SLICE_X27Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.040 r  chess_moves/avail_moves[0][0]_i_35/O
                         net (fo=3, routed)           0.423    11.463    visuals/cursor_x_reg[1]_rep__0_8
    SLICE_X27Y128        LUT3 (Prop_lut3_I2_O)        0.124    11.587 f  visuals/avail_moves[3][1]_i_46/O
                         net (fo=2, routed)           0.587    12.174    visuals/avail_moves[3][1]_i_46_n_0
    SLICE_X23Y125        LUT4 (Prop_lut4_I3_O)        0.124    12.298 r  visuals/avail_moves[2][0]_i_53/O
                         net (fo=2, routed)           0.541    12.839    visuals/avail_moves[2][0]_i_53_n_0
    SLICE_X23Y120        LUT4 (Prop_lut4_I0_O)        0.124    12.963 r  visuals/blocked[4]_i_26/O
                         net (fo=2, routed)           0.403    13.366    visuals/blocked[4]_i_26_n_0
    SLICE_X23Y120        LUT4 (Prop_lut4_I0_O)        0.118    13.484 r  visuals/avail_moves[0][0]_i_43/O
                         net (fo=16, routed)          0.998    14.482    visuals/avail_moves[0][0]_i_43_n_0
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.326    14.808 r  visuals/avail_moves[3][0]_i_18/O
                         net (fo=1, routed)           0.570    15.378    visuals/avail_moves[3][0]_i_18_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.502 r  visuals/avail_moves[3][0]_i_13/O
                         net (fo=2, routed)           0.451    15.953    visuals/avail_moves[3][0]_i_13_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I0_O)        0.124    16.077 r  visuals/avail_moves[3][0]_i_36/O
                         net (fo=1, routed)           0.607    16.684    visuals/avail_moves[3][0]_i_36_n_0
    SLICE_X22Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.808 r  visuals/avail_moves[3][0]_i_34/O
                         net (fo=1, routed)           0.294    17.103    visuals/avail_moves[3][0]_i_34_n_0
    SLICE_X23Y117        LUT6 (Prop_lut6_I2_O)        0.124    17.227 r  visuals/avail_moves[3][0]_i_30/O
                         net (fo=1, routed)           0.303    17.529    visuals/avail_moves[3][0]_i_30_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I1_O)        0.124    17.653 r  visuals/avail_moves[3][0]_i_22/O
                         net (fo=1, routed)           0.407    18.061    visuals/avail_moves[3][0]_i_22_n_0
    SLICE_X27Y116        LUT6 (Prop_lut6_I1_O)        0.124    18.185 r  visuals/avail_moves[3][0]_i_14/O
                         net (fo=1, routed)           0.292    18.477    visuals/avail_moves[3][0]_i_14_n_0
    SLICE_X27Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.601 r  visuals/avail_moves[3][0]_i_12/O
                         net (fo=1, routed)           0.462    19.063    visuals/avail_moves[3][0]_i_12_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I4_O)        0.124    19.187 r  visuals/avail_moves[3][0]_i_4/O
                         net (fo=1, routed)           0.291    19.478    visuals/avail_moves[3][0]_i_4_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124    19.602 r  visuals/avail_moves[3][0]_i_1/O
                         net (fo=1, routed)           0.000    19.602    chess_moves/avail_moves_reg[3][0]_8
    SLICE_X29Y113        FDRE                                         r  chess_moves/avail_moves_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.606    14.947    chess_moves/clock_IBUF_BUFG
    SLICE_X29Y113        FDRE                                         r  chess_moves/avail_moves_reg[3][0]/C
                         clock pessimism              0.196    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X29Y113        FDRE (Setup_fdre_C_D)        0.031    15.139    chess_moves/avail_moves_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                 -4.463    

Slack (VIOLATED) :        -4.458ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 2.936ns (20.475%)  route 11.403ns (79.525%))
  Logic Levels:           20  (LUT3=2 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[0]_rep__5/Q
                         net (fo=112, routed)         1.475     7.179    chess_moves/cursor_y_reg[0]_rep__5
    SLICE_X38Y131        LUT6 (Prop_lut6_I4_O)        0.124     7.303 f  chess_moves/blocked[5]_i_134/O
                         net (fo=2, routed)           1.060     8.363    chess_moves/blocked[5]_i_134_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I4_O)        0.124     8.487 r  chess_moves/avail_moves[1][0]_i_150/O
                         net (fo=2, routed)           0.414     8.901    chess_moves/avail_moves[1][0]_i_150_n_0
    SLICE_X35Y128        LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  chess_moves/avail_moves[1][7]_i_56/O
                         net (fo=2, routed)           0.976    10.001    chess_moves/avail_moves[1][7]_i_56_n_0
    SLICE_X29Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.125 r  chess_moves/avail_moves[1][7]_i_36/O
                         net (fo=2, routed)           0.791    10.916    chess_moves/avail_moves[1][7]_i_36_n_0
    SLICE_X27Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.040 r  chess_moves/avail_moves[0][0]_i_35/O
                         net (fo=3, routed)           0.423    11.463    visuals/cursor_x_reg[1]_rep__0_8
    SLICE_X27Y128        LUT3 (Prop_lut3_I2_O)        0.124    11.587 f  visuals/avail_moves[3][1]_i_46/O
                         net (fo=2, routed)           0.587    12.174    visuals/avail_moves[3][1]_i_46_n_0
    SLICE_X23Y125        LUT4 (Prop_lut4_I3_O)        0.124    12.298 r  visuals/avail_moves[2][0]_i_53/O
                         net (fo=2, routed)           0.453    12.751    visuals/avail_moves[2][0]_i_53_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I0_O)        0.124    12.875 r  visuals/avail_moves[2][0]_i_27/O
                         net (fo=25, routed)          1.004    13.879    visuals/avail_moves[2][0]_i_27_n_0
    SLICE_X21Y122        LUT5 (Prop_lut5_I2_O)        0.124    14.003 r  visuals/avail_moves[4][4]_i_28/O
                         net (fo=1, routed)           0.282    14.286    visuals/avail_moves[4][4]_i_28_n_0
    SLICE_X23Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.410 r  visuals/avail_moves[4][4]_i_15/O
                         net (fo=1, routed)           0.566    14.976    visuals/avail_moves[4][4]_i_15_n_0
    SLICE_X21Y122        LUT6 (Prop_lut6_I3_O)        0.124    15.100 f  visuals/avail_moves[4][4]_i_6/O
                         net (fo=1, routed)           0.650    15.750    visuals/avail_moves[4][4]_i_6_n_0
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.124    15.874 r  visuals/avail_moves[4][4]_i_4/O
                         net (fo=2, routed)           0.455    16.329    visuals/avail_moves[4][4]_i_4_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I0_O)        0.124    16.453 r  visuals/avail_moves[4][4]_i_35/O
                         net (fo=1, routed)           0.263    16.716    visuals/avail_moves[4][4]_i_35_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I3_O)        0.124    16.840 r  visuals/avail_moves[4][4]_i_32/O
                         net (fo=1, routed)           0.451    17.291    visuals/avail_moves[4][4]_i_32_n_0
    SLICE_X29Y119        LUT6 (Prop_lut6_I3_O)        0.124    17.415 r  visuals/avail_moves[4][4]_i_30/O
                         net (fo=1, routed)           0.323    17.738    visuals/avail_moves[4][4]_i_30_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I4_O)        0.124    17.862 r  visuals/avail_moves[4][4]_i_26/O
                         net (fo=1, routed)           0.162    18.024    visuals/avail_moves[4][4]_i_26_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I0_O)        0.124    18.148 r  visuals/avail_moves[4][4]_i_13/O
                         net (fo=1, routed)           0.414    18.562    visuals/avail_moves[4][4]_i_13_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.686 r  visuals/avail_moves[4][4]_i_5/O
                         net (fo=1, routed)           0.161    18.847    visuals/avail_moves[4][4]_i_5_n_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I2_O)        0.124    18.971 r  visuals/avail_moves[4][4]_i_2/O
                         net (fo=1, routed)           0.493    19.464    visuals/chess_moves/avail_moves755_out
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124    19.588 r  visuals/avail_moves[4][4]_i_1/O
                         net (fo=1, routed)           0.000    19.588    chess_moves/avail_moves_reg[4][4]_1
    SLICE_X32Y118        FDRE                                         r  chess_moves/avail_moves_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.599    14.940    chess_moves/clock_IBUF_BUFG
    SLICE_X32Y118        FDRE                                         r  chess_moves/avail_moves_reg[4][4]/C
                         clock pessimism              0.196    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X32Y118        FDRE (Setup_fdre_C_D)        0.029    15.130    chess_moves/avail_moves_reg[4][4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -19.588    
  -------------------------------------------------------------------
                         slack                                 -4.458    

Slack (VIOLATED) :        -4.374ns  (required time - arrival time)
  Source:                 chess_moves/board_reg[5][4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 3.142ns (21.958%)  route 11.167ns (78.042%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.728     5.249    chess_moves/clock_IBUF_BUFG
    SLICE_X38Y134        FDRE                                         r  chess_moves/board_reg[5][4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.518     5.767 f  chess_moves/board_reg[5][4][1]/Q
                         net (fo=38, routed)          1.727     7.494    chess_moves/board_reg_n_0_[5][4][1]
    SLICE_X27Y134        LUT3 (Prop_lut3_I1_O)        0.118     7.612 f  chess_moves/avail_moves[3][1]_i_107/O
                         net (fo=4, routed)           1.052     8.664    chess_moves/avail_moves[3][1]_i_107_n_0
    SLICE_X25Y131        LUT6 (Prop_lut6_I1_O)        0.326     8.990 f  chess_moves/blocked[1]_i_203/O
                         net (fo=3, routed)           0.433     9.423    chess_moves/blocked[1]_i_203_n_0
    SLICE_X24Y130        LUT6 (Prop_lut6_I3_O)        0.124     9.547 f  chess_moves/blocked[6]_i_95/O
                         net (fo=1, routed)           0.412     9.959    chess_moves/blocked[6]_i_95_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.124    10.083 f  chess_moves/blocked[6]_i_91/O
                         net (fo=1, routed)           0.282    10.365    chess_moves/blocked[6]_i_91_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I5_O)        0.124    10.489 r  chess_moves/blocked[6]_i_75/O
                         net (fo=1, routed)           0.295    10.784    chess_moves/blocked[6]_i_75_n_0
    SLICE_X21Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.908 r  chess_moves/blocked[6]_i_67/O
                         net (fo=2, routed)           0.570    11.478    chess_moves/blocked_reg[6]_12
    SLICE_X17Y128        LUT5 (Prop_lut5_I0_O)        0.124    11.602 f  chess_moves/avail_moves[7][3]_i_38/O
                         net (fo=13, routed)          0.630    12.232    visuals/cursor_x_reg[2]_rep__2_27
    SLICE_X17Y127        LUT4 (Prop_lut4_I0_O)        0.118    12.350 f  visuals/avail_moves[3][5]_i_27/O
                         net (fo=7, routed)           0.641    12.991    visuals/avail_moves[3][5]_i_27_n_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.326    13.317 f  visuals/avail_moves[5][5]_i_28/O
                         net (fo=1, routed)           0.705    14.022    visuals/avail_moves[5][5]_i_28_n_0
    SLICE_X17Y124        LUT6 (Prop_lut6_I1_O)        0.124    14.146 f  visuals/avail_moves[5][5]_i_24/O
                         net (fo=1, routed)           0.474    14.620    visuals/avail_moves[5][5]_i_24_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I4_O)        0.124    14.744 r  visuals/avail_moves[5][5]_i_15/O
                         net (fo=1, routed)           0.552    15.297    visuals/avail_moves[5][5]_i_15_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.421 r  visuals/avail_moves[5][5]_i_6/O
                         net (fo=1, routed)           0.694    16.115    visuals/avail_moves[5][5]_i_6_n_0
    SLICE_X23Y117        LUT6 (Prop_lut6_I0_O)        0.124    16.239 r  visuals/avail_moves[5][5]_i_4/O
                         net (fo=2, routed)           0.777    17.016    visuals/avail_moves[5][5]_i_4_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I1_O)        0.124    17.140 r  visuals/avail_moves[5][5]_i_22/O
                         net (fo=1, routed)           0.433    17.573    visuals/avail_moves[5][5]_i_22_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  visuals/avail_moves[5][5]_i_11/O
                         net (fo=1, routed)           0.428    18.125    visuals/avail_moves[5][5]_i_11_n_0
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.124    18.249 r  visuals/avail_moves[5][5]_i_5/O
                         net (fo=1, routed)           0.568    18.817    visuals/avail_moves[5][5]_i_5_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  visuals/avail_moves[5][5]_i_2/O
                         net (fo=1, routed)           0.493    19.434    visuals/chess_moves/avail_moves846_out
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.124    19.558 r  visuals/avail_moves[5][5]_i_1/O
                         net (fo=1, routed)           0.000    19.558    chess_moves/avail_moves_reg[5][5]_1
    SLICE_X34Y115        FDRE                                         r  chess_moves/avail_moves_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.602    14.943    chess_moves/clock_IBUF_BUFG
    SLICE_X34Y115        FDRE                                         r  chess_moves/avail_moves_reg[5][5]/C
                         clock pessimism              0.196    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X34Y115        FDRE (Setup_fdre_C_D)        0.081    15.185    chess_moves/avail_moves_reg[5][5]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -19.558    
  -------------------------------------------------------------------
                         slack                                 -4.374    

Slack (VIOLATED) :        -4.294ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.251ns  (logic 3.308ns (23.213%)  route 10.943ns (76.787%))
  Logic Levels:           19  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[1]_rep__1/Q
                         net (fo=124, routed)         1.447     7.151    chess_moves/cursor_y_reg[1]_rep__1_5
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.275 f  chess_moves/blocked[1]_i_66/O
                         net (fo=3, routed)           1.016     8.291    chess_moves/blocked[1]_i_66_n_0
    SLICE_X34Y129        LUT6 (Prop_lut6_I1_O)        0.124     8.415 f  chess_moves/blocked[1]_i_108/O
                         net (fo=2, routed)           0.874     9.290    chess_moves/blocked[1]_i_108_n_0
    SLICE_X33Y126        LUT2 (Prop_lut2_I0_O)        0.124     9.414 r  chess_moves/blocked[6]_i_64/O
                         net (fo=2, routed)           0.985    10.399    chess_moves/blocked[6]_i_64_n_0
    SLICE_X26Y126        LUT6 (Prop_lut6_I5_O)        0.124    10.523 r  chess_moves/avail_moves[3][3]_i_70/O
                         net (fo=1, routed)           0.000    10.523    chess_moves/avail_moves[3][3]_i_70_n_0
    SLICE_X26Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    10.740 r  chess_moves/avail_moves_reg[3][3]_i_54/O
                         net (fo=2, routed)           0.867    11.607    chess_moves/avail_moves_reg[4][6]_3
    SLICE_X22Y127        LUT3 (Prop_lut3_I0_O)        0.299    11.906 f  chess_moves/avail_moves[3][3]_i_45/O
                         net (fo=7, routed)           0.624    12.530    visuals/player_turn_reg_39
    SLICE_X18Y126        LUT2 (Prop_lut2_I1_O)        0.124    12.654 r  visuals/avail_moves[4][6]_i_20/O
                         net (fo=3, routed)           0.827    13.481    visuals/avail_moves[4][6]_i_20_n_0
    SLICE_X18Y122        LUT5 (Prop_lut5_I4_O)        0.124    13.605 f  visuals/avail_moves[3][5]_i_28/O
                         net (fo=4, routed)           0.676    14.281    visuals/avail_moves[3][5]_i_28_n_0
    SLICE_X22Y122        LUT4 (Prop_lut4_I2_O)        0.150    14.431 r  visuals/avail_moves[7][5]_i_17/O
                         net (fo=1, routed)           0.498    14.929    visuals/avail_moves[7][5]_i_17_n_0
    SLICE_X24Y122        LUT6 (Prop_lut6_I0_O)        0.326    15.255 f  visuals/avail_moves[7][5]_i_12/O
                         net (fo=1, routed)           0.286    15.541    visuals/avail_moves[7][5]_i_12_n_0
    SLICE_X27Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.665 r  visuals/avail_moves[7][5]_i_4/O
                         net (fo=2, routed)           0.415    16.080    visuals/avail_moves_reg[7][5]_0
    SLICE_X27Y121        LUT3 (Prop_lut3_I2_O)        0.124    16.204 r  visuals/avail_moves[7][5]_i_29/O
                         net (fo=1, routed)           0.643    16.847    visuals/avail_moves[7][5]_i_29_n_0
    SLICE_X33Y121        LUT5 (Prop_lut5_I0_O)        0.124    16.971 r  visuals/avail_moves[7][5]_i_27/O
                         net (fo=1, routed)           0.474    17.445    visuals/avail_moves[7][5]_i_27_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    17.569 r  visuals/avail_moves[7][5]_i_24/O
                         net (fo=1, routed)           0.154    17.723    visuals/avail_moves[7][5]_i_24_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I5_O)        0.124    17.847 r  visuals/avail_moves[7][5]_i_20/O
                         net (fo=1, routed)           0.432    18.279    visuals/avail_moves[7][5]_i_20_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I4_O)        0.124    18.403 r  visuals/avail_moves[7][5]_i_14/O
                         net (fo=1, routed)           0.292    18.696    visuals/avail_moves[7][5]_i_14_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I5_O)        0.124    18.820 r  visuals/avail_moves[7][5]_i_6/O
                         net (fo=1, routed)           0.149    18.968    visuals/avail_moves[7][5]_i_6_n_0
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    19.092 r  visuals/avail_moves[7][5]_i_3/O
                         net (fo=1, routed)           0.282    19.375    visuals/avail_moves[7][5]_i_3_n_0
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  visuals/avail_moves[7][5]_i_1/O
                         net (fo=1, routed)           0.000    19.499    chess_moves/avail_moves_reg[7][5]_3
    SLICE_X37Y116        FDRE                                         r  chess_moves/avail_moves_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.601    14.942    chess_moves/clock_IBUF_BUFG
    SLICE_X37Y116        FDRE                                         r  chess_moves/avail_moves_reg[7][5]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X37Y116        FDRE (Setup_fdre_C_D)        0.031    15.205    chess_moves/avail_moves_reg[7][5]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                 -4.294    

Slack (VIOLATED) :        -4.277ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.164ns  (logic 3.158ns (22.296%)  route 11.006ns (77.704%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.729     5.250    visuals/clock_IBUF_BUFG
    SLICE_X27Y132        FDRE                                         r  visuals/cursor_y_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  visuals/cursor_y_reg[1]_rep__0/Q
                         net (fo=126, routed)         1.084     6.790    visuals/avail_moves_reg[6][0]_1
    SLICE_X23Y134        LUT2 (Prop_lut2_I0_O)        0.152     6.942 r  visuals/blocked[7]_i_27/O
                         net (fo=94, routed)          1.375     8.318    chess_moves/p_400_out[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I4_O)        0.332     8.650 r  chess_moves/avail_moves[3][1]_i_81/O
                         net (fo=3, routed)           1.026     9.676    chess_moves/avail_moves[3][1]_i_81_n_0
    SLICE_X18Y132        LUT6 (Prop_lut6_I1_O)        0.124     9.800 f  chess_moves/blocked[6]_i_94/O
                         net (fo=1, routed)           0.287    10.087    chess_moves/blocked[6]_i_94_n_0
    SLICE_X17Y132        LUT6 (Prop_lut6_I2_O)        0.124    10.211 f  chess_moves/blocked[6]_i_84/O
                         net (fo=1, routed)           0.630    10.841    chess_moves/blocked[6]_i_84_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  chess_moves/blocked[6]_i_71/O
                         net (fo=1, routed)           0.574    11.539    chess_moves/blocked[6]_i_71_n_0
    SLICE_X16Y128        LUT6 (Prop_lut6_I5_O)        0.124    11.663 f  chess_moves/blocked[6]_i_53/O
                         net (fo=2, routed)           0.589    12.252    visuals/cursor_x_reg[2]_rep__2_45
    SLICE_X16Y126        LUT3 (Prop_lut3_I1_O)        0.124    12.376 f  visuals/blocked[6]_i_19/O
                         net (fo=5, routed)           0.477    12.853    visuals/blocked[6]_i_19_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.977 r  visuals/avail_moves[5][1]_i_36/O
                         net (fo=5, routed)           0.934    13.911    visuals/avail_moves[5][1]_i_36_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.150    14.061 f  visuals/avail_moves[5][1]_i_20/O
                         net (fo=3, routed)           0.640    14.701    visuals/avail_moves[5][1]_i_20_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I4_O)        0.332    15.033 r  visuals/avail_moves[5][0]_i_13/O
                         net (fo=1, routed)           0.448    15.481    visuals/avail_moves[5][0]_i_13_n_0
    SLICE_X19Y120        LUT6 (Prop_lut6_I0_O)        0.124    15.605 r  visuals/avail_moves[5][0]_i_8/O
                         net (fo=2, routed)           0.529    16.134    visuals/avail_moves_reg[5][0]_2
    SLICE_X22Y114        LUT5 (Prop_lut5_I0_O)        0.124    16.258 r  visuals/avail_moves[5][0]_i_37/O
                         net (fo=1, routed)           0.488    16.746    visuals/avail_moves[5][0]_i_37_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I5_O)        0.124    16.870 r  visuals/avail_moves[5][0]_i_29/O
                         net (fo=1, routed)           0.471    17.341    visuals/avail_moves[5][0]_i_29_n_0
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    17.465 r  visuals/avail_moves[5][0]_i_17/O
                         net (fo=1, routed)           0.511    17.976    visuals/avail_moves[5][0]_i_17_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.100 r  visuals/avail_moves[5][0]_i_9/O
                         net (fo=1, routed)           0.501    18.601    chess_moves/cursor_y_reg[0]_rep__0_3
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.725 r  chess_moves/avail_moves[5][0]_i_4/O
                         net (fo=1, routed)           0.280    19.005    chess_moves/avail_moves[5][0]_i_4_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I0_O)        0.124    19.129 r  chess_moves/avail_moves[5][0]_i_3/O
                         net (fo=1, routed)           0.162    19.290    visuals/avail_moves436_out
    SLICE_X36Y107        LUT5 (Prop_lut5_I4_O)        0.124    19.414 r  visuals/avail_moves[5][0]_i_1/O
                         net (fo=1, routed)           0.000    19.414    chess_moves/avail_moves_reg[5][0]_0
    SLICE_X36Y107        FDRE                                         r  chess_moves/avail_moves_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.607    14.948    chess_moves/clock_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  chess_moves/avail_moves_reg[5][0]/C
                         clock pessimism              0.196    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X36Y107        FDRE (Setup_fdre_C_D)        0.029    15.138    chess_moves/avail_moves_reg[5][0]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -19.414    
  -------------------------------------------------------------------
                         slack                                 -4.277    

Slack (VIOLATED) :        -4.237ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 2.812ns (19.851%)  route 11.353ns (80.149%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[0]_rep__5/Q
                         net (fo=112, routed)         1.475     7.179    chess_moves/cursor_y_reg[0]_rep__5
    SLICE_X38Y131        LUT6 (Prop_lut6_I4_O)        0.124     7.303 f  chess_moves/blocked[5]_i_134/O
                         net (fo=2, routed)           1.060     8.363    chess_moves/blocked[5]_i_134_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I4_O)        0.124     8.487 r  chess_moves/avail_moves[1][0]_i_150/O
                         net (fo=2, routed)           0.414     8.901    chess_moves/avail_moves[1][0]_i_150_n_0
    SLICE_X35Y128        LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  chess_moves/avail_moves[1][7]_i_56/O
                         net (fo=2, routed)           0.976    10.001    chess_moves/avail_moves[1][7]_i_56_n_0
    SLICE_X29Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.125 r  chess_moves/avail_moves[1][7]_i_36/O
                         net (fo=2, routed)           0.791    10.916    chess_moves/avail_moves[1][7]_i_36_n_0
    SLICE_X27Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.040 r  chess_moves/avail_moves[0][0]_i_35/O
                         net (fo=3, routed)           0.423    11.463    visuals/cursor_x_reg[1]_rep__0_8
    SLICE_X27Y128        LUT3 (Prop_lut3_I2_O)        0.124    11.587 f  visuals/avail_moves[3][1]_i_46/O
                         net (fo=2, routed)           0.587    12.174    visuals/avail_moves[3][1]_i_46_n_0
    SLICE_X23Y125        LUT4 (Prop_lut4_I3_O)        0.124    12.298 r  visuals/avail_moves[2][0]_i_53/O
                         net (fo=2, routed)           0.453    12.751    visuals/avail_moves[2][0]_i_53_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I0_O)        0.124    12.875 r  visuals/avail_moves[2][0]_i_27/O
                         net (fo=25, routed)          1.002    13.878    visuals/avail_moves[2][0]_i_27_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.002 r  visuals/avail_moves[4][3]_i_60/O
                         net (fo=1, routed)           0.433    14.435    visuals/avail_moves[4][3]_i_60_n_0
    SLICE_X17Y122        LUT5 (Prop_lut5_I4_O)        0.124    14.559 r  visuals/avail_moves[4][3]_i_33/O
                         net (fo=1, routed)           0.407    14.966    visuals/avail_moves[4][3]_i_33_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.090 r  visuals/avail_moves[4][3]_i_17/O
                         net (fo=1, routed)           0.752    15.842    visuals/avail_moves[4][3]_i_17_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I0_O)        0.124    15.966 r  visuals/avail_moves[4][3]_i_8/O
                         net (fo=2, routed)           0.495    16.461    visuals/avail_moves[4][3]_i_8_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I0_O)        0.124    16.585 r  visuals/avail_moves[4][3]_i_70/O
                         net (fo=1, routed)           0.436    17.020    visuals/avail_moves[4][3]_i_70_n_0
    SLICE_X28Y120        LUT6 (Prop_lut6_I5_O)        0.124    17.144 r  visuals/avail_moves[4][3]_i_47/O
                         net (fo=1, routed)           0.443    17.587    visuals/avail_moves[4][3]_i_47_n_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I0_O)        0.124    17.711 r  visuals/avail_moves[4][3]_i_27/O
                         net (fo=1, routed)           0.162    17.873    visuals/avail_moves[4][3]_i_27_n_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I1_O)        0.124    17.997 r  visuals/avail_moves[4][3]_i_13/O
                         net (fo=1, routed)           0.312    18.309    visuals/avail_moves[4][3]_i_13_n_0
    SLICE_X30Y119        LUT6 (Prop_lut6_I5_O)        0.124    18.433 r  visuals/avail_moves[4][3]_i_6/O
                         net (fo=1, routed)           0.426    18.860    visuals/avail_moves[4][3]_i_6_n_0
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124    18.984 r  visuals/avail_moves[4][3]_i_3/O
                         net (fo=1, routed)           0.306    19.290    visuals/avail_moves[4][3]_i_3_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I4_O)        0.124    19.414 r  visuals/avail_moves[4][3]_i_1/O
                         net (fo=1, routed)           0.000    19.414    chess_moves/avail_moves_reg[4][3]_12
    SLICE_X34Y118        FDRE                                         r  chess_moves/avail_moves_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.598    14.939    chess_moves/clock_IBUF_BUFG
    SLICE_X34Y118        FDRE                                         r  chess_moves/avail_moves_reg[4][3]/C
                         clock pessimism              0.196    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X34Y118        FDRE (Setup_fdre_C_D)        0.077    15.177    chess_moves/avail_moves_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -19.414    
  -------------------------------------------------------------------
                         slack                                 -4.237    

Slack (VIOLATED) :        -4.225ns  (required time - arrival time)
  Source:                 visuals/cursor_y_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chess_moves/avail_moves_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.230ns  (logic 2.767ns (19.445%)  route 11.463ns (80.555%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.727     5.248    visuals/clock_IBUF_BUFG
    SLICE_X37Y133        FDRE                                         r  visuals/cursor_y_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  visuals/cursor_y_reg[0]_rep__5/Q
                         net (fo=112, routed)         1.475     7.179    chess_moves/cursor_y_reg[0]_rep__5
    SLICE_X38Y131        LUT6 (Prop_lut6_I4_O)        0.124     7.303 r  chess_moves/blocked[5]_i_134/O
                         net (fo=2, routed)           1.060     8.363    chess_moves/blocked[5]_i_134_n_0
    SLICE_X35Y128        LUT5 (Prop_lut5_I4_O)        0.124     8.487 f  chess_moves/avail_moves[1][0]_i_150/O
                         net (fo=2, routed)           0.414     8.901    chess_moves/avail_moves[1][0]_i_150_n_0
    SLICE_X35Y128        LUT4 (Prop_lut4_I3_O)        0.124     9.025 f  chess_moves/avail_moves[1][7]_i_56/O
                         net (fo=2, routed)           0.976    10.001    chess_moves/avail_moves[1][7]_i_56_n_0
    SLICE_X29Y128        LUT3 (Prop_lut3_I2_O)        0.124    10.125 f  chess_moves/avail_moves[1][7]_i_36/O
                         net (fo=2, routed)           0.791    10.916    chess_moves/avail_moves[1][7]_i_36_n_0
    SLICE_X27Y128        LUT6 (Prop_lut6_I1_O)        0.124    11.040 f  chess_moves/avail_moves[0][0]_i_35/O
                         net (fo=3, routed)           0.557    11.597    chess_moves/avail_moves_reg[0][4]_7
    SLICE_X25Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.721 f  chess_moves/avail_moves[0][0]_i_58/O
                         net (fo=2, routed)           0.700    12.420    visuals/cursor_x_reg[1]_rep__0_7
    SLICE_X24Y125        LUT4 (Prop_lut4_I3_O)        0.124    12.544 f  visuals/avail_moves[0][0]_i_47/O
                         net (fo=27, routed)          0.885    13.429    visuals/avail_moves[0][0]_i_47_n_0
    SLICE_X16Y122        LUT4 (Prop_lut4_I1_O)        0.119    13.548 f  visuals/avail_moves[4][5]_i_26/O
                         net (fo=1, routed)           0.641    14.190    visuals/avail_moves[4][5]_i_26_n_0
    SLICE_X20Y120        LUT6 (Prop_lut6_I0_O)        0.332    14.522 f  visuals/avail_moves[4][5]_i_20/O
                         net (fo=1, routed)           0.453    14.974    visuals/avail_moves[4][5]_i_20_n_0
    SLICE_X21Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.098 r  visuals/avail_moves[4][5]_i_10/O
                         net (fo=1, routed)           0.407    15.506    visuals/avail_moves[4][5]_i_10_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I5_O)        0.124    15.630 r  visuals/avail_moves[4][5]_i_4/O
                         net (fo=2, routed)           0.808    16.438    visuals/avail_moves[4][5]_i_4_n_0
    SLICE_X32Y117        LUT6 (Prop_lut6_I0_O)        0.124    16.562 r  visuals/avail_moves[4][5]_i_31/O
                         net (fo=1, routed)           0.468    17.030    visuals/avail_moves[4][5]_i_31_n_0
    SLICE_X34Y117        LUT6 (Prop_lut6_I5_O)        0.124    17.154 r  visuals/avail_moves[4][5]_i_22/O
                         net (fo=1, routed)           0.451    17.605    visuals/avail_moves[4][5]_i_22_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.729 r  visuals/avail_moves[4][5]_i_11/O
                         net (fo=1, routed)           0.303    18.032    visuals/avail_moves[4][5]_i_11_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124    18.156 r  visuals/avail_moves[4][5]_i_5/O
                         net (fo=1, routed)           0.577    18.734    visuals/avail_moves[4][5]_i_5_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I2_O)        0.124    18.858 r  visuals/avail_moves[4][5]_i_2/O
                         net (fo=1, routed)           0.496    19.354    visuals/chess_moves/avail_moves837_out
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.124    19.478 r  visuals/avail_moves[4][5]_i_1/O
                         net (fo=1, routed)           0.000    19.478    chess_moves/avail_moves_reg[4][5]_7
    SLICE_X38Y113        FDRE                                         r  chess_moves/avail_moves_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        1.603    14.944    chess_moves/clock_IBUF_BUFG
    SLICE_X38Y113        FDRE                                         r  chess_moves/avail_moves_reg[4][5]/C
                         clock pessimism              0.267    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)        0.077    15.253    chess_moves/avail_moves_reg[4][5]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 visuals/count_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/count_y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.392ns (75.225%)  route 0.129ns (24.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.565     1.448    visuals/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  visuals/count_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  visuals/count_y_reg[24]/Q
                         net (fo=4, routed)           0.128     1.718    visuals/count_y_reg[24]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.915 r  visuals/count_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    visuals/count_y_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  visuals/count_y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    visuals/count_y_reg[28]_i_1_n_7
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.920     2.048    visuals/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    visuals/count_y_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 visuals/count_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/count_y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.403ns (75.737%)  route 0.129ns (24.263%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.565     1.448    visuals/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  visuals/count_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  visuals/count_y_reg[24]/Q
                         net (fo=4, routed)           0.128     1.718    visuals/count_y_reg[24]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.915 r  visuals/count_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    visuals/count_y_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  visuals/count_y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    visuals/count_y_reg[28]_i_1_n_5
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.920     2.048    visuals/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    visuals/count_y_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_menu/clk6p25m/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu/clk6p25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.564     1.447    main_menu/clk6p25m/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  main_menu/clk6p25m/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  main_menu/clk6p25m/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    main_menu/clk6p25m/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  main_menu/clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    main_menu/clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  main_menu/clk6p25m/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    main_menu/clk6p25m/count_reg[28]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  main_menu/clk6p25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.830     1.958    main_menu/clk6p25m/clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main_menu/clk6p25m/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    main_menu/clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 visuals/count_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/count_y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.428ns (76.826%)  route 0.129ns (23.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.565     1.448    visuals/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  visuals/count_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  visuals/count_y_reg[24]/Q
                         net (fo=4, routed)           0.128     1.718    visuals/count_y_reg[24]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.915 r  visuals/count_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    visuals/count_y_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  visuals/count_y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    visuals/count_y_reg[28]_i_1_n_6
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.920     2.048    visuals/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[29]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    visuals/count_y_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 visuals/count_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/count_y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.428ns (76.826%)  route 0.129ns (23.174%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.565     1.448    visuals/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  visuals/count_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  visuals/count_y_reg[24]/Q
                         net (fo=4, routed)           0.128     1.718    visuals/count_y_reg[24]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.915 r  visuals/count_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    visuals/count_y_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  visuals/count_y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    visuals/count_y_reg[28]_i_1_n_4
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.920     2.048    visuals/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  visuals/count_y_reg[31]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    visuals/count_y_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_menu/clk0p005s/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu/clk0p005s/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.564     1.447    main_menu/clk0p005s/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  main_menu/clk0p005s/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_menu/clk0p005s/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    main_menu/clk0p005s/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  main_menu/clk0p005s/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    main_menu/clk0p005s/count_reg[24]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  main_menu/clk0p005s/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    main_menu/clk0p005s/count_reg[28]_i_1__1_n_7
    SLICE_X33Y50         FDRE                                         r  main_menu/clk0p005s/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.830     1.958    main_menu/clk0p005s/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  main_menu/clk0p005s/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    main_menu/clk0p005s/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 main_menu/clk6p25m/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu/clk6p25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.564     1.447    main_menu/clk6p25m/clock_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  main_menu/clk6p25m/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  main_menu/clk6p25m/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.738    main_menu/clk6p25m/count_reg[26]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  main_menu/clk6p25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    main_menu/clk6p25m/count_reg[24]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  main_menu/clk6p25m/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.960    main_menu/clk6p25m/count_reg[28]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  main_menu/clk6p25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.830     1.958    main_menu/clk6p25m/clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main_menu/clk6p25m/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    main_menu/clk6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_menu/clk0p005s/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu/clk0p005s/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.564     1.447    main_menu/clk0p005s/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  main_menu/clk0p005s/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_menu/clk0p005s/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    main_menu/clk0p005s/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  main_menu/clk0p005s/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    main_menu/clk0p005s/count_reg[24]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  main_menu/clk0p005s/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.934    main_menu/clk0p005s/count_reg[28]_i_1__1_n_5
    SLICE_X33Y50         FDRE                                         r  main_menu/clk0p005s/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.830     1.958    main_menu/clk0p005s/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  main_menu/clk0p005s/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    main_menu/clk0p005s/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 chess_moves/avail_moves_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/bool_available_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.644     1.528    chess_moves/clock_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  chess_moves/avail_moves_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  chess_moves/avail_moves_out_reg[58]/Q
                         net (fo=1, routed)           0.056     1.725    visuals/avail_moves_out_reg[63][58]
    SLICE_X55Y110        FDRE                                         r  visuals/bool_available_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.917     2.045    visuals/clock_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  visuals/bool_available_reg[58]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.078     1.606    visuals/bool_available_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 chess_moves/avail_moves_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            visuals/bool_available_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.643     1.527    chess_moves/clock_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  chess_moves/avail_moves_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  chess_moves/avail_moves_out_reg[62]/Q
                         net (fo=1, routed)           0.056     1.724    visuals/avail_moves_out_reg[63][62]
    SLICE_X55Y112        FDRE                                         r  visuals/bool_available_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1516, routed)        0.915     2.043    visuals/clock_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  visuals/bool_available_reg[62]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.078     1.605    visuals/bool_available_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   turns/move_count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67   turns/move_count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y67   turns/move_count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68   turns/move_count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68   turns/move_count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62   turns/move_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y64   turns/move_count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65   turns/move_count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y64   turns/move_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  chess_moves/avail_moves_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y111  chess_moves/avail_moves_reg[3][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y115  chess_moves/avail_moves_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y115  chess_moves/avail_moves_reg[6][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y116  chess_moves/avail_moves_reg[6][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  chess_moves/avail_moves_reg[7][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  chess_moves/avail_moves_reg[7][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  chess_moves/board_reg[0][1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y134  chess_moves/board_reg[0][5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y134  chess_moves/board_reg[0][5][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67   turns/move_count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67   turns/move_count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67   turns/move_count_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67   turns/move_count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   turns/move_count_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   turns/move_count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   turns/move_count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   turns/move_count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65   turns/move_count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y97   visuals/chess_board_reg[0][0]/C



