`timescale 10ns/1ns
module FPGA_EXP5_tb()ï¼›
	reg res,clk;
	wire 