design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
control_servos_slave_lite_v3_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/0d8a/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
control_servos.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/0d8a/hdl/control_servos.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
design_1_control_servos_0_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_control_servos_0_3/sim/design_1_control_servos_0_3.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/sim/bd_ae83.v,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_0/sim/bd_ae83_one_0.v,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/sim/bd_ae83_psr_aclk_0.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_2/sim/bd_ae83_s00mmu_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_3/sim/bd_ae83_s00tr_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_4/sim/bd_ae83_s00sic_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_5/sim/bd_ae83_s00a2s_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_6/sim/bd_ae83_sarn_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_7/sim/bd_ae83_srn_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_8/sim/bd_ae83_sawn_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_9/sim/bd_ae83_swn_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_10/sim/bd_ae83_sbn_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_11/sim/bd_ae83_m00s2a_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
bd_ae83_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_12/sim/bd_ae83_m00e_0.sv,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
design_1_axi_smc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_3/sim/design_1_axi_smc_3.v,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
design_1_rst_ps7_0_50M_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_3/sim/design_1_rst_ps7_0_50M_3.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/86fe/hdl"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../plane_proj_spi.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
