{
  "Top": "DWT",
  "RtlTop": "DWT",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-2"
  },
  "HlsSolution": {
    "Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ],
    "DirectiveTcl": ["set_directive_interface DWT "],
    "DirectiveInfo": ["interface DWT {{ap_ovld positionBoolean0mode} {port positionBooleanTextRequiredread_ready}} {}"]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DWT",
    "Version": "1.0",
    "DisplayName": "Dwt",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/source\/DWT.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DWT_data_in.vhd",
      "impl\/vhdl\/DWT_data_input.vhd",
      "impl\/vhdl\/DWT_data_output.vhd",
      "impl\/vhdl\/DWT_fadd_32ns_32nbkb.vhd",
      "impl\/vhdl\/DWT_filter_g.vhd",
      "impl\/vhdl\/DWT_filter_h.vhd",
      "impl\/vhdl\/DWT_fmul_32ns_32ncud.vhd",
      "impl\/vhdl\/DWT.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DWT_data_in.v",
      "impl\/verilog\/DWT_data_in_ram.dat",
      "impl\/verilog\/DWT_data_input.v",
      "impl\/verilog\/DWT_data_output.v",
      "impl\/verilog\/DWT_fadd_32ns_32nbkb.v",
      "impl\/verilog\/DWT_filter_g.v",
      "impl\/verilog\/DWT_filter_g_rom.dat",
      "impl\/verilog\/DWT_filter_h.v",
      "impl\/verilog\/DWT_filter_h_rom.dat",
      "impl\/verilog\/DWT_fmul_32ns_32ncud.v",
      "impl\/verilog\/DWT.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/DWT_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/DWT_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "E:\/FPGA\/Xilinx\/HLS\/DWT\/Demo\/solution1\/.autopilot\/db\/DWT.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "DWT_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DWT_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "DWT_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name DWT_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "data_out": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "read_over": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "read_ready": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "read_valid": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "write_valid": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_out": {
      "dir": "out",
      "width": "32"
    },
    "data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "data": {
      "dir": "in",
      "width": "32"
    },
    "read_valid": {
      "dir": "in",
      "width": "32"
    },
    "read_ready": {
      "dir": "out",
      "width": "32"
    },
    "read_ready_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "read_over": {
      "dir": "out",
      "width": "32"
    },
    "read_over_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "write_valid": {
      "dir": "out",
      "width": "32"
    },
    "write_valid_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "data_out": {
      "interfaceRef": "data_out",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "8"
    },
    "data": {
      "interfaceRef": "data",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "read_valid": {
      "interfaceRef": "read_valid",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "read_ready": {
      "interfaceRef": "read_ready",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "read_over": {
      "interfaceRef": "read_over",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "write_valid": {
      "interfaceRef": "write_valid",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "DWT"},
    "Metrics": {"DWT": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "65211",
          "LatencyWorst": "676908",
          "PipelineIIMin": "2",
          "PipelineIIMax": "676909",
          "PipelineII": "2 ~ 676909",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.588"
        },
        "Loops": [
          {
            "Name": "memset_data_store",
            "TripCount": "2048",
            "Latency": "2047",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_data_output",
            "TripCount": "5",
            "Latency": "10244",
            "PipelineII": "",
            "PipelineDepth": "2049",
            "Loops": [{
                "Name": "memset_data_output",
                "TripCount": "2048",
                "Latency": "2047",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "memset_data_input",
            "TripCount": "2048",
            "Latency": "2047",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 4",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 5",
            "TripCount": "5",
            "LatencyMin": "5155",
            "LatencyMax": "660515",
            "Latency": "5155 ~ 660515",
            "PipelineII": "",
            "PipelineDepthMin": "1031",
            "PipelineDepthMax": "132103",
            "PipelineDepth": "1031 ~ 132103",
            "Loops": [
              {
                "Name": "loop6",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "124928",
                "Latency": "0 ~ 124928",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "122",
                "PipelineDepth": "2 ~ 122",
                "Loops": [{
                    "Name": "loop1",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "120",
                    "Latency": "0 ~ 120",
                    "PipelineII": "",
                    "PipelineDepth": "10"
                  }]
              },
              {
                "Name": "loop2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "2048",
                "Latency": "0 ~ 2048",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop5",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1024",
                "Latency": "0 ~ 1024",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "loop3",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "2048",
                "Latency": "0 ~ 2048",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop4",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1024",
                "Latency": "0 ~ 1024",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 5.6",
                "TripCount": "1024",
                "Latency": "1024",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "50",
          "DSP48E": "10",
          "FF": "1803",
          "LUT": "2325"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "DWT",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-02-18 10:30:09 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
