<!DOCTYPE html>
<html>
    <title>MULTIPLEXER AND DEMULTIPLEXER VHDL CODE</title>
<head>
	<link rel="stylesheet" href="style.css" >
<style type="text/css">
 .topic {border:2px solid red;
	       position: absolute;
		   width:180px;
		   font-style: bold;
		   font-size:20px;
		   color:#C15F2F;
		   background-color:#F4F883;
		   }
 h1 { font-style:italic;
	      font-size:70px;
		  color:#800000;
		  text-align:center;
	       }
 h2{ font-style:bold;
	     color:#3587EA;
	    }
p {font: normal 16px Arial, Halvetica, Sans-serif;
	     font-size:15px;
		 margin:5px;
		 word-spacing:0.1cm;
	    }
		
table{border:solid blue;}
td{background-color:#F8E098;}


span { font-weight:bold;
	         font-size:16px;
	         color:black;
	       }
			   
</style>

</head>

<body>
	<nav>
		<div class="logo"> <h4>
			                    <span>S</span>
								<span>adhu</span>
								<span>T</span>
								<span>ech</span>
							</h4>
			</div>
		<div class="menu">
			<a href="index.html">Home</a>
			<a href=" ">About</a>
			<a href=" ">Contact</a>
		</div>
	</nav>
<h1>Multiplexer and Demultiplexer</h1>
<h2>Multiplexer</h2>
<pre class="tab">
<p>It is a combinational circuit which have many data inputs and single output depending on controlor select inputs.For N input lines, 
log n (base2) selection lines, or we can say that for 2n input lines, n selection lines are required. 
Multiplexers are also known as <span>"Data n selector, parallel to serial convertor, many to one circuit, universal logic circuit".</span> 
</p>
<img src="images/n_multiplexer_blockdiagram.jpg" height="300" width="400"/>
 </pre>
<div class="topic">4:1 MULTIPLEXER</div>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity 4mux is
 port(
      s1,s2,i1,i2,i3,i4: in std_logic;
	  o: out std_logic
	  );
 end entity 4mux;

 architecture behaviour of 4mux is  
 begin
      o < = (((s1 and s2) and i1) or (s1 and (not s2) and i2)or  
	    (((not s1) and s2 and i3) or 
	    ((not s1) and (not s2) and i4));
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
Another form of code
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity 4mux is
 port(
      s: in std_logic_vector(1 downto 0);  
	  i: in std_logic_vector(3 downto 0);  
	  o: out std_logic
	  );
 end entity 4mux;

 architecture behaviour of 4mux is  
 begin
      o < = i(0) when s="00" else
	    i(1) when s="01" else
	    i(2) when s="10" else
	    i(3) when s="11" else
	    '0';
	  
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
</br>
<img src='images/4-to-1+Multiplexer+(MUX).jpg' height="400" />
</br>
</br>
</br>
 <div class="topic">8:1 MULTIPLEXER</div>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity 8mux is
 port(
      s: in std_logic_vector(2 downto 0);  
	  i: in std_logic_vector(7 downto 0);  
	  o: out std_logic
	  );
 end entity 8mux;

 architecture behaviour of 8mux is  
 begin
      o < = i(0) when s="000" else
	    i(1) when s="001" else
	    i(2) when s="010" else
	    i(3) when s="011" else
	    i(4) when s="100" else
	    i(5) when s="101" else
	    i(6) when s="110" else
	    i(7) when s="111" else
	    '0';
	  
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
</br>
<img src='images/8_1mux.jpg' height="300" />     
<img src='images/8-to-1.jpg' height="300" />
</br>
</br>
</br>
<h2>Demultiplexer</h2>
<pre class="tab">
<p>A demultiplexer (or demux) is a device that takes a single input line and routes it to one of several digital output lines.
A demultiplexer of 2n outputs has n select lines, which are used to select which output line to send the input. A demultiplexer 
is also called a data distributor. </p>
<img src="images/Demux.jpg" height="300" />
</pre>
<div class="topic">1:8 DEMULTIPLEXER</div>
</br>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
library ieee;
 use ieee.std_logic_1164.all;

 entity 8dmux is
 port(
      i: in std_logic;
      s: in std_logic_vector(0 to 2);  
	  o: out std_logic_vector(0 to 7)   
	  );
 end entity 8dmux;

 architecture behaviour of 8dmux is  
 begin
      o < = ("0000000" &i) when s="000" else
	    ("000000" &i &'0') when s="001" else
	    ("00000" &i &"00") when s="010" else
            ("0000" &i &"000") when s="011" else
	    ("000" &i &"0000") when s="100" else
            ("00" &i &"00000") when s="101" else   
	    ('0' &i &"000000") when s="110" else
	    (i &"0000000") when s="111" else
	    ("00000000");
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
</br>
<img src='images/1_8 dmux.jpg' height="400" />     
<img src='images/1-to-8-Demux-Logic-Diagram_1.jpg' height="400" />
</br>
</br>
</br>
<h2>More VHDL Code:</h2>
<div class="link">
<a href="instal.html">HOW TO INSTALL QUARTUS-II AND CREATE NEW FILE</a>
</br>
</br>
<a href="index.html">INTRODUCTION VHDL CODES</a>
</br>
</br>
<a href="second.html">ALL LOGIC GATES VHDL CODES</a>
</br>
</br>
<a href="third.html">ADDER AND SUBTRACTOR VHDL CODES</a>
</br>
</br>
<a href="shift.html">4-BIT SHIFT REGISTER VHDL CODE</a>
</br>
</br>
<a href="alu.html">4-BIT ALU VHDL CODE</a>
</div>
</br>
</br>
@copyright2020 shubhamsadhu	
</body>
</html>