Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 16:42:06 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/GenerationGenerator_timing_synth.rpt
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             15.901ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.909ns (26.053%)  route 2.580ns (73.947%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.973     0.973    grp_GenerationGenerator_generateGeneration_fu_114/clk
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 f  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, unplaced)         0.779     2.092    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
                         LUT4 (Prop_lut4_I1_O)        0.321     2.413 f  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4/O
                         net (fo=1, unplaced)         0.449     2.862    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     2.986 f  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2/O
                         net (fo=75, unplaced)        0.541     3.527    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124     3.651 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.462    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_1_n_0
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          0.924    20.924    grp_GenerationGenerator_generateGeneration_fu_114/clk
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[0]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDRE (Setup_fdre_C_R)       -0.526    20.363    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[0]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 15.901    




