;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-76
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @40, <-64
	SPL @40, <-64
	DJN -1, @-20
	DJN -1, @-20
	SUB @72, @292
	MOV 403, @-640
	SPL @40, <-64
	JMZ 130, 49
	JMZ 130, 49
	SUB @127, 106
	SUB @127, 106
	SUB #11, 200
	SUB @121, 103
	ADD <130, 9
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL @113, 4
	SPL 1, 720
	SPL @113, 4
	JMZ 12, <20
	SUB @-127, 100
	SUB @-127, 100
	SUB @-1, 9
	ADD <-130, 9
	JMZ 130, 49
	JMZ 130, 49
	JMZ 130, 49
	SUB @127, 106
	SUB @-127, 100
	CMP @127, 106
	SPL @40, <-64
	SUB @-127, 100
	MOV -7, <-20
	SUB @0, @2
	JMZ 130, 49
	MOV -7, <-20
	SUB <0, @2
	MOV -7, <-20
	ADD -304, 490
	MOV -7, <-20
	SPL @40, <-64
	CMP -207, <-120
	MOV -1, <-76
	MOV -7, <-20
	CMP -207, <-120
