ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 5.20
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** 
  23:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  24:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  25:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  26:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  27:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  28:.\Generated_Source\PSoC5/cyPm.c **** 
  29:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** 
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  33:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  34:.\Generated_Source\PSoC5/cyPm.c **** 
  35:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  36:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  37:.\Generated_Source\PSoC5/cyPm.c **** 
  38:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  40:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  41:.\Generated_Source\PSoC5/cyPm.c **** 
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  44:.\Generated_Source\PSoC5/cyPm.c **** 
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** 
  49:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  50:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  51:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  52:.\Generated_Source\PSoC5/cyPm.c **** *
  53:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  54:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  55:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  56:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  57:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  58:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  59:.\Generated_Source\PSoC5/cyPm.c **** *
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  63:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  64:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  65:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  66:.\Generated_Source\PSoC5/cyPm.c **** *
  67:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  68:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  69:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  70:.\Generated_Source\PSoC5/cyPm.c **** *
  71:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  72:.\Generated_Source\PSoC5/cyPm.c **** *  None
  73:.\Generated_Source\PSoC5/cyPm.c **** *
  74:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  75:.\Generated_Source\PSoC5/cyPm.c **** *  None
  76:.\Generated_Source\PSoC5/cyPm.c **** *
  77:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  78:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  79:.\Generated_Source\PSoC5/cyPm.c **** *
  80:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  81:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  82:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 82 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  83:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 84 0
  57 0004 8F4B     		ldr	r3, .L26
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8D4B     		ldr	r3, .L26+4
  63 0012 1A70     		strb	r2, [r3]
  85:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 85 0
  65 0014 8D4B     		ldr	r3, .L26+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8B4B     		ldr	r3, .L26+4
  69 001c 5A70     		strb	r2, [r3, #1]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 86 0
  71 001e 894A     		ldr	r2, .L26
  72 0020 884B     		ldr	r3, .L26
  73 0022 1B78     		ldrb	r3, [r3]
  74 0024 DBB2     		uxtb	r3, r3
  75 0026 23F00F03 		bic	r3, r3, #15
  76 002a DBB2     		uxtb	r3, r3
  77 002c 1370     		strb	r3, [r2]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 4


  87:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  78              		.loc 1 87 0
  79 002e 874B     		ldr	r3, .L26+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 864B     		ldr	r3, .L26+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  88:.\Generated_Source\PSoC5/cyPm.c **** 
  89:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  90:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 90 0
  85 0038 854B     		ldr	r3, .L26+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 804B     		ldr	r3, .L26+4
  91 0046 5A71     		strb	r2, [r3, #5]
  91:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 91 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  92:.\Generated_Source\PSoC5/cyPm.c **** 
  93:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 94 0
  96 004e 814B     		ldr	r3, .L26+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7B4B     		ldr	r3, .L26+4
 102 005c DA70     		strb	r2, [r3, #3]
  95:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 95 0
 104 005e 7D4B     		ldr	r3, .L26+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 774B     		ldr	r3, .L26+4
 110 006c 1A71     		strb	r2, [r3, #4]
  96:.\Generated_Source\PSoC5/cyPm.c **** 
  97:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  98:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 98 0
 112 006e 794B     		ldr	r3, .L26+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  99:.\Generated_Source\PSoC5/cyPm.c ****     {
 100:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 101:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 101 0
 119 007c 724B     		ldr	r3, .L26+4
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 5


 120 007e 0122     		movs	r2, #1
 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 102:.\Generated_Source\PSoC5/cyPm.c ****     }
 103:.\Generated_Source\PSoC5/cyPm.c ****     else
 104:.\Generated_Source\PSoC5/cyPm.c ****     {
 105:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 106:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 106 0
 125 0084 704B     		ldr	r3, .L26+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 107:.\Generated_Source\PSoC5/cyPm.c ****     }
 108:.\Generated_Source\PSoC5/cyPm.c **** 
 109:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 110:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 110 0
 130 008a 734B     		ldr	r3, .L26+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6C4B     		ldr	r3, .L26+4
 136 0098 9A70     		strb	r2, [r3, #2]
 111:.\Generated_Source\PSoC5/cyPm.c **** 
 112:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 113:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 113 0
 138 009a 6B4B     		ldr	r3, .L26+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 18D1     		bne	.L4
 114:.\Generated_Source\PSoC5/cyPm.c ****     {
 115:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 115 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 116:.\Generated_Source\PSoC5/cyPm.c ****         {
 117:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 118:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 119:.\Generated_Source\PSoC5/cyPm.c ****             break;
 120:.\Generated_Source\PSoC5/cyPm.c **** 
 121:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 122:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 123:.\Generated_Source\PSoC5/cyPm.c ****             break;
 124:.\Generated_Source\PSoC5/cyPm.c **** 
 125:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 6


 126:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 127:.\Generated_Source\PSoC5/cyPm.c ****             break;
 128:.\Generated_Source\PSoC5/cyPm.c **** 
 129:.\Generated_Source\PSoC5/cyPm.c ****         default:
 130:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 131:.\Generated_Source\PSoC5/cyPm.c ****             break;
 153              		.loc 1 131 0
 154 00ba 0BE0     		b	.L4
 155              	.L7:
 118:.\Generated_Source\PSoC5/cyPm.c ****             break;
 156              		.loc 1 118 0
 157 00bc 0020     		movs	r0, #0
 158 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 119:.\Generated_Source\PSoC5/cyPm.c **** 
 159              		.loc 1 119 0
 160 00c2 07E0     		b	.L4
 161              	.L6:
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 162              		.loc 1 122 0
 163 00c4 0220     		movs	r0, #2
 164 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 165              		.loc 1 123 0
 166 00ca 03E0     		b	.L4
 167              	.L8:
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 168              		.loc 1 126 0
 169 00cc 0320     		movs	r0, #3
 170 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 171              		.loc 1 127 0
 172 00d2 00BF     		nop
 173              	.L4:
 132:.\Generated_Source\PSoC5/cyPm.c ****         }
 133:.\Generated_Source\PSoC5/cyPm.c ****     }
 134:.\Generated_Source\PSoC5/cyPm.c **** 
 135:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 136:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 174              		.loc 1 136 0
 175 00d4 614B     		ldr	r3, .L26+24
 176 00d6 1B78     		ldrb	r3, [r3]
 177 00d8 DBB2     		uxtb	r3, r3
 178 00da 03F00103 		and	r3, r3, #1
 179 00de 002B     		cmp	r3, #0
 180 00e0 05D0     		beq	.L9
 137:.\Generated_Source\PSoC5/cyPm.c ****     {
 138:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 139:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 181              		.loc 1 139 0
 182 00e2 594B     		ldr	r3, .L26+4
 183 00e4 0122     		movs	r2, #1
 184 00e6 9A73     		strb	r2, [r3, #14]
 140:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 185              		.loc 1 140 0
 186 00e8 FFF7FEFF 		bl	CyPLL_OUT_Stop
 187 00ec 02E0     		b	.L10
 188              	.L9:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 7


 141:.\Generated_Source\PSoC5/cyPm.c ****     }
 142:.\Generated_Source\PSoC5/cyPm.c ****     else
 143:.\Generated_Source\PSoC5/cyPm.c ****     {
 144:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 145:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 189              		.loc 1 145 0
 190 00ee 564B     		ldr	r3, .L26+4
 191 00f0 0022     		movs	r2, #0
 192 00f2 9A73     		strb	r2, [r3, #14]
 193              	.L10:
 146:.\Generated_Source\PSoC5/cyPm.c ****     }
 147:.\Generated_Source\PSoC5/cyPm.c **** 
 148:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 149:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 194              		.loc 1 149 0
 195 00f4 0420     		movs	r0, #4
 196 00f6 FFF7FEFF 		bl	CyIMO_SetFreq
 150:.\Generated_Source\PSoC5/cyPm.c **** 
 151:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 152:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 197              		.loc 1 152 0
 198 00fa 594B     		ldr	r3, .L26+28
 199 00fc 1B78     		ldrb	r3, [r3]
 200 00fe DBB2     		uxtb	r3, r3
 201 0100 03F01003 		and	r3, r3, #16
 202 0104 DBB2     		uxtb	r3, r3
 203 0106 002B     		cmp	r3, #0
 204 0108 03D0     		beq	.L11
 153:.\Generated_Source\PSoC5/cyPm.c ****     {
 154:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 155:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 205              		.loc 1 155 0
 206 010a 4F4B     		ldr	r3, .L26+4
 207 010c 0122     		movs	r2, #1
 208 010e 9A71     		strb	r2, [r3, #6]
 209 0110 08E0     		b	.L12
 210              	.L11:
 156:.\Generated_Source\PSoC5/cyPm.c ****     }
 157:.\Generated_Source\PSoC5/cyPm.c ****     else
 158:.\Generated_Source\PSoC5/cyPm.c ****     {
 159:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 160:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 211              		.loc 1 160 0
 212 0112 4D4B     		ldr	r3, .L26+4
 213 0114 0022     		movs	r2, #0
 214 0116 9A71     		strb	r2, [r3, #6]
 161:.\Generated_Source\PSoC5/cyPm.c **** 
 162:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 163:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 215              		.loc 1 163 0
 216 0118 0020     		movs	r0, #0
 217 011a FFF7FEFF 		bl	CyIMO_Start
 164:.\Generated_Source\PSoC5/cyPm.c **** 
 165:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 166:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 218              		.loc 1 166 0
 219 011e 0620     		movs	r0, #6
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 8


 220 0120 FFF7FEFF 		bl	CyDelayUs
 221              	.L12:
 167:.\Generated_Source\PSoC5/cyPm.c ****     }
 168:.\Generated_Source\PSoC5/cyPm.c **** 
 169:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 170:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 222              		.loc 1 170 0
 223 0124 4B4B     		ldr	r3, .L26+16
 224 0126 1B78     		ldrb	r3, [r3]
 225 0128 DBB2     		uxtb	r3, r3
 226 012a 03F02003 		and	r3, r3, #32
 227 012e 002B     		cmp	r3, #0
 228 0130 10D0     		beq	.L13
 171:.\Generated_Source\PSoC5/cyPm.c ****     {
 172:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 173:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 174:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 229              		.loc 1 174 0
 230 0132 4FF04023 		mov	r3, #1073758208
 231 0136 1B78     		ldrb	r3, [r3]
 232 0138 DBB2     		uxtb	r3, r3
 233 013a 03F04003 		and	r3, r3, #64
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 173 0
 235 013e 002B     		cmp	r3, #0
 236 0140 01D1     		bne	.L14
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 237              		.loc 1 173 0 is_stmt 0 discriminator 1
 238 0142 0222     		movs	r2, #2
 239 0144 00E0     		b	.L15
 240              	.L14:
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 241              		.loc 1 173 0 discriminator 2
 242 0146 0122     		movs	r2, #1
 243              	.L15:
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 244              		.loc 1 173 0 discriminator 4
 245 0148 3F4B     		ldr	r3, .L26+4
 246 014a DA71     		strb	r2, [r3, #7]
 175:.\Generated_Source\PSoC5/cyPm.c **** 
 176:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 177:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 247              		.loc 1 177 0 is_stmt 1 discriminator 4
 248 014c 0020     		movs	r0, #0
 249 014e FFF7FEFF 		bl	CyIMO_SetSource
 250 0152 02E0     		b	.L16
 251              	.L13:
 178:.\Generated_Source\PSoC5/cyPm.c ****     }
 179:.\Generated_Source\PSoC5/cyPm.c ****     else
 180:.\Generated_Source\PSoC5/cyPm.c ****     {
 181:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 182:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 252              		.loc 1 182 0
 253 0154 3C4B     		ldr	r3, .L26+4
 254 0156 0022     		movs	r2, #0
 255 0158 DA71     		strb	r2, [r3, #7]
 256              	.L16:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 9


 183:.\Generated_Source\PSoC5/cyPm.c ****     }
 184:.\Generated_Source\PSoC5/cyPm.c **** 
 185:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 186:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 257              		.loc 1 186 0
 258 015a 4FF04023 		mov	r3, #1073758208
 259 015e 1B78     		ldrb	r3, [r3]
 260 0160 DBB2     		uxtb	r3, r3
 261 0162 03F03003 		and	r3, r3, #48
 262 0166 DAB2     		uxtb	r2, r3
 263 0168 374B     		ldr	r3, .L26+4
 264 016a 1A72     		strb	r2, [r3, #8]
 187:.\Generated_Source\PSoC5/cyPm.c **** 
 188:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 189:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 265              		.loc 1 189 0
 266 016c 364B     		ldr	r3, .L26+4
 267 016e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 268 0170 002B     		cmp	r3, #0
 269 0172 09D0     		beq	.L17
 190:.\Generated_Source\PSoC5/cyPm.c ****     {
 191:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 192:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 270              		.loc 1 192 0
 271 0174 4FF04022 		mov	r2, #1073758208
 272 0178 4FF04023 		mov	r3, #1073758208
 273 017c 1B78     		ldrb	r3, [r3]
 274 017e DBB2     		uxtb	r3, r3
 275 0180 23F03003 		bic	r3, r3, #48
 276 0184 DBB2     		uxtb	r3, r3
 277 0186 1370     		strb	r3, [r2]
 278              	.L17:
 193:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 194:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 195:.\Generated_Source\PSoC5/cyPm.c **** 
 196:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 197:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 279              		.loc 1 197 0
 280 0188 324B     		ldr	r3, .L26+16
 281 018a 1B78     		ldrb	r3, [r3]
 282 018c DBB2     		uxtb	r3, r3
 283 018e 03F01003 		and	r3, r3, #16
 284 0192 002B     		cmp	r3, #0
 285 0194 01D0     		beq	.L18
 198:.\Generated_Source\PSoC5/cyPm.c ****     {
 199:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 286              		.loc 1 199 0
 287 0196 FFF7FEFF 		bl	CyIMO_DisableDoubler
 288              	.L18:
 200:.\Generated_Source\PSoC5/cyPm.c ****     }
 201:.\Generated_Source\PSoC5/cyPm.c **** 
 202:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 203:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 289              		.loc 1 203 0
 290 019a 324B     		ldr	r3, .L26+32
 291 019c 1B78     		ldrb	r3, [r3]
 292 019e DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 10


 293 01a0 294B     		ldr	r3, .L26+4
 294 01a2 9A72     		strb	r2, [r3, #10]
 204:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 295              		.loc 1 204 0
 296 01a4 284B     		ldr	r3, .L26+4
 297 01a6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 298 01a8 002B     		cmp	r3, #0
 299 01aa 02D0     		beq	.L19
 205:.\Generated_Source\PSoC5/cyPm.c ****     {
 206:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 300              		.loc 1 206 0
 301 01ac 0020     		movs	r0, #0
 302 01ae FFF7FEFF 		bl	CyMasterClk_SetDivider
 303              	.L19:
 207:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 208:.\Generated_Source\PSoC5/cyPm.c **** 
 209:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 210:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 304              		.loc 1 210 0
 305 01b2 254B     		ldr	r3, .L26+4
 306 01b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 307 01b6 002B     		cmp	r3, #0
 308 01b8 02D0     		beq	.L20
 211:.\Generated_Source\PSoC5/cyPm.c ****     {
 212:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 309              		.loc 1 212 0
 310 01ba 0020     		movs	r0, #0
 311 01bc FFF7FEFF 		bl	CyMasterClk_SetSource
 312              	.L20:
 213:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 214:.\Generated_Source\PSoC5/cyPm.c **** 
 215:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 313              		.loc 1 216 0
 314 01c0 294B     		ldr	r3, .L26+36
 315 01c2 1B78     		ldrb	r3, [r3]
 316 01c4 DBB2     		uxtb	r3, r3
 317 01c6 9BB2     		uxth	r3, r3
 318 01c8 1B02     		lsls	r3, r3, #8
 319 01ca 9AB2     		uxth	r2, r3
 320 01cc 1E4B     		ldr	r3, .L26+4
 321 01ce 9A81     		strh	r2, [r3, #12]	@ movhi
 217:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 322              		.loc 1 217 0
 323 01d0 264B     		ldr	r3, .L26+40
 324 01d2 1B78     		ldrb	r3, [r3]
 325 01d4 D9B2     		uxtb	r1, r3
 326 01d6 1C4B     		ldr	r3, .L26+4
 327 01d8 9A89     		ldrh	r2, [r3, #12]
 328 01da 8BB2     		uxth	r3, r1
 329 01dc 1343     		orrs	r3, r3, r2
 330 01de 9AB2     		uxth	r2, r3
 331 01e0 194B     		ldr	r3, .L26+4
 332 01e2 9A81     		strh	r2, [r3, #12]	@ movhi
 218:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 333              		.loc 1 218 0
 334 01e4 184B     		ldr	r3, .L26+4
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 11


 335 01e6 9B89     		ldrh	r3, [r3, #12]
 336 01e8 002B     		cmp	r3, #0
 337 01ea 02D0     		beq	.L21
 219:.\Generated_Source\PSoC5/cyPm.c ****     {
 220:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 338              		.loc 1 220 0
 339 01ec 0020     		movs	r0, #0
 340 01ee FFF7FEFF 		bl	CyBusClk_SetDivider
 341              	.L21:
 221:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 222:.\Generated_Source\PSoC5/cyPm.c **** 
 223:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 224:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 342              		.loc 1 224 0
 343 01f2 184B     		ldr	r3, .L26+16
 344 01f4 1B78     		ldrb	r3, [r3]
 345 01f6 DBB2     		uxtb	r3, r3
 346 01f8 03F00703 		and	r3, r3, #7
 347 01fc 1C4A     		ldr	r2, .L26+44
 348 01fe D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 349 0200 1846     		mov	r0, r3
 350 0202 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 225:.\Generated_Source\PSoC5/cyPm.c **** 
 226:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 227:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 351              		.loc 1 227 0
 352 0206 1B4B     		ldr	r3, .L26+48
 353 0208 1B78     		ldrb	r3, [r3]
 354 020a DBB2     		uxtb	r3, r3
 355 020c 03F00103 		and	r3, r3, #1
 356 0210 002B     		cmp	r3, #0
 357 0212 05D0     		beq	.L22
 228:.\Generated_Source\PSoC5/cyPm.c ****     {
 229:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 230:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 358              		.loc 1 230 0
 359 0214 0C4B     		ldr	r3, .L26+4
 360 0216 0122     		movs	r2, #1
 361 0218 DA73     		strb	r2, [r3, #15]
 231:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 362              		.loc 1 231 0
 363 021a FFF7FEFF 		bl	CyXTAL_Stop
 364 021e 02E0     		b	.L23
 365              	.L22:
 232:.\Generated_Source\PSoC5/cyPm.c ****     }
 233:.\Generated_Source\PSoC5/cyPm.c ****     else
 234:.\Generated_Source\PSoC5/cyPm.c ****     {
 235:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 236:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 366              		.loc 1 236 0
 367 0220 094B     		ldr	r3, .L26+4
 368 0222 0022     		movs	r2, #0
 369 0224 DA73     		strb	r2, [r3, #15]
 370              	.L23:
 237:.\Generated_Source\PSoC5/cyPm.c ****     }
 238:.\Generated_Source\PSoC5/cyPm.c **** 
 239:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 12


 240:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 241:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 242:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 243:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 244:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 245:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 371              		.loc 1 245 0
 372 0226 144B     		ldr	r3, .L26+52
 373 0228 1B78     		ldrb	r3, [r3]
 374 022a DBB2     		uxtb	r3, r3
 375 022c 03F00403 		and	r3, r3, #4
 376 0230 002B     		cmp	r3, #0
 377 0232 03D0     		beq	.L24
 246:.\Generated_Source\PSoC5/cyPm.c ****     {
 247:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 378              		.loc 1 247 0
 379 0234 044B     		ldr	r3, .L26+4
 380 0236 0122     		movs	r2, #1
 381 0238 1A74     		strb	r2, [r3, #16]
 382 023a 02E0     		b	.L1
 383              	.L24:
 248:.\Generated_Source\PSoC5/cyPm.c ****     }
 249:.\Generated_Source\PSoC5/cyPm.c ****     else
 250:.\Generated_Source\PSoC5/cyPm.c ****     {
 251:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 384              		.loc 1 251 0
 385 023c 024B     		ldr	r3, .L26+4
 386 023e 0022     		movs	r2, #0
 387 0240 1A74     		strb	r2, [r3, #16]
 388              	.L1:
 252:.\Generated_Source\PSoC5/cyPm.c ****     }
 253:.\Generated_Source\PSoC5/cyPm.c **** }
 389              		.loc 1 253 0
 390 0242 80BD     		pop	{r7, pc}
 391              	.L27:
 392              		.align	2
 393              	.L26:
 394 0244 A1430040 		.word	1073759137
 395 0248 30000000 		.word	cyPmClockBackup
 396 024c A2430040 		.word	1073759138
 397 0250 00480040 		.word	1073760256
 398 0254 00420040 		.word	1073758720
 399 0258 05400040 		.word	1073758213
 400 025c 20420040 		.word	1073758752
 401 0260 A0430040 		.word	1073759136
 402 0264 04400040 		.word	1073758212
 403 0268 07400040 		.word	1073758215
 404 026c 06400040 		.word	1073758214
 405 0270 00000000 		.word	cyPmImoFreqReg2Mhz
 406 0274 10420040 		.word	1073758736
 407 0278 0B400040 		.word	1073758219
 408              		.cfi_endproc
 409              	.LFE0:
 410              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 411              		.section	.rodata
 412 0007 00       		.align	2
 413              	.LC0:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 13


 414 0008 02       		.byte	2
 415 0009 01       		.byte	1
 416 000a 03       		.byte	3
 417 000b 00       		.byte	0
 418 000c 04       		.byte	4
 419 000d 05       		.byte	5
 420 000e 06       		.byte	6
 421 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 422              		.align	2
 423              		.global	CyPmRestoreClocks
 424              		.thumb
 425              		.thumb_func
 426              		.type	CyPmRestoreClocks, %function
 427              	CyPmRestoreClocks:
 428              	.LFB1:
 254:.\Generated_Source\PSoC5/cyPm.c **** 
 255:.\Generated_Source\PSoC5/cyPm.c **** 
 256:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 257:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 258:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 259:.\Generated_Source\PSoC5/cyPm.c **** *
 260:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 261:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 262:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 263:.\Generated_Source\PSoC5/cyPm.c **** *
 264:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 265:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 266:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 267:.\Generated_Source\PSoC5/cyPm.c **** *
 268:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 269:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 270:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 271:.\Generated_Source\PSoC5/cyPm.c **** *
 272:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 273:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 274:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 275:.\Generated_Source\PSoC5/cyPm.c **** *
 276:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 277:.\Generated_Source\PSoC5/cyPm.c **** *  None
 278:.\Generated_Source\PSoC5/cyPm.c **** *
 279:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 280:.\Generated_Source\PSoC5/cyPm.c **** *  None
 281:.\Generated_Source\PSoC5/cyPm.c **** *
 282:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 283:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 284:.\Generated_Source\PSoC5/cyPm.c **** {
 429              		.loc 1 284 0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 24
 432              		@ frame_needed = 1, uses_anonymous_args = 0
 433 0000 80B5     		push	{r7, lr}
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 7, -8
 436              		.cfi_offset 14, -4
 437 0002 86B0     		sub	sp, sp, #24
 438              		.cfi_def_cfa_offset 32
 439 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 14


 440              		.cfi_def_cfa_register 7
 285:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 441              		.loc 1 285 0
 442 0006 1023     		movs	r3, #16
 443 0008 3B61     		str	r3, [r7, #16]
 286:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 287:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 288:.\Generated_Source\PSoC5/cyPm.c **** 
 289:.\Generated_Source\PSoC5/cyPm.c **** 
 290:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 291:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 444              		.loc 1 291 0
 445 000a 7D4A     		ldr	r2, .L54
 446 000c 3B1D     		adds	r3, r7, #4
 447 000e 1068     		ldr	r0, [r2]	@ unaligned
 448 0010 1860     		str	r0, [r3]	@ unaligned
 449 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 450 0014 9279     		ldrb	r2, [r2, #6]
 451 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 452 0018 9A71     		strb	r2, [r3, #6]
 292:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 293:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 294:.\Generated_Source\PSoC5/cyPm.c **** 
 295:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 296:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 453              		.loc 1 296 0
 454 001a 7A4B     		ldr	r3, .L54+4
 455 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 456 001e 012B     		cmp	r3, #1
 457 0020 17D1     		bne	.L29
 297:.\Generated_Source\PSoC5/cyPm.c ****     {
 298:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 299:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 300:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 458              		.loc 1 300 0
 459 0022 794B     		ldr	r3, .L54+8
 460 0024 1B78     		ldrb	r3, [r3]
 461 0026 DBB2     		uxtb	r3, r3
 462 0028 03F00703 		and	r3, r3, #7
 463 002c 774A     		ldr	r2, .L54+12
 464 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 465              		.loc 1 299 0
 466 0030 1A46     		mov	r2, r3
 467 0032 1346     		mov	r3, r2
 468 0034 9B00     		lsls	r3, r3, #2
 469 0036 1344     		add	r3, r3, r2
 470 0038 1A01     		lsls	r2, r3, #4
 471 003a D31A     		subs	r3, r2, r3
 472 003c 1846     		mov	r0, r3
 473 003e FFF7FEFF 		bl	CyDelayCycles
 301:.\Generated_Source\PSoC5/cyPm.c **** 
 302:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 474              		.loc 1 302 0
 475 0042 734A     		ldr	r2, .L54+16
 476 0044 724B     		ldr	r3, .L54+16
 477 0046 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 15


 478 0048 DBB2     		uxtb	r3, r3
 479 004a 43F00403 		orr	r3, r3, #4
 480 004e DBB2     		uxtb	r3, r3
 481 0050 1370     		strb	r3, [r2]
 482              	.L29:
 303:.\Generated_Source\PSoC5/cyPm.c ****     }
 304:.\Generated_Source\PSoC5/cyPm.c **** 
 305:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 306:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 483              		.loc 1 306 0
 484 0052 6C4B     		ldr	r3, .L54+4
 485 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 486 0056 012B     		cmp	r3, #1
 487 0058 26D1     		bne	.L30
 307:.\Generated_Source\PSoC5/cyPm.c ****     {
 308:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 309:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 310:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 311:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 312:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 313:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 314:.\Generated_Source\PSoC5/cyPm.c **** 
 315:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 316:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 488              		.loc 1 316 0
 489 005a 0020     		movs	r0, #0
 490 005c FFF7FEFF 		bl	CyXTAL_Start
 317:.\Generated_Source\PSoC5/cyPm.c **** 
 318:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 319:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 491              		.loc 1 319 0
 492 0060 6C4B     		ldr	r3, .L54+20
 493 0062 1B78     		ldrb	r3, [r3]
 320:.\Generated_Source\PSoC5/cyPm.c **** 
 321:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 322:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 494              		.loc 1 322 0
 495 0064 0523     		movs	r3, #5
 496 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 497 0068 1BE0     		b	.L31
 498              	.L34:
 323:.\Generated_Source\PSoC5/cyPm.c ****         {
 324:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 325:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 499              		.loc 1 325 0
 500 006a 674B     		ldr	r3, .L54+8
 501 006c 1B78     		ldrb	r3, [r3]
 502 006e DBB2     		uxtb	r3, r3
 503 0070 03F00703 		and	r3, r3, #7
 504 0074 654A     		ldr	r2, .L54+12
 505 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 506 0078 1A46     		mov	r2, r3
 507 007a C823     		movs	r3, #200
 508 007c 03FB02F3 		mul	r3, r3, r2
 509 0080 1846     		mov	r0, r3
 510 0082 FFF7FEFF 		bl	CyDelayCycles
 326:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 16


 327:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 328:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 511              		.loc 1 328 0
 512 0086 634B     		ldr	r3, .L54+20
 513 0088 1B78     		ldrb	r3, [r3]
 514 008a DBB2     		uxtb	r3, r3
 515 008c DBB2     		uxtb	r3, r3
 516 008e 5BB2     		sxtb	r3, r3
 517 0090 002B     		cmp	r3, #0
 518 0092 03DB     		blt	.L32
 329:.\Generated_Source\PSoC5/cyPm.c ****             {
 330:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 519              		.loc 1 330 0
 520 0094 0023     		movs	r3, #0
 521 0096 3B61     		str	r3, [r7, #16]
 331:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 522              		.loc 1 331 0
 523 0098 00BF     		nop
 524 009a 05E0     		b	.L30
 525              	.L32:
 322:.\Generated_Source\PSoC5/cyPm.c ****         {
 526              		.loc 1 322 0 discriminator 2
 527 009c FB8A     		ldrh	r3, [r7, #22]
 528 009e 013B     		subs	r3, r3, #1
 529 00a0 FB82     		strh	r3, [r7, #22]	@ movhi
 530              	.L31:
 322:.\Generated_Source\PSoC5/cyPm.c ****         {
 531              		.loc 1 322 0 is_stmt 0 discriminator 1
 532 00a2 FB8A     		ldrh	r3, [r7, #22]
 533 00a4 002B     		cmp	r3, #0
 534 00a6 E0D1     		bne	.L34
 535              	.L30:
 332:.\Generated_Source\PSoC5/cyPm.c ****             }
 333:.\Generated_Source\PSoC5/cyPm.c ****         }
 334:.\Generated_Source\PSoC5/cyPm.c **** 
 335:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 336:.\Generated_Source\PSoC5/cyPm.c ****         {
 337:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 338:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 339:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 340:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 341:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 342:.\Generated_Source\PSoC5/cyPm.c **** 
 343:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 344:.\Generated_Source\PSoC5/cyPm.c **** 
 345:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 346:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 347:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 348:.\Generated_Source\PSoC5/cyPm.c ****         }
 349:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 350:.\Generated_Source\PSoC5/cyPm.c **** 
 351:.\Generated_Source\PSoC5/cyPm.c **** 
 352:.\Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 353:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 536              		.loc 1 353 0 is_stmt 1
 537 00a8 3720     		movs	r0, #55
 538 00aa FFF7FEFF 		bl	CyFlash_SetWaitCycles
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 17


 354:.\Generated_Source\PSoC5/cyPm.c **** 
 355:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 356:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 539              		.loc 1 356 0
 540 00ae 554B     		ldr	r3, .L54+4
 541 00b0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 542 00b2 022B     		cmp	r3, #2
 543 00b4 03D0     		beq	.L35
 357:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 544              		.loc 1 357 0 discriminator 1
 545 00b6 534B     		ldr	r3, .L54+4
 546 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 356:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 547              		.loc 1 356 0 discriminator 1
 548 00ba 032B     		cmp	r3, #3
 549 00bc 10D1     		bne	.L36
 550              	.L35:
 358:.\Generated_Source\PSoC5/cyPm.c ****     {
 359:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 360:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 551              		.loc 1 360 0
 552 00be 564B     		ldr	r3, .L54+24
 553 00c0 1B78     		ldrb	r3, [r3]
 554 00c2 DAB2     		uxtb	r2, r3
 555 00c4 4F4B     		ldr	r3, .L54+4
 556 00c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 557 00c8 9A42     		cmp	r2, r3
 558 00ca 04D0     		beq	.L37
 361:.\Generated_Source\PSoC5/cyPm.c ****         {
 362:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 363:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 559              		.loc 1 363 0
 560 00cc 4D4B     		ldr	r3, .L54+4
 561 00ce 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 562 00d0 1846     		mov	r0, r3
 563 00d2 FFF7FEFF 		bl	CyMasterClk_SetDivider
 564              	.L37:
 364:.\Generated_Source\PSoC5/cyPm.c ****         }
 365:.\Generated_Source\PSoC5/cyPm.c **** 
 366:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 367:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 565              		.loc 1 367 0
 566 00d6 4B4B     		ldr	r3, .L54+4
 567 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 568 00da 1846     		mov	r0, r3
 569 00dc FFF7FEFF 		bl	CyMasterClk_SetSource
 570              	.L36:
 368:.\Generated_Source\PSoC5/cyPm.c ****     }
 369:.\Generated_Source\PSoC5/cyPm.c **** 
 370:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 371:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 571              		.loc 1 371 0
 572 00e0 484B     		ldr	r3, .L54+4
 573 00e2 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 574 00e4 03F04003 		and	r3, r3, #64
 575 00e8 002B     		cmp	r3, #0
 576 00ea 0CD0     		beq	.L38
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 18


 372:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 577              		.loc 1 372 0 discriminator 1
 578 00ec 454B     		ldr	r3, .L54+4
 579 00ee DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 580 00f0 07F11802 		add	r2, r7, #24
 581 00f4 1344     		add	r3, r3, r2
 582 00f6 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 371:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 583              		.loc 1 371 0 discriminator 1
 584 00fa 032B     		cmp	r3, #3
 585 00fc 03D1     		bne	.L38
 373:.\Generated_Source\PSoC5/cyPm.c ****     {
 374:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 375:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 586              		.loc 1 375 0
 587 00fe 0820     		movs	r0, #8
 588 0100 FFF7FEFF 		bl	CyIMO_SetFreq
 589 0104 20E0     		b	.L39
 590              	.L38:
 376:.\Generated_Source\PSoC5/cyPm.c ****     }
 377:.\Generated_Source\PSoC5/cyPm.c ****     else
 378:.\Generated_Source\PSoC5/cyPm.c ****     {
 379:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 380:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 591              		.loc 1 380 0
 592 0106 3F4B     		ldr	r3, .L54+4
 593 0108 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 594 010a 07F11802 		add	r2, r7, #24
 595 010e 1344     		add	r3, r3, r2
 596 0110 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 597 0114 1846     		mov	r0, r3
 598 0116 FFF7FEFF 		bl	CyIMO_SetFreq
 381:.\Generated_Source\PSoC5/cyPm.c **** 
 382:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 599              		.loc 1 382 0
 600 011a 3A4B     		ldr	r3, .L54+4
 601 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 602 011e 03F04003 		and	r3, r3, #64
 603 0122 002B     		cmp	r3, #0
 604 0124 08D0     		beq	.L40
 383:.\Generated_Source\PSoC5/cyPm.c ****         {
 384:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 605              		.loc 1 384 0
 606 0126 384A     		ldr	r2, .L54+8
 607 0128 374B     		ldr	r3, .L54+8
 608 012a 1B78     		ldrb	r3, [r3]
 609 012c DBB2     		uxtb	r3, r3
 610 012e 43F04003 		orr	r3, r3, #64
 611 0132 DBB2     		uxtb	r3, r3
 612 0134 1370     		strb	r3, [r2]
 613 0136 07E0     		b	.L39
 614              	.L40:
 385:.\Generated_Source\PSoC5/cyPm.c ****         }
 386:.\Generated_Source\PSoC5/cyPm.c ****         else
 387:.\Generated_Source\PSoC5/cyPm.c ****         {
 388:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 615              		.loc 1 388 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 19


 616 0138 334A     		ldr	r2, .L54+8
 617 013a 334B     		ldr	r3, .L54+8
 618 013c 1B78     		ldrb	r3, [r3]
 619 013e DBB2     		uxtb	r3, r3
 620 0140 23F04003 		bic	r3, r3, #64
 621 0144 DBB2     		uxtb	r3, r3
 622 0146 1370     		strb	r3, [r2]
 623              	.L39:
 389:.\Generated_Source\PSoC5/cyPm.c ****         }
 390:.\Generated_Source\PSoC5/cyPm.c ****     }
 391:.\Generated_Source\PSoC5/cyPm.c **** 
 392:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 393:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 624              		.loc 1 393 0
 625 0148 2E4B     		ldr	r3, .L54+4
 626 014a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 627 014c 012B     		cmp	r3, #1
 628 014e 0AD1     		bne	.L41
 394:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 629              		.loc 1 394 0 discriminator 1
 630 0150 324B     		ldr	r3, .L54+28
 631 0152 1B78     		ldrb	r3, [r3]
 632 0154 DBB2     		uxtb	r3, r3
 633 0156 03F01003 		and	r3, r3, #16
 634 015a DBB2     		uxtb	r3, r3
 393:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 635              		.loc 1 393 0 discriminator 1
 636 015c 002B     		cmp	r3, #0
 637 015e 02D1     		bne	.L41
 395:.\Generated_Source\PSoC5/cyPm.c ****     {
 396:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 397:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 638              		.loc 1 397 0
 639 0160 0020     		movs	r0, #0
 640 0162 FFF7FEFF 		bl	CyIMO_Start
 641              	.L41:
 398:.\Generated_Source\PSoC5/cyPm.c ****     }
 399:.\Generated_Source\PSoC5/cyPm.c **** 
 400:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 401:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 642              		.loc 1 401 0
 643 0166 274B     		ldr	r3, .L54+4
 644 0168 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 645 016a 1846     		mov	r0, r3
 646 016c FFF7FEFF 		bl	CyIMO_SetSource
 402:.\Generated_Source\PSoC5/cyPm.c **** 
 403:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 404:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 647              		.loc 1 404 0
 648 0170 244B     		ldr	r3, .L54+4
 649 0172 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 650 0174 012B     		cmp	r3, #1
 651 0176 01D1     		bne	.L42
 405:.\Generated_Source\PSoC5/cyPm.c ****     {
 406:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 652              		.loc 1 406 0
 653 0178 FFF7FEFF 		bl	CyIMO_EnableDoubler
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 20


 654              	.L42:
 407:.\Generated_Source\PSoC5/cyPm.c ****     }
 408:.\Generated_Source\PSoC5/cyPm.c **** 
 409:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 410:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 655              		.loc 1 410 0
 656 017c 214B     		ldr	r3, .L54+4
 657 017e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 658 0180 1A46     		mov	r2, r3
 659 0182 4FF04023 		mov	r3, #1073758208
 660 0186 1B78     		ldrb	r3, [r3]
 661 0188 DBB2     		uxtb	r3, r3
 662 018a 03F03003 		and	r3, r3, #48
 663 018e 9A42     		cmp	r2, r3
 664 0190 10D0     		beq	.L43
 411:.\Generated_Source\PSoC5/cyPm.c ****     {
 412:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 665              		.loc 1 412 0
 666 0192 4FF04023 		mov	r3, #1073758208
 667 0196 4FF04022 		mov	r2, #1073758208
 668 019a 1278     		ldrb	r2, [r2]
 669 019c D2B2     		uxtb	r2, r2
 670 019e D2B2     		uxtb	r2, r2
 671 01a0 22F03002 		bic	r2, r2, #48
 672 01a4 D1B2     		uxtb	r1, r2
 413:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 673              		.loc 1 413 0
 674 01a6 174A     		ldr	r2, .L54+4
 675 01a8 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 412:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 676              		.loc 1 412 0
 677 01aa D2B2     		uxtb	r2, r2
 678 01ac 0A43     		orrs	r2, r2, r1
 679 01ae D2B2     		uxtb	r2, r2
 680 01b0 D2B2     		uxtb	r2, r2
 681 01b2 1A70     		strb	r2, [r3]
 682              	.L43:
 414:.\Generated_Source\PSoC5/cyPm.c ****     }
 415:.\Generated_Source\PSoC5/cyPm.c **** 
 416:.\Generated_Source\PSoC5/cyPm.c **** 
 417:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 418:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 683              		.loc 1 418 0
 684 01b4 134B     		ldr	r3, .L54+4
 685 01b6 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 686 01b8 012B     		cmp	r3, #1
 687 01ba 39D1     		bne	.L44
 419:.\Generated_Source\PSoC5/cyPm.c ****     {
 420:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 421:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 422:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 423:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 424:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 425:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 426:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 688              		.loc 1 426 0
 689 01bc 1023     		movs	r3, #16
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 21


 690 01be 3B61     		str	r3, [r7, #16]
 427:.\Generated_Source\PSoC5/cyPm.c **** 
 428:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 429:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 691              		.loc 1 429 0
 692 01c0 0020     		movs	r0, #0
 693 01c2 FFF7FEFF 		bl	CyPLL_OUT_Start
 430:.\Generated_Source\PSoC5/cyPm.c **** 
 431:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 432:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 694              		.loc 1 432 0
 695 01c6 5020     		movs	r0, #80
 696 01c8 FFF7FEFF 		bl	CyDelayUs
 433:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 697              		.loc 1 433 0
 698 01cc 144B     		ldr	r3, .L54+32
 699 01ce 1B78     		ldrb	r3, [r3]
 434:.\Generated_Source\PSoC5/cyPm.c **** 
 435:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 436:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 700              		.loc 1 436 0
 701 01d0 AB23     		movs	r3, #171
 702 01d2 FB82     		strh	r3, [r7, #22]	@ movhi
 703 01d4 29E0     		b	.L45
 704              	.L48:
 437:.\Generated_Source\PSoC5/cyPm.c ****         {
 438:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 705              		.loc 1 438 0
 706 01d6 0120     		movs	r0, #1
 707 01d8 FFF7FEFF 		bl	CyDelayUs
 439:.\Generated_Source\PSoC5/cyPm.c **** 
 440:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 441:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 708              		.loc 1 441 0
 709 01dc 104B     		ldr	r3, .L54+32
 710 01de 1B78     		ldrb	r3, [r3]
 711 01e0 DBB2     		uxtb	r3, r3
 712 01e2 03F00103 		and	r3, r3, #1
 713 01e6 002B     		cmp	r3, #0
 714 01e8 1CD0     		beq	.L46
 442:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 715              		.loc 1 442 0 discriminator 1
 716 01ea 0D4B     		ldr	r3, .L54+32
 717 01ec 1B78     		ldrb	r3, [r3]
 718 01ee DBB2     		uxtb	r3, r3
 719 01f0 03F00103 		and	r3, r3, #1
 441:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 720              		.loc 1 441 0 discriminator 1
 721 01f4 002B     		cmp	r3, #0
 722 01f6 15D0     		beq	.L46
 443:.\Generated_Source\PSoC5/cyPm.c ****             {
 444:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 723              		.loc 1 444 0
 724 01f8 0023     		movs	r3, #0
 725 01fa 3B61     		str	r3, [r7, #16]
 445:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 726              		.loc 1 445 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 22


 727 01fc 00BF     		nop
 728 01fe 17E0     		b	.L44
 729              	.L55:
 730              		.align	2
 731              	.L54:
 732 0200 08000000 		.word	.LC0
 733 0204 30000000 		.word	cyPmClockBackup
 734 0208 00420040 		.word	1073758720
 735 020c 00000000 		.word	cyPmImoFreqReg2Mhz
 736 0210 0B400040 		.word	1073758219
 737 0214 10420040 		.word	1073758736
 738 0218 04400040 		.word	1073758212
 739 021c A0430040 		.word	1073759136
 740 0220 25420040 		.word	1073758757
 741              	.L46:
 436:.\Generated_Source\PSoC5/cyPm.c ****         {
 742              		.loc 1 436 0 discriminator 2
 743 0224 FB8A     		ldrh	r3, [r7, #22]
 744 0226 013B     		subs	r3, r3, #1
 745 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 746              	.L45:
 436:.\Generated_Source\PSoC5/cyPm.c ****         {
 747              		.loc 1 436 0 is_stmt 0 discriminator 1
 748 022a FB8A     		ldrh	r3, [r7, #22]
 749 022c 002B     		cmp	r3, #0
 750 022e D2D1     		bne	.L48
 751              	.L44:
 446:.\Generated_Source\PSoC5/cyPm.c ****             }
 447:.\Generated_Source\PSoC5/cyPm.c ****         }
 448:.\Generated_Source\PSoC5/cyPm.c **** 
 449:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 450:.\Generated_Source\PSoC5/cyPm.c ****         {
 451:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 452:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 453:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 454:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 455:.\Generated_Source\PSoC5/cyPm.c **** 
 456:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 457:.\Generated_Source\PSoC5/cyPm.c **** 
 458:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 459:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 460:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 461:.\Generated_Source\PSoC5/cyPm.c ****         }
 462:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 463:.\Generated_Source\PSoC5/cyPm.c **** 
 464:.\Generated_Source\PSoC5/cyPm.c **** 
 465:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 466:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 752              		.loc 1 466 0 is_stmt 1
 753 0230 2B4B     		ldr	r3, .L56
 754 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 755 0234 002B     		cmp	r3, #0
 756 0236 03D0     		beq	.L49
 467:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 757              		.loc 1 467 0 discriminator 1
 758 0238 294B     		ldr	r3, .L56
 759 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 23


 466:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 760              		.loc 1 466 0 discriminator 1
 761 023c 012B     		cmp	r3, #1
 762 023e 10D1     		bne	.L50
 763              	.L49:
 468:.\Generated_Source\PSoC5/cyPm.c ****     {
 469:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 470:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 764              		.loc 1 470 0
 765 0240 284B     		ldr	r3, .L56+4
 766 0242 1B78     		ldrb	r3, [r3]
 767 0244 DAB2     		uxtb	r2, r3
 768 0246 264B     		ldr	r3, .L56
 769 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 770 024a 9A42     		cmp	r2, r3
 771 024c 04D0     		beq	.L51
 471:.\Generated_Source\PSoC5/cyPm.c ****         {
 472:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 772              		.loc 1 472 0
 773 024e 244B     		ldr	r3, .L56
 774 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 775 0252 1846     		mov	r0, r3
 776 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 777              	.L51:
 473:.\Generated_Source\PSoC5/cyPm.c ****         }
 474:.\Generated_Source\PSoC5/cyPm.c **** 
 475:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 476:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 778              		.loc 1 476 0
 779 0258 214B     		ldr	r3, .L56
 780 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 781 025c 1846     		mov	r0, r3
 782 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 783              	.L50:
 477:.\Generated_Source\PSoC5/cyPm.c ****     }
 478:.\Generated_Source\PSoC5/cyPm.c **** 
 479:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 480:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 784              		.loc 1 480 0
 785 0262 1F4B     		ldr	r3, .L56
 786 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 787 0266 002B     		cmp	r3, #0
 788 0268 09D1     		bne	.L52
 481:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 789              		.loc 1 481 0 discriminator 1
 790 026a 1F4B     		ldr	r3, .L56+8
 791 026c 1B78     		ldrb	r3, [r3]
 792 026e DBB2     		uxtb	r3, r3
 793 0270 03F01003 		and	r3, r3, #16
 794 0274 DBB2     		uxtb	r3, r3
 480:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 795              		.loc 1 480 0 discriminator 1
 796 0276 002B     		cmp	r3, #0
 797 0278 01D0     		beq	.L52
 482:.\Generated_Source\PSoC5/cyPm.c ****     {
 483:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 798              		.loc 1 483 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 24


 799 027a FFF7FEFF 		bl	CyIMO_Stop
 800              	.L52:
 484:.\Generated_Source\PSoC5/cyPm.c ****     }
 485:.\Generated_Source\PSoC5/cyPm.c **** 
 486:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 487:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 801              		.loc 1 487 0
 802 027e 1B4B     		ldr	r3, .L56+12
 803 0280 1B78     		ldrb	r3, [r3]
 804 0282 DBB2     		uxtb	r3, r3
 805 0284 9BB2     		uxth	r3, r3
 806 0286 1B02     		lsls	r3, r3, #8
 807 0288 FB81     		strh	r3, [r7, #14]	@ movhi
 488:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 808              		.loc 1 488 0
 809 028a 194B     		ldr	r3, .L56+16
 810 028c 1B78     		ldrb	r3, [r3]
 811 028e DBB2     		uxtb	r3, r3
 812 0290 9AB2     		uxth	r2, r3
 813 0292 FB89     		ldrh	r3, [r7, #14]	@ movhi
 814 0294 1343     		orrs	r3, r3, r2
 815 0296 FB81     		strh	r3, [r7, #14]	@ movhi
 489:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 816              		.loc 1 489 0
 817 0298 114B     		ldr	r3, .L56
 818 029a 9B89     		ldrh	r3, [r3, #12]
 819 029c FA89     		ldrh	r2, [r7, #14]
 820 029e 9A42     		cmp	r2, r3
 821 02a0 04D0     		beq	.L53
 490:.\Generated_Source\PSoC5/cyPm.c ****     {
 491:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 822              		.loc 1 491 0
 823 02a2 0F4B     		ldr	r3, .L56
 824 02a4 9B89     		ldrh	r3, [r3, #12]
 825 02a6 1846     		mov	r0, r3
 826 02a8 FFF7FEFF 		bl	CyBusClk_SetDivider
 827              	.L53:
 492:.\Generated_Source\PSoC5/cyPm.c ****     }
 493:.\Generated_Source\PSoC5/cyPm.c **** 
 494:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 495:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 828              		.loc 1 495 0
 829 02ac 114B     		ldr	r3, .L56+20
 830 02ae 114A     		ldr	r2, .L56+20
 831 02b0 1278     		ldrb	r2, [r2]
 832 02b2 D2B2     		uxtb	r2, r2
 833 02b4 D2B2     		uxtb	r2, r2
 834 02b6 02F03F02 		and	r2, r2, #63
 835 02ba D1B2     		uxtb	r1, r2
 496:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 836              		.loc 1 496 0
 837 02bc 084A     		ldr	r2, .L56
 838 02be 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 495:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 839              		.loc 1 495 0
 840 02c0 D2B2     		uxtb	r2, r2
 841 02c2 0A43     		orrs	r2, r2, r1
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 25


 842 02c4 D2B2     		uxtb	r2, r2
 843 02c6 D2B2     		uxtb	r2, r2
 844 02c8 1A70     		strb	r2, [r3]
 497:.\Generated_Source\PSoC5/cyPm.c **** 
 498:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 499:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 845              		.loc 1 499 0
 846 02ca 0B4B     		ldr	r3, .L56+24
 847 02cc 044A     		ldr	r2, .L56
 848 02ce 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 849 02d0 1A70     		strb	r2, [r3]
 500:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 850              		.loc 1 500 0
 851 02d2 0A4B     		ldr	r3, .L56+28
 852 02d4 024A     		ldr	r2, .L56
 853 02d6 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 854 02d8 1A70     		strb	r2, [r3]
 501:.\Generated_Source\PSoC5/cyPm.c **** }
 855              		.loc 1 501 0
 856 02da 1837     		adds	r7, r7, #24
 857              		.cfi_def_cfa_offset 8
 858 02dc BD46     		mov	sp, r7
 859              		.cfi_def_cfa_register 13
 860              		@ sp needed
 861 02de 80BD     		pop	{r7, pc}
 862              	.L57:
 863              		.align	2
 864              	.L56:
 865 02e0 30000000 		.word	cyPmClockBackup
 866 02e4 04400040 		.word	1073758212
 867 02e8 A0430040 		.word	1073759136
 868 02ec 07400040 		.word	1073758215
 869 02f0 06400040 		.word	1073758214
 870 02f4 00480040 		.word	1073760256
 871 02f8 A1430040 		.word	1073759137
 872 02fc A2430040 		.word	1073759138
 873              		.cfi_endproc
 874              	.LFE1:
 875              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 876              		.section	.text.CyPmAltAct,"ax",%progbits
 877              		.align	2
 878              		.global	CyPmAltAct
 879              		.thumb
 880              		.thumb_func
 881              		.type	CyPmAltAct, %function
 882              	CyPmAltAct:
 883              	.LFB2:
 502:.\Generated_Source\PSoC5/cyPm.c **** 
 503:.\Generated_Source\PSoC5/cyPm.c **** 
 504:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 505:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 506:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 507:.\Generated_Source\PSoC5/cyPm.c **** *
 508:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 509:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 510:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 511:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 26


 512:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 513:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 515:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 516:.\Generated_Source\PSoC5/cyPm.c **** *
 517:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 518:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 521:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 522:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 523:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 524:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 525:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 526:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 527:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 528:.\Generated_Source\PSoC5/cyPm.c **** *
 529:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 530:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 531:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 532:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 533:.\Generated_Source\PSoC5/cyPm.c **** *
 534:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 535:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 536:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 537:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 538:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 539:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 540:.\Generated_Source\PSoC5/cyPm.c **** *
 541:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 542:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 543:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 544:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 545:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 546:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 547:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 548:.\Generated_Source\PSoC5/cyPm.c **** *
 549:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 550:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 551:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 552:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 553:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 554:.\Generated_Source\PSoC5/cyPm.c **** *
 555:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 556:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 557:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 558:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 559:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 560:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 561:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 562:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 563:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 564:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 565:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 566:.\Generated_Source\PSoC5/cyPm.c **** *
 567:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 568:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 27


 569:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 570:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 571:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 572:.\Generated_Source\PSoC5/cyPm.c **** *
 573:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 574:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 575:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 576:.\Generated_Source\PSoC5/cyPm.c **** *
 577:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 578:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 579:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 580:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 585:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 586:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 587:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 588:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 589:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 590:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 591:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 592:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 593:.\Generated_Source\PSoC5/cyPm.c **** *
 594:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 595:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 596:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 597:.\Generated_Source\PSoC5/cyPm.c **** *
 598:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 599:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 600:.\Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 601:.\Generated_Source\PSoC5/cyPm.c **** *
 602:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 603:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 604:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 605:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 608:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 609:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 610:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 611:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 612:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 613:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 614:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 615:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 616:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 617:.\Generated_Source\PSoC5/cyPm.c **** *
 618:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 619:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 620:.\Generated_Source\PSoC5/cyPm.c **** *
 621:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 622:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 623:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 624:.\Generated_Source\PSoC5/cyPm.c **** *  MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 625:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 28


 626:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 627:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 628:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 629:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 630:.\Generated_Source\PSoC5/cyPm.c **** *
 631:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 632:.\Generated_Source\PSoC5/cyPm.c **** *  None
 633:.\Generated_Source\PSoC5/cyPm.c **** *
 634:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 635:.\Generated_Source\PSoC5/cyPm.c **** *  No
 636:.\Generated_Source\PSoC5/cyPm.c **** *
 637:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 638:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 639:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 640:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 641:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 642:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 643:.\Generated_Source\PSoC5/cyPm.c **** *
 644:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 645:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 646:.\Generated_Source\PSoC5/cyPm.c **** {
 884              		.loc 1 646 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 889 0000 80B4     		push	{r7}
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 0002 83B0     		sub	sp, sp, #12
 893              		.cfi_def_cfa_offset 16
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
 896 0006 0346     		mov	r3, r0
 897 0008 0A46     		mov	r2, r1
 898 000a FB80     		strh	r3, [r7, #6]	@ movhi
 899 000c 1346     		mov	r3, r2	@ movhi
 900 000e BB80     		strh	r3, [r7, #4]	@ movhi
 647:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 648:.\Generated_Source\PSoC5/cyPm.c **** 
 649:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 650:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 651:.\Generated_Source\PSoC5/cyPm.c **** 
 652:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 653:.\Generated_Source\PSoC5/cyPm.c ****         {
 654:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 655:.\Generated_Source\PSoC5/cyPm.c ****         }
 656:.\Generated_Source\PSoC5/cyPm.c **** 
 657:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 658:.\Generated_Source\PSoC5/cyPm.c **** 
 659:.\Generated_Source\PSoC5/cyPm.c **** 
 660:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 664:.\Generated_Source\PSoC5/cyPm.c ****         {
 665:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 29


 666:.\Generated_Source\PSoC5/cyPm.c **** 
 667:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 669:.\Generated_Source\PSoC5/cyPm.c ****         }
 670:.\Generated_Source\PSoC5/cyPm.c **** 
 671:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 672:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 673:.\Generated_Source\PSoC5/cyPm.c ****         {
 674:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 675:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 676:.\Generated_Source\PSoC5/cyPm.c **** 
 677:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 678:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 679:.\Generated_Source\PSoC5/cyPm.c ****         }
 680:.\Generated_Source\PSoC5/cyPm.c **** 
 681:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 682:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 683:.\Generated_Source\PSoC5/cyPm.c ****         {
 684:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 685:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 686:.\Generated_Source\PSoC5/cyPm.c **** 
 687:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 688:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 689:.\Generated_Source\PSoC5/cyPm.c ****         }
 690:.\Generated_Source\PSoC5/cyPm.c **** 
 691:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 692:.\Generated_Source\PSoC5/cyPm.c **** 
 693:.\Generated_Source\PSoC5/cyPm.c **** 
 694:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 695:.\Generated_Source\PSoC5/cyPm.c **** 
 696:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 697:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 901              		.loc 1 697 0
 902 0010 224B     		ldr	r3, .L59
 903 0012 1B78     		ldrb	r3, [r3]
 904 0014 DAB2     		uxtb	r2, r3
 905 0016 224B     		ldr	r3, .L59+4
 906 0018 1A71     		strb	r2, [r3, #4]
 698:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 907              		.loc 1 698 0
 908 001a 204A     		ldr	r2, .L59
 909 001c BB88     		ldrh	r3, [r7, #4]
 910 001e 1B09     		lsrs	r3, r3, #4
 911 0020 9BB2     		uxth	r3, r3
 912 0022 DBB2     		uxtb	r3, r3
 913 0024 1370     		strb	r3, [r2]
 699:.\Generated_Source\PSoC5/cyPm.c **** 
 700:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 701:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 914              		.loc 1 701 0
 915 0026 1F4B     		ldr	r3, .L59+8
 916 0028 1B78     		ldrb	r3, [r3]
 917 002a DAB2     		uxtb	r2, r3
 918 002c 1C4B     		ldr	r3, .L59+4
 919 002e 5A71     		strb	r2, [r3, #5]
 702:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 920              		.loc 1 702 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 30


 921 0030 1C4A     		ldr	r2, .L59+8
 922 0032 BB88     		ldrh	r3, [r7, #4]	@ movhi
 923 0034 DBB2     		uxtb	r3, r3
 924 0036 03F00F03 		and	r3, r3, #15
 925 003a DBB2     		uxtb	r3, r3
 926 003c 1370     		strb	r3, [r2]
 703:.\Generated_Source\PSoC5/cyPm.c **** 
 704:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 705:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 927              		.loc 1 705 0
 928 003e 1A4B     		ldr	r3, .L59+12
 929 0040 1B78     		ldrb	r3, [r3]
 930 0042 DAB2     		uxtb	r2, r3
 931 0044 164B     		ldr	r3, .L59+4
 932 0046 9A71     		strb	r2, [r3, #6]
 706:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 933              		.loc 1 706 0
 934 0048 174A     		ldr	r2, .L59+12
 935 004a BB88     		ldrh	r3, [r7, #4]
 936 004c 1B0B     		lsrs	r3, r3, #12
 937 004e 9BB2     		uxth	r3, r3
 938 0050 DBB2     		uxtb	r3, r3
 939 0052 03F00103 		and	r3, r3, #1
 940 0056 DBB2     		uxtb	r3, r3
 941 0058 1370     		strb	r3, [r2]
 707:.\Generated_Source\PSoC5/cyPm.c **** 
 708:.\Generated_Source\PSoC5/cyPm.c **** 
 709:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 710:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 942              		.loc 1 710 0
 943 005a 144A     		ldr	r2, .L59+16
 944 005c 134B     		ldr	r3, .L59+16
 945 005e 1B78     		ldrb	r3, [r3]
 946 0060 DBB2     		uxtb	r3, r3
 947 0062 23F00703 		bic	r3, r3, #7
 948 0066 DBB2     		uxtb	r3, r3
 949 0068 43F00103 		orr	r3, r3, #1
 950 006c DBB2     		uxtb	r3, r3
 951 006e 1370     		strb	r3, [r2]
 711:.\Generated_Source\PSoC5/cyPm.c **** 
 712:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 713:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 952              		.loc 1 713 0
 953 0070 0E4B     		ldr	r3, .L59+16
 954 0072 1B78     		ldrb	r3, [r3]
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 716:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 955              		.loc 1 716 0
 956              	@ 716 ".\Generated_Source\PSoC5\cyPm.c" 1
 957 0074 00BF     		NOP
 958              	
 959              	@ 0 "" 2
 717:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 960              		.loc 1 717 0
 961              	@ 717 ".\Generated_Source\PSoC5\cyPm.c" 1
 962 0076 00BF     		NOP
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 31


 963              	
 964              	@ 0 "" 2
 718:.\Generated_Source\PSoC5/cyPm.c **** 
 719:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 720:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 965              		.loc 1 720 0
 966              	@ 720 ".\Generated_Source\PSoC5\cyPm.c" 1
 967 0078 30BF     		WFI 
 968              	
 969              	@ 0 "" 2
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 723:.\Generated_Source\PSoC5/cyPm.c **** 
 724:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 725:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 970              		.loc 1 725 0
 971              		.thumb
 972 007a 084B     		ldr	r3, .L59
 973 007c 084A     		ldr	r2, .L59+4
 974 007e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 975 0080 1A70     		strb	r2, [r3]
 726:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 976              		.loc 1 726 0
 977 0082 084B     		ldr	r3, .L59+8
 978 0084 064A     		ldr	r2, .L59+4
 979 0086 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 980 0088 1A70     		strb	r2, [r3]
 727:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 981              		.loc 1 727 0
 982 008a 074B     		ldr	r3, .L59+12
 983 008c 044A     		ldr	r2, .L59+4
 984 008e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 985 0090 1A70     		strb	r2, [r3]
 728:.\Generated_Source\PSoC5/cyPm.c **** }
 986              		.loc 1 728 0
 987 0092 0C37     		adds	r7, r7, #12
 988              		.cfi_def_cfa_offset 4
 989 0094 BD46     		mov	sp, r7
 990              		.cfi_def_cfa_register 13
 991              		@ sp needed
 992 0096 5DF8047B 		ldr	r7, [sp], #4
 993              		.cfi_restore 7
 994              		.cfi_def_cfa_offset 0
 995 009a 7047     		bx	lr
 996              	.L60:
 997              		.align	2
 998              	.L59:
 999 009c 98430040 		.word	1073759128
 1000 00a0 00000000 		.word	cyPmBackup
 1001 00a4 99430040 		.word	1073759129
 1002 00a8 9A430040 		.word	1073759130
 1003 00ac 93430040 		.word	1073759123
 1004              		.cfi_endproc
 1005              	.LFE2:
 1006              		.size	CyPmAltAct, .-CyPmAltAct
 1007              		.section	.text.CyPmSleep,"ax",%progbits
 1008              		.align	2
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 32


 1009              		.global	CyPmSleep
 1010              		.thumb
 1011              		.thumb_func
 1012              		.type	CyPmSleep, %function
 1013              	CyPmSleep:
 1014              	.LFB3:
 729:.\Generated_Source\PSoC5/cyPm.c **** 
 730:.\Generated_Source\PSoC5/cyPm.c **** 
 731:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 732:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 733:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 734:.\Generated_Source\PSoC5/cyPm.c **** *
 735:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 736:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 739:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 740:.\Generated_Source\PSoC5/cyPm.c **** *
 741:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 742:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 743:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 744:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 745:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 746:.\Generated_Source\PSoC5/cyPm.c **** *
 747:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 748:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 749:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 750:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 751:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 752:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 753:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 754:.\Generated_Source\PSoC5/cyPm.c **** *
 755:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 756:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 757:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 758:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 759:.\Generated_Source\PSoC5/cyPm.c **** *
 760:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 761:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 762:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 763:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 764:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 765:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 766:.\Generated_Source\PSoC5/cyPm.c **** *
 767:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 768:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 769:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 770:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 771:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 772:.\Generated_Source\PSoC5/cyPm.c **** *
 773:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 774:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 775:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 776:.\Generated_Source\PSoC5/cyPm.c **** *
 777:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 778:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 779:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 33


 780:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 783:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 784:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 785:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 786:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 787:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 788:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 792:.\Generated_Source\PSoC5/cyPm.c **** *
 793:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 794:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 795:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 796:.\Generated_Source\PSoC5/cyPm.c **** *
 797:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 798:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 799:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 800:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 801:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 802:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 803:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 804:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 805:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 806:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 807:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 808:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 809:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 810:.\Generated_Source\PSoC5/cyPm.c **** *
 811:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 812:.\Generated_Source\PSoC5/cyPm.c **** *
 813:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 814:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 815:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 816:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 817:.\Generated_Source\PSoC5/cyPm.c **** *
 818:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 819:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 820:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 821:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 822:.\Generated_Source\PSoC5/cyPm.c **** *
 823:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 824:.\Generated_Source\PSoC5/cyPm.c **** *  None
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 827:.\Generated_Source\PSoC5/cyPm.c **** *  No
 828:.\Generated_Source\PSoC5/cyPm.c **** *
 829:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 830:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 831:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 832:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 833:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 834:.\Generated_Source\PSoC5/cyPm.c **** *
 835:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 836:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 34


 837:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 838:.\Generated_Source\PSoC5/cyPm.c **** *
 839:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 840:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 841:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 842:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 843:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 844:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 845:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 846:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 847:.\Generated_Source\PSoC5/cyPm.c **** *
 848:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 849:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 850:.\Generated_Source\PSoC5/cyPm.c **** {
 1015              		.loc 1 850 0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 16
 1018              		@ frame_needed = 1, uses_anonymous_args = 0
 1019 0000 80B5     		push	{r7, lr}
 1020              		.cfi_def_cfa_offset 8
 1021              		.cfi_offset 7, -8
 1022              		.cfi_offset 14, -4
 1023 0002 84B0     		sub	sp, sp, #16
 1024              		.cfi_def_cfa_offset 24
 1025 0004 00AF     		add	r7, sp, #0
 1026              		.cfi_def_cfa_register 7
 1027 0006 0346     		mov	r3, r0
 1028 0008 0A46     		mov	r2, r1
 1029 000a FB71     		strb	r3, [r7, #7]
 1030 000c 1346     		mov	r3, r2	@ movhi
 1031 000e BB80     		strh	r3, [r7, #4]	@ movhi
 851:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 852:.\Generated_Source\PSoC5/cyPm.c **** 
 853:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 854:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1032              		.loc 1 854 0
 1033 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1034 0014 0346     		mov	r3, r0
 1035 0016 FB73     		strb	r3, [r7, #15]
 855:.\Generated_Source\PSoC5/cyPm.c **** 
 856:.\Generated_Source\PSoC5/cyPm.c **** 
 857:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 858:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 859:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 860:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 861:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 862:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 863:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1036              		.loc 1 863 0
 1037 0018 4B4B     		ldr	r3, .L69
 1038 001a 1B78     		ldrb	r3, [r3]
 1039 001c DBB2     		uxtb	r3, r3
 1040 001e 03F00803 		and	r3, r3, #8
 1041 0022 002B     		cmp	r3, #0
 1042 0024 36D1     		bne	.L62
 864:.\Generated_Source\PSoC5/cyPm.c ****     {
 865:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 35


 866:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1043              		.loc 1 866 0
 1044 0026 494A     		ldr	r2, .L69+4
 1045 0028 484B     		ldr	r3, .L69+4
 1046 002a 1B78     		ldrb	r3, [r3]
 1047 002c DBB2     		uxtb	r3, r3
 1048 002e 03F01F03 		and	r3, r3, #31
 1049 0032 DBB2     		uxtb	r3, r3
 1050 0034 1370     		strb	r3, [r2]
 867:.\Generated_Source\PSoC5/cyPm.c ****     }
 868:.\Generated_Source\PSoC5/cyPm.c ****     else
 869:.\Generated_Source\PSoC5/cyPm.c ****     {
 870:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 871:.\Generated_Source\PSoC5/cyPm.c **** 
 872:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 873:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 874:.\Generated_Source\PSoC5/cyPm.c **** 
 875:.\Generated_Source\PSoC5/cyPm.c ****         return;
 876:.\Generated_Source\PSoC5/cyPm.c ****     }
 877:.\Generated_Source\PSoC5/cyPm.c **** 
 878:.\Generated_Source\PSoC5/cyPm.c **** 
 879:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 880:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 881:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 882:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 883:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 884:.\Generated_Source\PSoC5/cyPm.c ****     *
 885:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 886:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 887:.\Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 888:.\Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 889:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 890:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 891:.\Generated_Source\PSoC5/cyPm.c **** 
 892:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 893:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 894:.\Generated_Source\PSoC5/cyPm.c ****         {
 895:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 896:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 897:.\Generated_Source\PSoC5/cyPm.c ****         }
 898:.\Generated_Source\PSoC5/cyPm.c **** 
 899:.\Generated_Source\PSoC5/cyPm.c **** 
 900:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 901:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 902:.\Generated_Source\PSoC5/cyPm.c ****         {
 903:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 904:.\Generated_Source\PSoC5/cyPm.c ****             {
 905:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 906:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 907:.\Generated_Source\PSoC5/cyPm.c ****             }
 908:.\Generated_Source\PSoC5/cyPm.c ****             else
 909:.\Generated_Source\PSoC5/cyPm.c ****             {
 910:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 911:.\Generated_Source\PSoC5/cyPm.c ****                 {
 912:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 913:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 914:.\Generated_Source\PSoC5/cyPm.c ****                 }
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 36


 915:.\Generated_Source\PSoC5/cyPm.c ****                 else
 916:.\Generated_Source\PSoC5/cyPm.c ****                 {
 917:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 918:.\Generated_Source\PSoC5/cyPm.c ****                 }
 919:.\Generated_Source\PSoC5/cyPm.c ****             }
 920:.\Generated_Source\PSoC5/cyPm.c ****         }
 921:.\Generated_Source\PSoC5/cyPm.c **** 
 922:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 923:.\Generated_Source\PSoC5/cyPm.c **** 
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 926:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 927:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 928:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 929:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 930:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 931:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 932:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 933:.\Generated_Source\PSoC5/cyPm.c **** 
 934:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 935:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 936:.\Generated_Source\PSoC5/cyPm.c **** 
 937:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 938:.\Generated_Source\PSoC5/cyPm.c ****         {
 939:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 940:.\Generated_Source\PSoC5/cyPm.c ****         }
 941:.\Generated_Source\PSoC5/cyPm.c **** 
 942:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 943:.\Generated_Source\PSoC5/cyPm.c **** 
 944:.\Generated_Source\PSoC5/cyPm.c **** 
 945:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1051              		.loc 1 945 0
 1052 0036 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 946:.\Generated_Source\PSoC5/cyPm.c **** 
 947:.\Generated_Source\PSoC5/cyPm.c **** 
 948:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 949:.\Generated_Source\PSoC5/cyPm.c **** 
 950:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 951:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 952:.\Generated_Source\PSoC5/cyPm.c ****         {
 953:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 954:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 955:.\Generated_Source\PSoC5/cyPm.c **** 
 956:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 957:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 958:.\Generated_Source\PSoC5/cyPm.c ****         }
 959:.\Generated_Source\PSoC5/cyPm.c **** 
 960:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 961:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 962:.\Generated_Source\PSoC5/cyPm.c ****         {
 963:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 964:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 965:.\Generated_Source\PSoC5/cyPm.c **** 
 966:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 967:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 968:.\Generated_Source\PSoC5/cyPm.c ****         }
 969:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 37


 970:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 971:.\Generated_Source\PSoC5/cyPm.c **** 
 972:.\Generated_Source\PSoC5/cyPm.c **** 
 973:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 974:.\Generated_Source\PSoC5/cyPm.c **** 
 975:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 976:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1053              		.loc 1 976 0
 1054 003a 454B     		ldr	r3, .L69+8
 1055 003c 1B78     		ldrb	r3, [r3]
 1056 003e DAB2     		uxtb	r2, r3
 1057 0040 444B     		ldr	r3, .L69+12
 1058 0042 1A71     		strb	r2, [r3, #4]
 977:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1059              		.loc 1 977 0
 1060 0044 424A     		ldr	r2, .L69+8
 1061 0046 BB88     		ldrh	r3, [r7, #4]
 1062 0048 1B09     		lsrs	r3, r3, #4
 1063 004a 9BB2     		uxth	r3, r3
 1064 004c DBB2     		uxtb	r3, r3
 1065 004e 1370     		strb	r3, [r2]
 978:.\Generated_Source\PSoC5/cyPm.c **** 
 979:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 980:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1066              		.loc 1 980 0
 1067 0050 414B     		ldr	r3, .L69+16
 1068 0052 1B78     		ldrb	r3, [r3]
 1069 0054 DAB2     		uxtb	r2, r3
 1070 0056 3F4B     		ldr	r3, .L69+12
 1071 0058 5A71     		strb	r2, [r3, #5]
 981:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1072              		.loc 1 981 0
 1073 005a 3F4A     		ldr	r2, .L69+16
 1074 005c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1075 005e DBB2     		uxtb	r3, r3
 1076 0060 03F00F03 		and	r3, r3, #15
 1077 0064 DBB2     		uxtb	r3, r3
 1078 0066 1370     		strb	r3, [r2]
 982:.\Generated_Source\PSoC5/cyPm.c **** 
 983:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 984:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1079              		.loc 1 984 0
 1080 0068 3C4B     		ldr	r3, .L69+20
 1081 006a 1B78     		ldrb	r3, [r3]
 1082 006c DAB2     		uxtb	r2, r3
 1083 006e 394B     		ldr	r3, .L69+12
 1084 0070 9A71     		strb	r2, [r3, #6]
 985:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1085              		.loc 1 985 0
 1086 0072 3A4A     		ldr	r2, .L69+20
 1087 0074 BB88     		ldrh	r3, [r7, #4]
 1088 0076 1B0B     		lsrs	r3, r3, #12
 1089 0078 9BB2     		uxth	r3, r3
 1090 007a DBB2     		uxtb	r3, r3
 1091 007c 03F00103 		and	r3, r3, #1
 1092 0080 DBB2     		uxtb	r3, r3
 1093 0082 1370     		strb	r3, [r2]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 38


 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c **** 
 988:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 989:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 990:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 991:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 992:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 993:.\Generated_Source\PSoC5/cyPm.c **** 
 994:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 995:.\Generated_Source\PSoC5/cyPm.c **** 
 996:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 997:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 998:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 999:.\Generated_Source\PSoC5/cyPm.c **** 
1000:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1001:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1094              		.loc 1 1001 0
 1095 0084 364B     		ldr	r3, .L69+24
 1096 0086 1B78     		ldrb	r3, [r3]
 1097 0088 DBB2     		uxtb	r3, r3
 1098 008a 03F00703 		and	r3, r3, #7
 1099 008e 002B     		cmp	r3, #0
 1100 0090 0AD1     		bne	.L65
 1101 0092 04E0     		b	.L68
 1102              	.L62:
 873:.\Generated_Source\PSoC5/cyPm.c **** 
 1103              		.loc 1 873 0
 1104 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1105 0096 1846     		mov	r0, r3
 1106 0098 FFF7FEFF 		bl	CyExitCriticalSection
 875:.\Generated_Source\PSoC5/cyPm.c ****     }
 1107              		.loc 1 875 0
 1108 009c 50E0     		b	.L61
 1109              	.L68:
1002:.\Generated_Source\PSoC5/cyPm.c ****     {
1003:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1004:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1110              		.loc 1 1004 0
 1111 009e 2D4B     		ldr	r3, .L69+12
 1112 00a0 0122     		movs	r2, #1
 1113 00a2 83F82D20 		strb	r2, [r3, #45]
 1114 00a6 14E0     		b	.L66
 1115              	.L65:
1005:.\Generated_Source\PSoC5/cyPm.c ****     }
1006:.\Generated_Source\PSoC5/cyPm.c ****     else
1007:.\Generated_Source\PSoC5/cyPm.c ****     {
1008:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1009:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1116              		.loc 1 1009 0
 1117 00a8 2A4B     		ldr	r3, .L69+12
 1118 00aa 0022     		movs	r2, #0
 1119 00ac 83F82D20 		strb	r2, [r3, #45]
1010:.\Generated_Source\PSoC5/cyPm.c **** 
1011:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1012:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1120              		.loc 1 1012 0
 1121 00b0 2B4B     		ldr	r3, .L69+24
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 39


 1122 00b2 1B78     		ldrb	r3, [r3]
 1123 00b4 DBB2     		uxtb	r3, r3
 1124 00b6 03F00703 		and	r3, r3, #7
 1125 00ba DAB2     		uxtb	r2, r3
 1126 00bc 254B     		ldr	r3, .L69+12
 1127 00be 83F82C20 		strb	r2, [r3, #44]
1013:.\Generated_Source\PSoC5/cyPm.c **** 
1014:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1015:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1128              		.loc 1 1015 0
 1129 00c2 274A     		ldr	r2, .L69+24
 1130 00c4 264B     		ldr	r3, .L69+24
 1131 00c6 1B78     		ldrb	r3, [r3]
 1132 00c8 DBB2     		uxtb	r3, r3
 1133 00ca 23F00703 		bic	r3, r3, #7
 1134 00ce DBB2     		uxtb	r3, r3
 1135 00d0 1370     		strb	r3, [r2]
 1136              	.L66:
1016:.\Generated_Source\PSoC5/cyPm.c ****     }
1017:.\Generated_Source\PSoC5/cyPm.c **** 
1018:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1019:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1137              		.loc 1 1019 0
 1138 00d2 1D4A     		ldr	r2, .L69
 1139 00d4 1C4B     		ldr	r3, .L69
 1140 00d6 1B78     		ldrb	r3, [r3]
 1141 00d8 DBB2     		uxtb	r3, r3
 1142 00da 23F00703 		bic	r3, r3, #7
 1143 00de DBB2     		uxtb	r3, r3
 1144 00e0 43F00303 		orr	r3, r3, #3
 1145 00e4 DBB2     		uxtb	r3, r3
 1146 00e6 1370     		strb	r3, [r2]
1020:.\Generated_Source\PSoC5/cyPm.c **** 
1021:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1022:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1147              		.loc 1 1022 0
 1148 00e8 174B     		ldr	r3, .L69
 1149 00ea 1B78     		ldrb	r3, [r3]
1023:.\Generated_Source\PSoC5/cyPm.c **** 
1024:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1025:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1150              		.loc 1 1025 0
 1151              	@ 1025 ".\Generated_Source\PSoC5\cyPm.c" 1
 1152 00ec 00BF     		NOP
 1153              	
 1154              	@ 0 "" 2
1026:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1155              		.loc 1 1026 0
 1156              	@ 1026 ".\Generated_Source\PSoC5\cyPm.c" 1
 1157 00ee 00BF     		NOP
 1158              	
 1159              	@ 0 "" 2
1027:.\Generated_Source\PSoC5/cyPm.c **** 
1028:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1029:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1160              		.loc 1 1029 0
 1161              	@ 1029 ".\Generated_Source\PSoC5\cyPm.c" 1
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 40


 1162 00f0 30BF     		WFI 
 1163              	
 1164              	@ 0 "" 2
1030:.\Generated_Source\PSoC5/cyPm.c **** 
1031:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1032:.\Generated_Source\PSoC5/cyPm.c **** 
1033:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1034:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1165              		.loc 1 1034 0
 1166              		.thumb
 1167 00f2 184B     		ldr	r3, .L69+12
 1168 00f4 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1169 00f8 012B     		cmp	r3, #1
 1170 00fa 0FD0     		beq	.L67
1035:.\Generated_Source\PSoC5/cyPm.c ****     {
1036:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1171              		.loc 1 1036 0
 1172 00fc 184B     		ldr	r3, .L69+24
 1173 00fe 184A     		ldr	r2, .L69+24
 1174 0100 1278     		ldrb	r2, [r2]
 1175 0102 D2B2     		uxtb	r2, r2
 1176 0104 D2B2     		uxtb	r2, r2
 1177 0106 22F00702 		bic	r2, r2, #7
 1178 010a D1B2     		uxtb	r1, r2
1037:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1179              		.loc 1 1037 0
 1180 010c 114A     		ldr	r2, .L69+12
 1181 010e 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1036:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1182              		.loc 1 1036 0
 1183 0112 D2B2     		uxtb	r2, r2
 1184 0114 0A43     		orrs	r2, r2, r1
 1185 0116 D2B2     		uxtb	r2, r2
 1186 0118 D2B2     		uxtb	r2, r2
 1187 011a 1A70     		strb	r2, [r3]
 1188              	.L67:
1038:.\Generated_Source\PSoC5/cyPm.c ****     }
1039:.\Generated_Source\PSoC5/cyPm.c **** 
1040:.\Generated_Source\PSoC5/cyPm.c **** 
1041:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1042:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1043:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1044:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1045:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1046:.\Generated_Source\PSoC5/cyPm.c **** 
1047:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1048:.\Generated_Source\PSoC5/cyPm.c **** 
1049:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1050:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1051:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1052:.\Generated_Source\PSoC5/cyPm.c **** 
1053:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1054:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1189              		.loc 1 1054 0
 1190 011c FFF7FEFF 		bl	CyPmHibSlpRestore
1055:.\Generated_Source\PSoC5/cyPm.c **** 
1056:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 41


1057:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1058:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1059:.\Generated_Source\PSoC5/cyPm.c **** 
1060:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1061:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1062:.\Generated_Source\PSoC5/cyPm.c ****         {
1063:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1064:.\Generated_Source\PSoC5/cyPm.c ****             {
1065:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1066:.\Generated_Source\PSoC5/cyPm.c ****                 {
1067:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1068:.\Generated_Source\PSoC5/cyPm.c ****                 }
1069:.\Generated_Source\PSoC5/cyPm.c ****             }
1070:.\Generated_Source\PSoC5/cyPm.c ****         }
1071:.\Generated_Source\PSoC5/cyPm.c **** 
1072:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1073:.\Generated_Source\PSoC5/cyPm.c **** 
1074:.\Generated_Source\PSoC5/cyPm.c **** 
1075:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1076:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1191              		.loc 1 1076 0
 1192 0120 0B4B     		ldr	r3, .L69+8
 1193 0122 0C4A     		ldr	r2, .L69+12
 1194 0124 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1195 0126 1A70     		strb	r2, [r3]
1077:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1196              		.loc 1 1077 0
 1197 0128 0B4B     		ldr	r3, .L69+16
 1198 012a 0A4A     		ldr	r2, .L69+12
 1199 012c 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1200 012e 1A70     		strb	r2, [r3]
1078:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1201              		.loc 1 1078 0
 1202 0130 0A4B     		ldr	r3, .L69+20
 1203 0132 084A     		ldr	r2, .L69+12
 1204 0134 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1205 0136 1A70     		strb	r2, [r3]
1079:.\Generated_Source\PSoC5/cyPm.c **** 
1080:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1081:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1206              		.loc 1 1081 0
 1207 0138 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1208 013a 1846     		mov	r0, r3
 1209 013c FFF7FEFF 		bl	CyExitCriticalSection
 1210              	.L61:
1082:.\Generated_Source\PSoC5/cyPm.c **** }
 1211              		.loc 1 1082 0
 1212 0140 1037     		adds	r7, r7, #16
 1213              		.cfi_def_cfa_offset 8
 1214 0142 BD46     		mov	sp, r7
 1215              		.cfi_def_cfa_register 13
 1216              		@ sp needed
 1217 0144 80BD     		pop	{r7, pc}
 1218              	.L70:
 1219 0146 00BF     		.align	2
 1220              	.L69:
 1221 0148 93430040 		.word	1073759123
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 42


 1222 014c 83460040 		.word	1073759875
 1223 0150 98430040 		.word	1073759128
 1224 0154 00000000 		.word	cyPmBackup
 1225 0158 99430040 		.word	1073759129
 1226 015c 9A430040 		.word	1073759130
 1227 0160 00420040 		.word	1073758720
 1228              		.cfi_endproc
 1229              	.LFE3:
 1230              		.size	CyPmSleep, .-CyPmSleep
 1231              		.section	.text.CyPmHibernate,"ax",%progbits
 1232              		.align	2
 1233              		.global	CyPmHibernate
 1234              		.thumb
 1235              		.thumb_func
 1236              		.type	CyPmHibernate, %function
 1237              	CyPmHibernate:
 1238              	.LFB4:
1083:.\Generated_Source\PSoC5/cyPm.c **** 
1084:.\Generated_Source\PSoC5/cyPm.c **** 
1085:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1086:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1087:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1088:.\Generated_Source\PSoC5/cyPm.c **** *
1089:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1090:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1091:.\Generated_Source\PSoC5/cyPm.c **** *
1092:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1093:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1094:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1095:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1096:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1097:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1098:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1099:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1100:.\Generated_Source\PSoC5/cyPm.c **** *
1101:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1102:.\Generated_Source\PSoC5/cyPm.c **** *  None
1103:.\Generated_Source\PSoC5/cyPm.c **** *
1104:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1105:.\Generated_Source\PSoC5/cyPm.c **** *  None
1106:.\Generated_Source\PSoC5/cyPm.c **** *
1107:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1108:.\Generated_Source\PSoC5/cyPm.c **** *  No
1109:.\Generated_Source\PSoC5/cyPm.c **** *
1110:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1111:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1112:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1113:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1114:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1115:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1116:.\Generated_Source\PSoC5/cyPm.c **** *
1117:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1118:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1119:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1120:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1121:.\Generated_Source\PSoC5/cyPm.c **** *
1122:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 43


1123:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1124:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1125:.\Generated_Source\PSoC5/cyPm.c **** *
1126:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1127:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1128:.\Generated_Source\PSoC5/cyPm.c **** {
 1239              		.loc 1 1128 0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 1, uses_anonymous_args = 0
 1243 0000 80B5     		push	{r7, lr}
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 7, -8
 1246              		.cfi_offset 14, -4
 1247 0002 00AF     		add	r7, sp, #0
 1248              		.cfi_def_cfa_register 7
1129:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1249              		.loc 1 1129 0
 1250 0004 4020     		movs	r0, #64
 1251 0006 FFF7FEFF 		bl	CyPmHibernateEx
1130:.\Generated_Source\PSoC5/cyPm.c **** }
 1252              		.loc 1 1130 0
 1253 000a 80BD     		pop	{r7, pc}
 1254              		.cfi_endproc
 1255              	.LFE4:
 1256              		.size	CyPmHibernate, .-CyPmHibernate
 1257              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1258              		.align	2
 1259              		.global	CyPmHibernateEx
 1260              		.thumb
 1261              		.thumb_func
 1262              		.type	CyPmHibernateEx, %function
 1263              	CyPmHibernateEx:
 1264              	.LFB5:
1131:.\Generated_Source\PSoC5/cyPm.c **** 
1132:.\Generated_Source\PSoC5/cyPm.c **** 
1133:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1134:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1135:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1136:.\Generated_Source\PSoC5/cyPm.c **** *
1137:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1138:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1139:.\Generated_Source\PSoC5/cyPm.c **** *
1140:.\Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1141:.\Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1142:.\Generated_Source\PSoC5/cyPm.c **** *
1143:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1144:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1145:.\Generated_Source\PSoC5/cyPm.c **** *
1146:.\Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1147:.\Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1148:.\Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1149:.\Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1150:.\Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1151:.\Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1152:.\Generated_Source\PSoC5/cyPm.c **** *
1153:.\Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 44


1154:.\Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1155:.\Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1156:.\Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1157:.\Generated_Source\PSoC5/cyPm.c **** *
1158:.\Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1159:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1160:.\Generated_Source\PSoC5/cyPm.c **** *
1161:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1162:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource:
1163:.\Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1164:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1165:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1166:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1167:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1168:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1169:.\Generated_Source\PSoC5/cyPm.c **** *
1170:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1171:.\Generated_Source\PSoC5/cyPm.c **** *  None
1172:.\Generated_Source\PSoC5/cyPm.c **** *
1173:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1174:.\Generated_Source\PSoC5/cyPm.c **** *  No
1175:.\Generated_Source\PSoC5/cyPm.c **** *
1176:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1177:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1178:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1179:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1180:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1181:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1182:.\Generated_Source\PSoC5/cyPm.c **** *
1183:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1184:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1185:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1186:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1187:.\Generated_Source\PSoC5/cyPm.c **** *
1188:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1189:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1190:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1191:.\Generated_Source\PSoC5/cyPm.c **** *
1192:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1193:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1194:.\Generated_Source\PSoC5/cyPm.c **** {
 1265              		.loc 1 1194 0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 16
 1268              		@ frame_needed = 1, uses_anonymous_args = 0
 1269 0000 80B5     		push	{r7, lr}
 1270              		.cfi_def_cfa_offset 8
 1271              		.cfi_offset 7, -8
 1272              		.cfi_offset 14, -4
 1273 0002 84B0     		sub	sp, sp, #16
 1274              		.cfi_def_cfa_offset 24
 1275 0004 00AF     		add	r7, sp, #0
 1276              		.cfi_def_cfa_register 7
 1277 0006 0346     		mov	r3, r0
 1278 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1195:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1196:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 45


1197:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1198:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1279              		.loc 1 1198 0
 1280 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1281 000e 0346     		mov	r3, r0
 1282 0010 FB73     		strb	r3, [r7, #15]
1199:.\Generated_Source\PSoC5/cyPm.c **** 
1200:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1201:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1202:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1203:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1204:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1205:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1206:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1283              		.loc 1 1206 0
 1284 0012 4A4B     		ldr	r3, .L80
 1285 0014 1B78     		ldrb	r3, [r3]
 1286 0016 DBB2     		uxtb	r3, r3
 1287 0018 03F00803 		and	r3, r3, #8
 1288 001c 002B     		cmp	r3, #0
 1289 001e 33D1     		bne	.L73
1207:.\Generated_Source\PSoC5/cyPm.c ****         {
1208:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1209:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1290              		.loc 1 1209 0
 1291 0020 474A     		ldr	r2, .L80+4
 1292 0022 474B     		ldr	r3, .L80+4
 1293 0024 1B78     		ldrb	r3, [r3]
 1294 0026 DBB2     		uxtb	r3, r3
 1295 0028 03F01F03 		and	r3, r3, #31
 1296 002c DBB2     		uxtb	r3, r3
 1297 002e 1370     		strb	r3, [r2]
1210:.\Generated_Source\PSoC5/cyPm.c ****         }
1211:.\Generated_Source\PSoC5/cyPm.c ****         else
1212:.\Generated_Source\PSoC5/cyPm.c ****         {
1213:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1214:.\Generated_Source\PSoC5/cyPm.c **** 
1215:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1216:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1217:.\Generated_Source\PSoC5/cyPm.c **** 
1218:.\Generated_Source\PSoC5/cyPm.c ****             return;
1219:.\Generated_Source\PSoC5/cyPm.c ****         }
1220:.\Generated_Source\PSoC5/cyPm.c **** 
1221:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1298              		.loc 1 1221 0
 1299 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1222:.\Generated_Source\PSoC5/cyPm.c **** 
1223:.\Generated_Source\PSoC5/cyPm.c **** 
1224:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1225:.\Generated_Source\PSoC5/cyPm.c **** 
1226:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1227:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1300              		.loc 1 1227 0
 1301 0034 434B     		ldr	r3, .L80+8
 1302 0036 1B78     		ldrb	r3, [r3]
 1303 0038 DAB2     		uxtb	r2, r3
 1304 003a 434B     		ldr	r3, .L80+12
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 46


 1305 003c 1A71     		strb	r2, [r3, #4]
1228:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1306              		.loc 1 1228 0
 1307 003e 414A     		ldr	r2, .L80+8
 1308 0040 FB88     		ldrh	r3, [r7, #6]
 1309 0042 1B09     		lsrs	r3, r3, #4
 1310 0044 9BB2     		uxth	r3, r3
 1311 0046 DBB2     		uxtb	r3, r3
 1312 0048 03F00403 		and	r3, r3, #4
 1313 004c DBB2     		uxtb	r3, r3
 1314 004e 1370     		strb	r3, [r2]
1229:.\Generated_Source\PSoC5/cyPm.c **** 
1230:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1231:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1315              		.loc 1 1231 0
 1316 0050 3E4B     		ldr	r3, .L80+16
 1317 0052 1B78     		ldrb	r3, [r3]
 1318 0054 DAB2     		uxtb	r2, r3
 1319 0056 3C4B     		ldr	r3, .L80+12
 1320 0058 5A71     		strb	r2, [r3, #5]
1232:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1321              		.loc 1 1232 0
 1322 005a 3C4A     		ldr	r2, .L80+16
 1323 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1324 005e DBB2     		uxtb	r3, r3
 1325 0060 03F00F03 		and	r3, r3, #15
 1326 0064 DBB2     		uxtb	r3, r3
 1327 0066 1370     		strb	r3, [r2]
1233:.\Generated_Source\PSoC5/cyPm.c **** 
1234:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1328              		.loc 1 1234 0
 1329 0068 394B     		ldr	r3, .L80+20
 1330 006a 1B78     		ldrb	r3, [r3]
 1331 006c DAB2     		uxtb	r2, r3
 1332 006e 364B     		ldr	r3, .L80+12
 1333 0070 9A71     		strb	r2, [r3, #6]
1235:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1334              		.loc 1 1235 0
 1335 0072 374B     		ldr	r3, .L80+20
 1336 0074 0022     		movs	r2, #0
 1337 0076 1A70     		strb	r2, [r3]
1236:.\Generated_Source\PSoC5/cyPm.c **** 
1237:.\Generated_Source\PSoC5/cyPm.c **** 
1238:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1239:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1338              		.loc 1 1239 0
 1339 0078 364B     		ldr	r3, .L80+24
 1340 007a 1B78     		ldrb	r3, [r3]
 1341 007c DBB2     		uxtb	r3, r3
 1342 007e 03F00703 		and	r3, r3, #7
 1343 0082 002B     		cmp	r3, #0
 1344 0084 0AD1     		bne	.L76
 1345 0086 04E0     		b	.L79
 1346              	.L73:
1216:.\Generated_Source\PSoC5/cyPm.c **** 
 1347              		.loc 1 1216 0
 1348 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 47


 1349 008a 1846     		mov	r0, r3
 1350 008c FFF7FEFF 		bl	CyExitCriticalSection
1218:.\Generated_Source\PSoC5/cyPm.c ****         }
 1351              		.loc 1 1218 0
 1352 0090 50E0     		b	.L72
 1353              	.L79:
1240:.\Generated_Source\PSoC5/cyPm.c ****     {
1241:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1242:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1354              		.loc 1 1242 0
 1355 0092 2D4B     		ldr	r3, .L80+12
 1356 0094 0122     		movs	r2, #1
 1357 0096 83F82D20 		strb	r2, [r3, #45]
 1358 009a 14E0     		b	.L77
 1359              	.L76:
1243:.\Generated_Source\PSoC5/cyPm.c ****     }
1244:.\Generated_Source\PSoC5/cyPm.c ****     else
1245:.\Generated_Source\PSoC5/cyPm.c ****     {
1246:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1247:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1360              		.loc 1 1247 0
 1361 009c 2A4B     		ldr	r3, .L80+12
 1362 009e 0022     		movs	r2, #0
 1363 00a0 83F82D20 		strb	r2, [r3, #45]
1248:.\Generated_Source\PSoC5/cyPm.c **** 
1249:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1364              		.loc 1 1250 0
 1365 00a4 2B4B     		ldr	r3, .L80+24
 1366 00a6 1B78     		ldrb	r3, [r3]
 1367 00a8 DBB2     		uxtb	r3, r3
 1368 00aa 03F00703 		and	r3, r3, #7
 1369 00ae DAB2     		uxtb	r2, r3
 1370 00b0 254B     		ldr	r3, .L80+12
 1371 00b2 83F82C20 		strb	r2, [r3, #44]
1251:.\Generated_Source\PSoC5/cyPm.c **** 
1252:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1253:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1372              		.loc 1 1253 0
 1373 00b6 274A     		ldr	r2, .L80+24
 1374 00b8 264B     		ldr	r3, .L80+24
 1375 00ba 1B78     		ldrb	r3, [r3]
 1376 00bc DBB2     		uxtb	r3, r3
 1377 00be 23F00703 		bic	r3, r3, #7
 1378 00c2 DBB2     		uxtb	r3, r3
 1379 00c4 1370     		strb	r3, [r2]
 1380              	.L77:
1254:.\Generated_Source\PSoC5/cyPm.c ****     }
1255:.\Generated_Source\PSoC5/cyPm.c **** 
1256:.\Generated_Source\PSoC5/cyPm.c **** 
1257:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1258:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1381              		.loc 1 1258 0
 1382 00c6 1D4A     		ldr	r2, .L80
 1383 00c8 1C4B     		ldr	r3, .L80
 1384 00ca 1B78     		ldrb	r3, [r3]
 1385 00cc DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 48


 1386 00ce 23F00703 		bic	r3, r3, #7
 1387 00d2 DBB2     		uxtb	r3, r3
 1388 00d4 43F00403 		orr	r3, r3, #4
 1389 00d8 DBB2     		uxtb	r3, r3
 1390 00da 1370     		strb	r3, [r2]
1259:.\Generated_Source\PSoC5/cyPm.c **** 
1260:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1261:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1391              		.loc 1 1261 0
 1392 00dc 174B     		ldr	r3, .L80
 1393 00de 1B78     		ldrb	r3, [r3]
1262:.\Generated_Source\PSoC5/cyPm.c **** 
1263:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1264:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1394              		.loc 1 1264 0
 1395              	@ 1264 ".\Generated_Source\PSoC5\cyPm.c" 1
 1396 00e0 00BF     		NOP
 1397              	
 1398              	@ 0 "" 2
1265:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1399              		.loc 1 1265 0
 1400              	@ 1265 ".\Generated_Source\PSoC5\cyPm.c" 1
 1401 00e2 00BF     		NOP
 1402              	
 1403              	@ 0 "" 2
1266:.\Generated_Source\PSoC5/cyPm.c **** 
1267:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1268:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1404              		.loc 1 1268 0
 1405              	@ 1268 ".\Generated_Source\PSoC5\cyPm.c" 1
 1406 00e4 30BF     		WFI 
 1407              	
 1408              	@ 0 "" 2
1269:.\Generated_Source\PSoC5/cyPm.c **** 
1270:.\Generated_Source\PSoC5/cyPm.c **** 
1271:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1272:.\Generated_Source\PSoC5/cyPm.c **** 
1273:.\Generated_Source\PSoC5/cyPm.c **** 
1274:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1275:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1409              		.loc 1 1275 0
 1410              		.thumb
 1411 00e6 184B     		ldr	r3, .L80+12
 1412 00e8 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1413 00ec 012B     		cmp	r3, #1
 1414 00ee 0FD0     		beq	.L78
1276:.\Generated_Source\PSoC5/cyPm.c ****     {
1277:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1415              		.loc 1 1277 0
 1416 00f0 184B     		ldr	r3, .L80+24
 1417 00f2 184A     		ldr	r2, .L80+24
 1418 00f4 1278     		ldrb	r2, [r2]
 1419 00f6 D2B2     		uxtb	r2, r2
 1420 00f8 D2B2     		uxtb	r2, r2
 1421 00fa 22F00702 		bic	r2, r2, #7
 1422 00fe D1B2     		uxtb	r1, r2
1278:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 49


 1423              		.loc 1 1278 0
 1424 0100 114A     		ldr	r2, .L80+12
 1425 0102 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1277:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1426              		.loc 1 1277 0
 1427 0106 D2B2     		uxtb	r2, r2
 1428 0108 0A43     		orrs	r2, r2, r1
 1429 010a D2B2     		uxtb	r2, r2
 1430 010c D2B2     		uxtb	r2, r2
 1431 010e 1A70     		strb	r2, [r3]
 1432              	.L78:
1279:.\Generated_Source\PSoC5/cyPm.c ****     }
1280:.\Generated_Source\PSoC5/cyPm.c **** 
1281:.\Generated_Source\PSoC5/cyPm.c **** 
1282:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1283:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1433              		.loc 1 1283 0
 1434 0110 FFF7FEFF 		bl	CyPmHibRestore
1284:.\Generated_Source\PSoC5/cyPm.c **** 
1285:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1286:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1435              		.loc 1 1286 0
 1436 0114 0B4B     		ldr	r3, .L80+8
 1437 0116 0C4A     		ldr	r2, .L80+12
 1438 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1439 011a 1A70     		strb	r2, [r3]
1287:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1440              		.loc 1 1287 0
 1441 011c 0B4B     		ldr	r3, .L80+16
 1442 011e 0A4A     		ldr	r2, .L80+12
 1443 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1444 0122 1A70     		strb	r2, [r3]
1288:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1445              		.loc 1 1288 0
 1446 0124 0A4B     		ldr	r3, .L80+20
 1447 0126 084A     		ldr	r2, .L80+12
 1448 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1449 012a 1A70     		strb	r2, [r3]
1289:.\Generated_Source\PSoC5/cyPm.c **** 
1290:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1291:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1450              		.loc 1 1291 0
 1451 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1452 012e 1846     		mov	r0, r3
 1453 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1454              	.L72:
1292:.\Generated_Source\PSoC5/cyPm.c **** }
 1455              		.loc 1 1292 0
 1456 0134 1037     		adds	r7, r7, #16
 1457              		.cfi_def_cfa_offset 8
 1458 0136 BD46     		mov	sp, r7
 1459              		.cfi_def_cfa_register 13
 1460              		@ sp needed
 1461 0138 80BD     		pop	{r7, pc}
 1462              	.L81:
 1463 013a 00BF     		.align	2
 1464              	.L80:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 50


 1465 013c 93430040 		.word	1073759123
 1466 0140 83460040 		.word	1073759875
 1467 0144 98430040 		.word	1073759128
 1468 0148 00000000 		.word	cyPmBackup
 1469 014c 99430040 		.word	1073759129
 1470 0150 9A430040 		.word	1073759130
 1471 0154 00420040 		.word	1073758720
 1472              		.cfi_endproc
 1473              	.LFE5:
 1474              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1475              		.section	.text.CyPmReadStatus,"ax",%progbits
 1476              		.align	2
 1477              		.global	CyPmReadStatus
 1478              		.thumb
 1479              		.thumb_func
 1480              		.type	CyPmReadStatus, %function
 1481              	CyPmReadStatus:
 1482              	.LFB6:
1293:.\Generated_Source\PSoC5/cyPm.c **** 
1294:.\Generated_Source\PSoC5/cyPm.c **** 
1295:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1296:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1297:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1298:.\Generated_Source\PSoC5/cyPm.c **** *
1299:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1300:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1301:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1302:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1303:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1304:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1305:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1306:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1307:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1308:.\Generated_Source\PSoC5/cyPm.c **** *
1309:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1310:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1311:.\Generated_Source\PSoC5/cyPm.c **** *
1312:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1313:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1314:.\Generated_Source\PSoC5/cyPm.c **** *
1315:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1316:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1317:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1318:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1319:.\Generated_Source\PSoC5/cyPm.c **** *
1320:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1321:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1322:.\Generated_Source\PSoC5/cyPm.c **** *
1323:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1324:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1325:.\Generated_Source\PSoC5/cyPm.c **** {
 1483              		.loc 1 1325 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 16
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487 0000 80B5     		push	{r7, lr}
 1488              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 51


 1489              		.cfi_offset 7, -8
 1490              		.cfi_offset 14, -4
 1491 0002 84B0     		sub	sp, sp, #16
 1492              		.cfi_def_cfa_offset 24
 1493 0004 00AF     		add	r7, sp, #0
 1494              		.cfi_def_cfa_register 7
 1495 0006 0346     		mov	r3, r0
 1496 0008 FB71     		strb	r3, [r7, #7]
1326:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1327:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1328:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1329:.\Generated_Source\PSoC5/cyPm.c **** 
1330:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1331:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1497              		.loc 1 1331 0
 1498 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1499 000e 0346     		mov	r3, r0
 1500 0010 FB73     		strb	r3, [r7, #15]
1332:.\Generated_Source\PSoC5/cyPm.c **** 
1333:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1334:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1501              		.loc 1 1334 0
 1502 0012 104B     		ldr	r3, .L84
 1503 0014 1B78     		ldrb	r3, [r3]
 1504 0016 DAB2     		uxtb	r2, r3
 1505 0018 0F4B     		ldr	r3, .L84+4
 1506 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1507 001c 1343     		orrs	r3, r3, r2
 1508 001e DAB2     		uxtb	r2, r3
 1509 0020 0D4B     		ldr	r3, .L84+4
 1510 0022 1A70     		strb	r2, [r3]
1335:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1511              		.loc 1 1335 0
 1512 0024 0C4B     		ldr	r3, .L84+4
 1513 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1514 0028 03F00703 		and	r3, r3, #7
 1515 002c BB73     		strb	r3, [r7, #14]
1336:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1516              		.loc 1 1336 0
 1517 002e FB79     		ldrb	r3, [r7, #7]
 1518 0030 DB43     		mvns	r3, r3
 1519 0032 DAB2     		uxtb	r2, r3
 1520 0034 084B     		ldr	r3, .L84+4
 1521 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1522 0038 1340     		ands	r3, r3, r2
 1523 003a DAB2     		uxtb	r2, r3
 1524 003c 064B     		ldr	r3, .L84+4
 1525 003e 1A70     		strb	r2, [r3]
1337:.\Generated_Source\PSoC5/cyPm.c **** 
1338:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1339:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1526              		.loc 1 1339 0
 1527 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1528 0042 1846     		mov	r0, r3
 1529 0044 FFF7FEFF 		bl	CyExitCriticalSection
1340:.\Generated_Source\PSoC5/cyPm.c **** 
1341:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 52


 1530              		.loc 1 1341 0
 1531 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1342:.\Generated_Source\PSoC5/cyPm.c **** }
 1532              		.loc 1 1342 0
 1533 004a 1846     		mov	r0, r3
 1534 004c 1037     		adds	r7, r7, #16
 1535              		.cfi_def_cfa_offset 8
 1536 004e BD46     		mov	sp, r7
 1537              		.cfi_def_cfa_register 13
 1538              		@ sp needed
 1539 0050 80BD     		pop	{r7, pc}
 1540              	.L85:
 1541 0052 00BF     		.align	2
 1542              	.L84:
 1543 0054 90430040 		.word	1073759120
 1544 0058 42000000 		.word	interruptStatus.4852
 1545              		.cfi_endproc
 1546              	.LFE6:
 1547              		.size	CyPmReadStatus, .-CyPmReadStatus
 1548              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1549              		.align	2
 1550              		.thumb
 1551              		.thumb_func
 1552              		.type	CyPmHibSaveSet, %function
 1553              	CyPmHibSaveSet:
 1554              	.LFB7:
1343:.\Generated_Source\PSoC5/cyPm.c **** 
1344:.\Generated_Source\PSoC5/cyPm.c **** 
1345:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1346:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1347:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1348:.\Generated_Source\PSoC5/cyPm.c **** *
1349:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1350:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1351:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1352:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1353:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1354:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1355:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1356:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1357:.\Generated_Source\PSoC5/cyPm.c **** *
1358:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1359:.\Generated_Source\PSoC5/cyPm.c **** *  None
1360:.\Generated_Source\PSoC5/cyPm.c **** *
1361:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1362:.\Generated_Source\PSoC5/cyPm.c **** *  None
1363:.\Generated_Source\PSoC5/cyPm.c **** *
1364:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1365:.\Generated_Source\PSoC5/cyPm.c **** *  No
1366:.\Generated_Source\PSoC5/cyPm.c **** *
1367:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1368:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1369:.\Generated_Source\PSoC5/cyPm.c **** {
 1555              		.loc 1 1369 0
 1556              		.cfi_startproc
 1557              		@ args = 0, pretend = 0, frame = 0
 1558              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 53


 1559 0000 80B5     		push	{r7, lr}
 1560              		.cfi_def_cfa_offset 8
 1561              		.cfi_offset 7, -8
 1562              		.cfi_offset 14, -4
 1563 0002 00AF     		add	r7, sp, #0
 1564              		.cfi_def_cfa_register 7
1370:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1371:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1565              		.loc 1 1371 0
 1566 0004 2D4B     		ldr	r3, .L90
 1567 0006 1B78     		ldrb	r3, [r3]
 1568 0008 DBB2     		uxtb	r3, r3
 1569 000a 03F00403 		and	r3, r3, #4
 1570 000e 002B     		cmp	r3, #0
 1571 0010 07D0     		beq	.L87
1372:.\Generated_Source\PSoC5/cyPm.c ****     {
1373:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1374:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1375:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1376:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1377:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1378:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1379:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1380:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1381:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1382:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1383:.\Generated_Source\PSoC5/cyPm.c **** 
1384:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1385:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1572              		.loc 1 1385 0
 1573 0012 2A4A     		ldr	r2, .L90
 1574 0014 294B     		ldr	r3, .L90
 1575 0016 1B78     		ldrb	r3, [r3]
 1576 0018 DBB2     		uxtb	r3, r3
 1577 001a 23F00403 		bic	r3, r3, #4
 1578 001e DBB2     		uxtb	r3, r3
 1579 0020 1370     		strb	r3, [r2]
 1580              	.L87:
1386:.\Generated_Source\PSoC5/cyPm.c ****     }
1387:.\Generated_Source\PSoC5/cyPm.c **** 
1388:.\Generated_Source\PSoC5/cyPm.c **** 
1389:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1390:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1581              		.loc 1 1390 0
 1582 0022 0120     		movs	r0, #1
 1583 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1584 0028 0346     		mov	r3, r0
 1585 002a 1A46     		mov	r2, r3
 1586 002c 244B     		ldr	r3, .L90+4
 1587 002e 1A70     		strb	r2, [r3]
1391:.\Generated_Source\PSoC5/cyPm.c **** 
1392:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1393:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1588              		.loc 1 1393 0
 1589 0030 244B     		ldr	r3, .L90+8
 1590 0032 1B78     		ldrb	r3, [r3]
 1591 0034 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 54


 1592 0036 03F00203 		and	r3, r3, #2
1394:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1593              		.loc 1 1394 0
 1594 003a 002B     		cmp	r3, #0
 1595 003c 14BF     		ite	ne
 1596 003e 0123     		movne	r3, #1
 1597 0040 0023     		moveq	r3, #0
 1598 0042 DBB2     		uxtb	r3, r3
 1599 0044 1A46     		mov	r2, r3
1393:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1600              		.loc 1 1393 0
 1601 0046 1E4B     		ldr	r3, .L90+4
 1602 0048 5A70     		strb	r2, [r3, #1]
1395:.\Generated_Source\PSoC5/cyPm.c **** 
1396:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1397:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1603              		.loc 1 1397 0
 1604 004a 1E4B     		ldr	r3, .L90+8
 1605 004c 1B78     		ldrb	r3, [r3]
 1606 004e DBB2     		uxtb	r3, r3
 1607 0050 03F00403 		and	r3, r3, #4
1398:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1608              		.loc 1 1398 0
 1609 0054 002B     		cmp	r3, #0
 1610 0056 14BF     		ite	ne
 1611 0058 0123     		movne	r3, #1
 1612 005a 0023     		moveq	r3, #0
 1613 005c DBB2     		uxtb	r3, r3
 1614 005e 1A46     		mov	r2, r3
1397:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1615              		.loc 1 1397 0
 1616 0060 174B     		ldr	r3, .L90+4
 1617 0062 9A70     		strb	r2, [r3, #2]
1399:.\Generated_Source\PSoC5/cyPm.c **** 
1400:.\Generated_Source\PSoC5/cyPm.c **** 
1401:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1402:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1618              		.loc 1 1402 0
 1619 0064 184B     		ldr	r3, .L90+12
 1620 0066 1B78     		ldrb	r3, [r3]
 1621 0068 DBB2     		uxtb	r3, r3
 1622 006a 03F01003 		and	r3, r3, #16
 1623 006e 002B     		cmp	r3, #0
 1624 0070 0BD1     		bne	.L88
1403:.\Generated_Source\PSoC5/cyPm.c ****     {
1404:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1405:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1625              		.loc 1 1405 0
 1626 0072 134B     		ldr	r3, .L90+4
 1627 0074 0022     		movs	r2, #0
 1628 0076 DA70     		strb	r2, [r3, #3]
1406:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1629              		.loc 1 1406 0
 1630 0078 134A     		ldr	r2, .L90+12
 1631 007a 134B     		ldr	r3, .L90+12
 1632 007c 1B78     		ldrb	r3, [r3]
 1633 007e DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 55


 1634 0080 43F01003 		orr	r3, r3, #16
 1635 0084 DBB2     		uxtb	r3, r3
 1636 0086 1370     		strb	r3, [r2]
 1637 0088 02E0     		b	.L89
 1638              	.L88:
1407:.\Generated_Source\PSoC5/cyPm.c ****     }
1408:.\Generated_Source\PSoC5/cyPm.c ****     else
1409:.\Generated_Source\PSoC5/cyPm.c ****     {
1410:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1639              		.loc 1 1410 0
 1640 008a 0D4B     		ldr	r3, .L90+4
 1641 008c 0122     		movs	r2, #1
 1642 008e DA70     		strb	r2, [r3, #3]
 1643              	.L89:
1411:.\Generated_Source\PSoC5/cyPm.c ****     }
1412:.\Generated_Source\PSoC5/cyPm.c **** 
1413:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1414:.\Generated_Source\PSoC5/cyPm.c **** 
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1417:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1418:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1419:.\Generated_Source\PSoC5/cyPm.c **** 
1420:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1421:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1644              		.loc 1 1421 0
 1645 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1422:.\Generated_Source\PSoC5/cyPm.c **** 
1423:.\Generated_Source\PSoC5/cyPm.c **** 
1424:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1425:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1646              		.loc 1 1425 0
 1647 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1426:.\Generated_Source\PSoC5/cyPm.c **** 
1427:.\Generated_Source\PSoC5/cyPm.c **** 
1428:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1429:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1430:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1431:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1648              		.loc 1 1431 0
 1649 0098 0C4B     		ldr	r3, .L90+16
 1650 009a 1B78     		ldrb	r3, [r3]
 1651 009c DAB2     		uxtb	r2, r3
 1652 009e 084B     		ldr	r3, .L90+4
 1653 00a0 DA71     		strb	r2, [r3, #7]
1432:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1654              		.loc 1 1432 0
 1655 00a2 0B4B     		ldr	r3, .L90+20
 1656 00a4 1B78     		ldrb	r3, [r3]
 1657 00a6 DAB2     		uxtb	r2, r3
 1658 00a8 054B     		ldr	r3, .L90+4
 1659 00aa 1A72     		strb	r2, [r3, #8]
1433:.\Generated_Source\PSoC5/cyPm.c **** 
1434:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1660              		.loc 1 1434 0
 1661 00ac 074B     		ldr	r3, .L90+16
 1662 00ae FF22     		movs	r2, #255
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 56


 1663 00b0 1A70     		strb	r2, [r3]
1435:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1664              		.loc 1 1435 0
 1665 00b2 074B     		ldr	r3, .L90+20
 1666 00b4 B022     		movs	r2, #176
 1667 00b6 1A70     		strb	r2, [r3]
1436:.\Generated_Source\PSoC5/cyPm.c **** }
 1668              		.loc 1 1436 0
 1669 00b8 80BD     		pop	{r7, pc}
 1670              	.L91:
 1671 00ba 00BF     		.align	2
 1672              	.L90:
 1673 00bc 31430040 		.word	1073759025
 1674 00c0 00000000 		.word	cyPmBackup
 1675 00c4 00430040 		.word	1073758976
 1676 00c8 83460040 		.word	1073759875
 1677 00cc 85460040 		.word	1073759877
 1678 00d0 86460040 		.word	1073759878
 1679              		.cfi_endproc
 1680              	.LFE7:
 1681              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1682              		.section	.text.CyPmHibRestore,"ax",%progbits
 1683              		.align	2
 1684              		.thumb
 1685              		.thumb_func
 1686              		.type	CyPmHibRestore, %function
 1687              	CyPmHibRestore:
 1688              	.LFB8:
1437:.\Generated_Source\PSoC5/cyPm.c **** 
1438:.\Generated_Source\PSoC5/cyPm.c **** 
1439:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1440:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1441:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1442:.\Generated_Source\PSoC5/cyPm.c **** *
1443:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1444:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1445:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1446:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1447:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1448:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1449:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1450:.\Generated_Source\PSoC5/cyPm.c **** *
1451:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1452:.\Generated_Source\PSoC5/cyPm.c **** *  None
1453:.\Generated_Source\PSoC5/cyPm.c **** *
1454:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1455:.\Generated_Source\PSoC5/cyPm.c **** *  None
1456:.\Generated_Source\PSoC5/cyPm.c **** *
1457:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1458:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1459:.\Generated_Source\PSoC5/cyPm.c **** {
 1689              		.loc 1 1459 0
 1690              		.cfi_startproc
 1691              		@ args = 0, pretend = 0, frame = 0
 1692              		@ frame_needed = 1, uses_anonymous_args = 0
 1693 0000 80B5     		push	{r7, lr}
 1694              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 57


 1695              		.cfi_offset 7, -8
 1696              		.cfi_offset 14, -4
 1697 0002 00AF     		add	r7, sp, #0
 1698              		.cfi_def_cfa_register 7
1460:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1461:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1699              		.loc 1 1461 0
 1700 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1462:.\Generated_Source\PSoC5/cyPm.c **** 
1463:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1464:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1701              		.loc 1 1464 0
 1702 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1465:.\Generated_Source\PSoC5/cyPm.c **** 
1466:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1467:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1703              		.loc 1 1467 0
 1704 000c 124B     		ldr	r3, .L96
 1705 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1706 0010 012B     		cmp	r3, #1
 1707 0012 01D1     		bne	.L93
1468:.\Generated_Source\PSoC5/cyPm.c ****     {
1469:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1470:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1708              		.loc 1 1470 0
 1709 0014 FFF7FEFF 		bl	CyILO_Start1K
 1710              	.L93:
1471:.\Generated_Source\PSoC5/cyPm.c ****     }
1472:.\Generated_Source\PSoC5/cyPm.c **** 
1473:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1474:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1711              		.loc 1 1474 0
 1712 0018 0F4B     		ldr	r3, .L96
 1713 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1714 001c 012B     		cmp	r3, #1
 1715 001e 01D1     		bne	.L94
1475:.\Generated_Source\PSoC5/cyPm.c ****     {
1476:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1477:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1716              		.loc 1 1477 0
 1717 0020 FFF7FEFF 		bl	CyILO_Start100K
 1718              	.L94:
1478:.\Generated_Source\PSoC5/cyPm.c ****     }
1479:.\Generated_Source\PSoC5/cyPm.c **** 
1480:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1481:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1719              		.loc 1 1481 0
 1720 0024 0C4B     		ldr	r3, .L96
 1721 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1722 0028 1846     		mov	r0, r3
 1723 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1482:.\Generated_Source\PSoC5/cyPm.c **** 
1483:.\Generated_Source\PSoC5/cyPm.c **** 
1484:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1724              		.loc 1 1484 0
 1725 002e 0A4B     		ldr	r3, .L96
 1726 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 58


 1727 0032 002B     		cmp	r3, #0
 1728 0034 07D1     		bne	.L95
1485:.\Generated_Source\PSoC5/cyPm.c ****     {
1486:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1487:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1729              		.loc 1 1487 0
 1730 0036 094A     		ldr	r2, .L96+4
 1731 0038 084B     		ldr	r3, .L96+4
 1732 003a 1B78     		ldrb	r3, [r3]
 1733 003c DBB2     		uxtb	r3, r3
 1734 003e 23F01003 		bic	r3, r3, #16
 1735 0042 DBB2     		uxtb	r3, r3
 1736 0044 1370     		strb	r3, [r2]
 1737              	.L95:
1488:.\Generated_Source\PSoC5/cyPm.c ****     }
1489:.\Generated_Source\PSoC5/cyPm.c **** 
1490:.\Generated_Source\PSoC5/cyPm.c **** 
1491:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1492:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1493:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1494:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1738              		.loc 1 1494 0
 1739 0046 064B     		ldr	r3, .L96+8
 1740 0048 034A     		ldr	r2, .L96
 1741 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1742 004c 1A70     		strb	r2, [r3]
1495:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1743              		.loc 1 1495 0
 1744 004e 054B     		ldr	r3, .L96+12
 1745 0050 014A     		ldr	r2, .L96
 1746 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1747 0054 1A70     		strb	r2, [r3]
1496:.\Generated_Source\PSoC5/cyPm.c **** }
 1748              		.loc 1 1496 0
 1749 0056 80BD     		pop	{r7, pc}
 1750              	.L97:
 1751              		.align	2
 1752              	.L96:
 1753 0058 00000000 		.word	cyPmBackup
 1754 005c 83460040 		.word	1073759875
 1755 0060 85460040 		.word	1073759877
 1756 0064 86460040 		.word	1073759878
 1757              		.cfi_endproc
 1758              	.LFE8:
 1759              		.size	CyPmHibRestore, .-CyPmHibRestore
 1760              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1761              		.align	2
 1762              		.global	CyPmCtwSetInterval
 1763              		.thumb
 1764              		.thumb_func
 1765              		.type	CyPmCtwSetInterval, %function
 1766              	CyPmCtwSetInterval:
 1767              	.LFB9:
1497:.\Generated_Source\PSoC5/cyPm.c **** 
1498:.\Generated_Source\PSoC5/cyPm.c **** 
1499:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1500:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 59


1501:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1502:.\Generated_Source\PSoC5/cyPm.c **** *
1503:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1504:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1505:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1506:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1507:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1508:.\Generated_Source\PSoC5/cyPm.c **** *
1509:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1510:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1511:.\Generated_Source\PSoC5/cyPm.c **** *
1512:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1513:.\Generated_Source\PSoC5/cyPm.c **** *  None
1514:.\Generated_Source\PSoC5/cyPm.c **** *
1515:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1516:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1519:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1520:.\Generated_Source\PSoC5/cyPm.c **** {
 1768              		.loc 1 1520 0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 8
 1771              		@ frame_needed = 1, uses_anonymous_args = 0
 1772 0000 80B5     		push	{r7, lr}
 1773              		.cfi_def_cfa_offset 8
 1774              		.cfi_offset 7, -8
 1775              		.cfi_offset 14, -4
 1776 0002 82B0     		sub	sp, sp, #8
 1777              		.cfi_def_cfa_offset 16
 1778 0004 00AF     		add	r7, sp, #0
 1779              		.cfi_def_cfa_register 7
 1780 0006 0346     		mov	r3, r0
 1781 0008 FB71     		strb	r3, [r7, #7]
1521:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1522:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1782              		.loc 1 1522 0
 1783 000a 1F4A     		ldr	r2, .L103
 1784 000c 1E4B     		ldr	r3, .L103
 1785 000e 1B78     		ldrb	r3, [r3]
 1786 0010 DBB2     		uxtb	r3, r3
 1787 0012 23F00803 		bic	r3, r3, #8
 1788 0016 DBB2     		uxtb	r3, r3
 1789 0018 1370     		strb	r3, [r2]
1523:.\Generated_Source\PSoC5/cyPm.c **** 
1524:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1525:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1790              		.loc 1 1525 0
 1791 001a FFF7FEFF 		bl	CyILO_Start1K
1526:.\Generated_Source\PSoC5/cyPm.c **** 
1527:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1528:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1792              		.loc 1 1528 0
 1793 001e 1A4B     		ldr	r3, .L103
 1794 0020 1B78     		ldrb	r3, [r3]
 1795 0022 DBB2     		uxtb	r3, r3
 1796 0024 03F00403 		and	r3, r3, #4
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 60


 1797 0028 002B     		cmp	r3, #0
 1798 002a 19D0     		beq	.L99
1529:.\Generated_Source\PSoC5/cyPm.c ****     {
1530:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1531:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1799              		.loc 1 1531 0
 1800 002c 174B     		ldr	r3, .L103+4
 1801 002e 1B78     		ldrb	r3, [r3]
 1802 0030 DBB2     		uxtb	r3, r3
 1803 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1804 0034 9A42     		cmp	r2, r3
 1805 0036 24D0     		beq	.L98
1532:.\Generated_Source\PSoC5/cyPm.c ****         {
1533:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1534:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1806              		.loc 1 1534 0
 1807 0038 134A     		ldr	r2, .L103
 1808 003a 134B     		ldr	r3, .L103
 1809 003c 1B78     		ldrb	r3, [r3]
 1810 003e DBB2     		uxtb	r3, r3
 1811 0040 23F00403 		bic	r3, r3, #4
 1812 0044 DBB2     		uxtb	r3, r3
 1813 0046 1370     		strb	r3, [r2]
1535:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1814              		.loc 1 1535 0
 1815 0048 104A     		ldr	r2, .L103+4
 1816 004a FB79     		ldrb	r3, [r7, #7]
 1817 004c 1370     		strb	r3, [r2]
1536:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1818              		.loc 1 1536 0
 1819 004e 0E4A     		ldr	r2, .L103
 1820 0050 0D4B     		ldr	r3, .L103
 1821 0052 1B78     		ldrb	r3, [r3]
 1822 0054 DBB2     		uxtb	r3, r3
 1823 0056 43F00403 		orr	r3, r3, #4
 1824 005a DBB2     		uxtb	r3, r3
 1825 005c 1370     		strb	r3, [r2]
 1826 005e 10E0     		b	.L98
 1827              	.L99:
1537:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1538:.\Generated_Source\PSoC5/cyPm.c ****     }
1539:.\Generated_Source\PSoC5/cyPm.c ****     else
1540:.\Generated_Source\PSoC5/cyPm.c ****     {
1541:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1542:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1828              		.loc 1 1542 0
 1829 0060 0A4B     		ldr	r3, .L103+4
 1830 0062 1B78     		ldrb	r3, [r3]
 1831 0064 DBB2     		uxtb	r3, r3
 1832 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1833 0068 9A42     		cmp	r2, r3
 1834 006a 02D0     		beq	.L102
1543:.\Generated_Source\PSoC5/cyPm.c ****         {
1544:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1545:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1835              		.loc 1 1545 0
 1836 006c 074A     		ldr	r2, .L103+4
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 61


 1837 006e FB79     		ldrb	r3, [r7, #7]
 1838 0070 1370     		strb	r3, [r2]
 1839              	.L102:
1546:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1547:.\Generated_Source\PSoC5/cyPm.c **** 
1548:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1549:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1840              		.loc 1 1549 0
 1841 0072 054A     		ldr	r2, .L103
 1842 0074 044B     		ldr	r3, .L103
 1843 0076 1B78     		ldrb	r3, [r3]
 1844 0078 DBB2     		uxtb	r3, r3
 1845 007a 43F00403 		orr	r3, r3, #4
 1846 007e DBB2     		uxtb	r3, r3
 1847 0080 1370     		strb	r3, [r2]
 1848              	.L98:
1550:.\Generated_Source\PSoC5/cyPm.c ****     }
1551:.\Generated_Source\PSoC5/cyPm.c **** }
 1849              		.loc 1 1551 0
 1850 0082 0837     		adds	r7, r7, #8
 1851              		.cfi_def_cfa_offset 8
 1852 0084 BD46     		mov	sp, r7
 1853              		.cfi_def_cfa_register 13
 1854              		@ sp needed
 1855 0086 80BD     		pop	{r7, pc}
 1856              	.L104:
 1857              		.align	2
 1858              	.L103:
 1859 0088 82430040 		.word	1073759106
 1860 008c 81430040 		.word	1073759105
 1861              		.cfi_endproc
 1862              	.LFE9:
 1863              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1864              		.section	.text.CyPmOppsSet,"ax",%progbits
 1865              		.align	2
 1866              		.global	CyPmOppsSet
 1867              		.thumb
 1868              		.thumb_func
 1869              		.type	CyPmOppsSet, %function
 1870              	CyPmOppsSet:
 1871              	.LFB10:
1552:.\Generated_Source\PSoC5/cyPm.c **** 
1553:.\Generated_Source\PSoC5/cyPm.c **** 
1554:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1555:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1556:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1557:.\Generated_Source\PSoC5/cyPm.c **** *
1558:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1559:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1560:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1561:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1562:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1563:.\Generated_Source\PSoC5/cyPm.c **** *
1564:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1565:.\Generated_Source\PSoC5/cyPm.c **** *  None
1566:.\Generated_Source\PSoC5/cyPm.c **** *
1567:.\Generated_Source\PSoC5/cyPm.c **** * Return:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 62


1568:.\Generated_Source\PSoC5/cyPm.c **** *  None
1569:.\Generated_Source\PSoC5/cyPm.c **** *
1570:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1571:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1572:.\Generated_Source\PSoC5/cyPm.c **** {
 1872              		.loc 1 1572 0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 0
 1875              		@ frame_needed = 1, uses_anonymous_args = 0
 1876 0000 80B5     		push	{r7, lr}
 1877              		.cfi_def_cfa_offset 8
 1878              		.cfi_offset 7, -8
 1879              		.cfi_offset 14, -4
 1880 0002 00AF     		add	r7, sp, #0
 1881              		.cfi_def_cfa_register 7
1573:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1574:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1882              		.loc 1 1574 0
 1883 0004 0C4B     		ldr	r3, .L107
 1884 0006 1B78     		ldrb	r3, [r3]
 1885 0008 DBB2     		uxtb	r3, r3
 1886 000a 03F00103 		and	r3, r3, #1
 1887 000e 002B     		cmp	r3, #0
 1888 0010 01D1     		bne	.L106
1575:.\Generated_Source\PSoC5/cyPm.c ****     {
1576:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1577:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1889              		.loc 1 1577 0
 1890 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1891              	.L106:
1578:.\Generated_Source\PSoC5/cyPm.c ****     }
1579:.\Generated_Source\PSoC5/cyPm.c **** 
1580:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1581:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1892              		.loc 1 1581 0
 1893 0016 094A     		ldr	r2, .L107+4
 1894 0018 084B     		ldr	r3, .L107+4
 1895 001a 1B78     		ldrb	r3, [r3]
 1896 001c DBB2     		uxtb	r3, r3
 1897 001e 23F02003 		bic	r3, r3, #32
 1898 0022 DBB2     		uxtb	r3, r3
 1899 0024 1370     		strb	r3, [r2]
1582:.\Generated_Source\PSoC5/cyPm.c **** 
1583:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1584:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1900              		.loc 1 1584 0
 1901 0026 054A     		ldr	r2, .L107+4
 1902 0028 044B     		ldr	r3, .L107+4
 1903 002a 1B78     		ldrb	r3, [r3]
 1904 002c DBB2     		uxtb	r3, r3
 1905 002e 43F01003 		orr	r3, r3, #16
 1906 0032 DBB2     		uxtb	r3, r3
 1907 0034 1370     		strb	r3, [r2]
1585:.\Generated_Source\PSoC5/cyPm.c **** }
 1908              		.loc 1 1585 0
 1909 0036 80BD     		pop	{r7, pc}
 1910              	.L108:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 63


 1911              		.align	2
 1912              	.L107:
 1913 0038 08430040 		.word	1073758984
 1914 003c 82430040 		.word	1073759106
 1915              		.cfi_endproc
 1916              	.LFE10:
 1917              		.size	CyPmOppsSet, .-CyPmOppsSet
 1918              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1919              		.align	2
 1920              		.global	CyPmFtwSetInterval
 1921              		.thumb
 1922              		.thumb_func
 1923              		.type	CyPmFtwSetInterval, %function
 1924              	CyPmFtwSetInterval:
 1925              	.LFB11:
1586:.\Generated_Source\PSoC5/cyPm.c **** 
1587:.\Generated_Source\PSoC5/cyPm.c **** 
1588:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1589:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1590:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1591:.\Generated_Source\PSoC5/cyPm.c **** *
1592:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1593:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1594:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1595:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1596:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1597:.\Generated_Source\PSoC5/cyPm.c **** *
1598:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1599:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1600:.\Generated_Source\PSoC5/cyPm.c **** *
1601:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1602:.\Generated_Source\PSoC5/cyPm.c **** *  None
1603:.\Generated_Source\PSoC5/cyPm.c **** *
1604:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1605:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1606:.\Generated_Source\PSoC5/cyPm.c **** *
1607:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1608:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1609:.\Generated_Source\PSoC5/cyPm.c **** {
 1926              		.loc 1 1609 0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 8
 1929              		@ frame_needed = 1, uses_anonymous_args = 0
 1930 0000 80B5     		push	{r7, lr}
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 7, -8
 1933              		.cfi_offset 14, -4
 1934 0002 82B0     		sub	sp, sp, #8
 1935              		.cfi_def_cfa_offset 16
 1936 0004 00AF     		add	r7, sp, #0
 1937              		.cfi_def_cfa_register 7
 1938 0006 0346     		mov	r3, r0
 1939 0008 FB71     		strb	r3, [r7, #7]
1610:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1611:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1940              		.loc 1 1611 0
 1941 000a 1F4A     		ldr	r2, .L114
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 64


 1942 000c 1E4B     		ldr	r3, .L114
 1943 000e 1B78     		ldrb	r3, [r3]
 1944 0010 DBB2     		uxtb	r3, r3
 1945 0012 23F00203 		bic	r3, r3, #2
 1946 0016 DBB2     		uxtb	r3, r3
 1947 0018 1370     		strb	r3, [r2]
1612:.\Generated_Source\PSoC5/cyPm.c **** 
1613:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1614:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1948              		.loc 1 1614 0
 1949 001a FFF7FEFF 		bl	CyILO_Start100K
1615:.\Generated_Source\PSoC5/cyPm.c **** 
1616:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1617:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1950              		.loc 1 1617 0
 1951 001e 1A4B     		ldr	r3, .L114
 1952 0020 1B78     		ldrb	r3, [r3]
 1953 0022 DBB2     		uxtb	r3, r3
 1954 0024 03F00103 		and	r3, r3, #1
 1955 0028 002B     		cmp	r3, #0
 1956 002a 19D0     		beq	.L110
1618:.\Generated_Source\PSoC5/cyPm.c ****     {
1619:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1620:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1957              		.loc 1 1620 0
 1958 002c 174B     		ldr	r3, .L114+4
 1959 002e 1B78     		ldrb	r3, [r3]
 1960 0030 DBB2     		uxtb	r3, r3
 1961 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1962 0034 9A42     		cmp	r2, r3
 1963 0036 24D0     		beq	.L109
1621:.\Generated_Source\PSoC5/cyPm.c ****         {
1622:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1623:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1964              		.loc 1 1623 0
 1965 0038 134A     		ldr	r2, .L114
 1966 003a 134B     		ldr	r3, .L114
 1967 003c 1B78     		ldrb	r3, [r3]
 1968 003e DBB2     		uxtb	r3, r3
 1969 0040 23F00103 		bic	r3, r3, #1
 1970 0044 DBB2     		uxtb	r3, r3
 1971 0046 1370     		strb	r3, [r2]
1624:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1972              		.loc 1 1624 0
 1973 0048 104A     		ldr	r2, .L114+4
 1974 004a FB79     		ldrb	r3, [r7, #7]
 1975 004c 1370     		strb	r3, [r2]
1625:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1976              		.loc 1 1625 0
 1977 004e 0E4A     		ldr	r2, .L114
 1978 0050 0D4B     		ldr	r3, .L114
 1979 0052 1B78     		ldrb	r3, [r3]
 1980 0054 DBB2     		uxtb	r3, r3
 1981 0056 43F00103 		orr	r3, r3, #1
 1982 005a DBB2     		uxtb	r3, r3
 1983 005c 1370     		strb	r3, [r2]
 1984 005e 10E0     		b	.L109
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 65


 1985              	.L110:
1626:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1627:.\Generated_Source\PSoC5/cyPm.c ****     }
1628:.\Generated_Source\PSoC5/cyPm.c ****     else
1629:.\Generated_Source\PSoC5/cyPm.c ****     {
1630:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1631:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1986              		.loc 1 1631 0
 1987 0060 0A4B     		ldr	r3, .L114+4
 1988 0062 1B78     		ldrb	r3, [r3]
 1989 0064 DBB2     		uxtb	r3, r3
 1990 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1991 0068 9A42     		cmp	r2, r3
 1992 006a 02D0     		beq	.L113
1632:.\Generated_Source\PSoC5/cyPm.c ****         {
1633:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1634:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1993              		.loc 1 1634 0
 1994 006c 074A     		ldr	r2, .L114+4
 1995 006e FB79     		ldrb	r3, [r7, #7]
 1996 0070 1370     		strb	r3, [r2]
 1997              	.L113:
1635:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1636:.\Generated_Source\PSoC5/cyPm.c **** 
1637:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1638:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1998              		.loc 1 1638 0
 1999 0072 054A     		ldr	r2, .L114
 2000 0074 044B     		ldr	r3, .L114
 2001 0076 1B78     		ldrb	r3, [r3]
 2002 0078 DBB2     		uxtb	r3, r3
 2003 007a 43F00103 		orr	r3, r3, #1
 2004 007e DBB2     		uxtb	r3, r3
 2005 0080 1370     		strb	r3, [r2]
 2006              	.L109:
1639:.\Generated_Source\PSoC5/cyPm.c ****     }
1640:.\Generated_Source\PSoC5/cyPm.c **** }
 2007              		.loc 1 1640 0
 2008 0082 0837     		adds	r7, r7, #8
 2009              		.cfi_def_cfa_offset 8
 2010 0084 BD46     		mov	sp, r7
 2011              		.cfi_def_cfa_register 13
 2012              		@ sp needed
 2013 0086 80BD     		pop	{r7, pc}
 2014              	.L115:
 2015              		.align	2
 2016              	.L114:
 2017 0088 82430040 		.word	1073759106
 2018 008c 80430040 		.word	1073759104
 2019              		.cfi_endproc
 2020              	.LFE11:
 2021              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2022              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2023              		.align	2
 2024              		.thumb
 2025              		.thumb_func
 2026              		.type	CyPmHibSlpSaveSet, %function
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 66


 2027              	CyPmHibSlpSaveSet:
 2028              	.LFB12:
1641:.\Generated_Source\PSoC5/cyPm.c **** 
1642:.\Generated_Source\PSoC5/cyPm.c **** 
1643:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1644:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1645:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1646:.\Generated_Source\PSoC5/cyPm.c **** *
1647:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1648:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1649:.\Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1650:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1651:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1652:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1653:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1654:.\Generated_Source\PSoC5/cyPm.c **** *
1655:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1656:.\Generated_Source\PSoC5/cyPm.c **** *  None
1657:.\Generated_Source\PSoC5/cyPm.c **** *
1658:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1659:.\Generated_Source\PSoC5/cyPm.c **** *  None
1660:.\Generated_Source\PSoC5/cyPm.c **** *
1661:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1662:.\Generated_Source\PSoC5/cyPm.c **** *  No
1663:.\Generated_Source\PSoC5/cyPm.c **** *
1664:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1665:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1666:.\Generated_Source\PSoC5/cyPm.c **** {
 2029              		.loc 1 1666 0
 2030              		.cfi_startproc
 2031              		@ args = 0, pretend = 0, frame = 0
 2032              		@ frame_needed = 1, uses_anonymous_args = 0
 2033              		@ link register save eliminated.
 2034 0000 80B4     		push	{r7}
 2035              		.cfi_def_cfa_offset 4
 2036              		.cfi_offset 7, -4
 2037 0002 00AF     		add	r7, sp, #0
 2038              		.cfi_def_cfa_register 7
1667:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1668:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2039              		.loc 1 1668 0
 2040 0004 804B     		ldr	r3, .L119
 2041 0006 1B78     		ldrb	r3, [r3]
 2042 0008 DAB2     		uxtb	r2, r3
 2043 000a 804B     		ldr	r3, .L119+4
 2044 000c 5A72     		strb	r2, [r3, #9]
1669:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2045              		.loc 1 1669 0
 2046 000e 804B     		ldr	r3, .L119+8
 2047 0010 1B78     		ldrb	r3, [r3]
 2048 0012 DAB2     		uxtb	r2, r3
 2049 0014 7D4B     		ldr	r3, .L119+4
 2050 0016 9A72     		strb	r2, [r3, #10]
1670:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2051              		.loc 1 1670 0
 2052 0018 7E4B     		ldr	r3, .L119+12
 2053 001a 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 67


 2054 001c DAB2     		uxtb	r2, r3
 2055 001e 7B4B     		ldr	r3, .L119+4
 2056 0020 DA72     		strb	r2, [r3, #11]
1671:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2057              		.loc 1 1671 0
 2058 0022 7D4B     		ldr	r3, .L119+16
 2059 0024 1B78     		ldrb	r3, [r3]
 2060 0026 DAB2     		uxtb	r2, r3
 2061 0028 784B     		ldr	r3, .L119+4
 2062 002a 1A73     		strb	r2, [r3, #12]
1672:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2063              		.loc 1 1672 0
 2064 002c 7B4B     		ldr	r3, .L119+20
 2065 002e 1B78     		ldrb	r3, [r3]
 2066 0030 DAB2     		uxtb	r2, r3
 2067 0032 764B     		ldr	r3, .L119+4
 2068 0034 5A73     		strb	r2, [r3, #13]
1673:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2069              		.loc 1 1673 0
 2070 0036 7A4B     		ldr	r3, .L119+24
 2071 0038 1B78     		ldrb	r3, [r3]
 2072 003a DAB2     		uxtb	r2, r3
 2073 003c 734B     		ldr	r3, .L119+4
 2074 003e 9A73     		strb	r2, [r3, #14]
1674:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2075              		.loc 1 1674 0
 2076 0040 784B     		ldr	r3, .L119+28
 2077 0042 1B78     		ldrb	r3, [r3]
 2078 0044 DAB2     		uxtb	r2, r3
 2079 0046 714B     		ldr	r3, .L119+4
 2080 0048 DA73     		strb	r2, [r3, #15]
1675:.\Generated_Source\PSoC5/cyPm.c **** 
1676:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2081              		.loc 1 1676 0
 2082 004a 774B     		ldr	r3, .L119+32
 2083 004c 1B78     		ldrb	r3, [r3]
 2084 004e DAB2     		uxtb	r2, r3
 2085 0050 6E4B     		ldr	r3, .L119+4
 2086 0052 1A74     		strb	r2, [r3, #16]
1677:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2087              		.loc 1 1677 0
 2088 0054 754B     		ldr	r3, .L119+36
 2089 0056 1B78     		ldrb	r3, [r3]
 2090 0058 DAB2     		uxtb	r2, r3
 2091 005a 6C4B     		ldr	r3, .L119+4
 2092 005c 5A74     		strb	r2, [r3, #17]
1678:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2093              		.loc 1 1678 0
 2094 005e 744B     		ldr	r3, .L119+40
 2095 0060 1B78     		ldrb	r3, [r3]
 2096 0062 DAB2     		uxtb	r2, r3
 2097 0064 694B     		ldr	r3, .L119+4
 2098 0066 9A74     		strb	r2, [r3, #18]
1679:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2099              		.loc 1 1679 0
 2100 0068 724B     		ldr	r3, .L119+44
 2101 006a 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 68


 2102 006c DAB2     		uxtb	r2, r3
 2103 006e 674B     		ldr	r3, .L119+4
 2104 0070 DA74     		strb	r2, [r3, #19]
1680:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2105              		.loc 1 1680 0
 2106 0072 714B     		ldr	r3, .L119+48
 2107 0074 1B78     		ldrb	r3, [r3]
 2108 0076 DAB2     		uxtb	r2, r3
 2109 0078 644B     		ldr	r3, .L119+4
 2110 007a 1A75     		strb	r2, [r3, #20]
1681:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2111              		.loc 1 1681 0
 2112 007c 6F4B     		ldr	r3, .L119+52
 2113 007e 1B78     		ldrb	r3, [r3]
 2114 0080 DAB2     		uxtb	r2, r3
 2115 0082 624B     		ldr	r3, .L119+4
 2116 0084 5A75     		strb	r2, [r3, #21]
1682:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2117              		.loc 1 1682 0
 2118 0086 6E4B     		ldr	r3, .L119+56
 2119 0088 1B78     		ldrb	r3, [r3]
 2120 008a DAB2     		uxtb	r2, r3
 2121 008c 5F4B     		ldr	r3, .L119+4
 2122 008e 9A75     		strb	r2, [r3, #22]
1683:.\Generated_Source\PSoC5/cyPm.c **** 
1684:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2123              		.loc 1 1684 0
 2124 0090 6C4B     		ldr	r3, .L119+60
 2125 0092 1B78     		ldrb	r3, [r3]
 2126 0094 DAB2     		uxtb	r2, r3
 2127 0096 5D4B     		ldr	r3, .L119+4
 2128 0098 DA75     		strb	r2, [r3, #23]
1685:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2129              		.loc 1 1685 0
 2130 009a 6B4B     		ldr	r3, .L119+64
 2131 009c 1B78     		ldrb	r3, [r3]
 2132 009e DAB2     		uxtb	r2, r3
 2133 00a0 5A4B     		ldr	r3, .L119+4
 2134 00a2 1A76     		strb	r2, [r3, #24]
1686:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2135              		.loc 1 1686 0
 2136 00a4 694B     		ldr	r3, .L119+68
 2137 00a6 1B78     		ldrb	r3, [r3]
 2138 00a8 DAB2     		uxtb	r2, r3
 2139 00aa 584B     		ldr	r3, .L119+4
 2140 00ac 5A76     		strb	r2, [r3, #25]
1687:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2141              		.loc 1 1687 0
 2142 00ae 684B     		ldr	r3, .L119+72
 2143 00b0 1B78     		ldrb	r3, [r3]
 2144 00b2 DAB2     		uxtb	r2, r3
 2145 00b4 554B     		ldr	r3, .L119+4
 2146 00b6 9A76     		strb	r2, [r3, #26]
1688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2147              		.loc 1 1688 0
 2148 00b8 664B     		ldr	r3, .L119+76
 2149 00ba 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 69


 2150 00bc DAB2     		uxtb	r2, r3
 2151 00be 534B     		ldr	r3, .L119+4
 2152 00c0 DA76     		strb	r2, [r3, #27]
1689:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2153              		.loc 1 1689 0
 2154 00c2 654B     		ldr	r3, .L119+80
 2155 00c4 1B78     		ldrb	r3, [r3]
 2156 00c6 DAB2     		uxtb	r2, r3
 2157 00c8 504B     		ldr	r3, .L119+4
 2158 00ca 1A77     		strb	r2, [r3, #28]
1690:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2159              		.loc 1 1690 0
 2160 00cc 634B     		ldr	r3, .L119+84
 2161 00ce 1B78     		ldrb	r3, [r3]
 2162 00d0 DAB2     		uxtb	r2, r3
 2163 00d2 4E4B     		ldr	r3, .L119+4
 2164 00d4 5A77     		strb	r2, [r3, #29]
1691:.\Generated_Source\PSoC5/cyPm.c **** 
1692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2165              		.loc 1 1692 0
 2166 00d6 624B     		ldr	r3, .L119+88
 2167 00d8 1B78     		ldrb	r3, [r3]
 2168 00da DAB2     		uxtb	r2, r3
 2169 00dc 4B4B     		ldr	r3, .L119+4
 2170 00de 9A77     		strb	r2, [r3, #30]
1693:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2171              		.loc 1 1693 0
 2172 00e0 604B     		ldr	r3, .L119+92
 2173 00e2 1B78     		ldrb	r3, [r3]
 2174 00e4 DAB2     		uxtb	r2, r3
 2175 00e6 494B     		ldr	r3, .L119+4
 2176 00e8 DA77     		strb	r2, [r3, #31]
1694:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2177              		.loc 1 1694 0
 2178 00ea 5F4B     		ldr	r3, .L119+96
 2179 00ec 1B78     		ldrb	r3, [r3]
 2180 00ee DAB2     		uxtb	r2, r3
 2181 00f0 464B     		ldr	r3, .L119+4
 2182 00f2 83F82020 		strb	r2, [r3, #32]
1695:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2183              		.loc 1 1695 0
 2184 00f6 5D4B     		ldr	r3, .L119+100
 2185 00f8 1B78     		ldrb	r3, [r3]
 2186 00fa DAB2     		uxtb	r2, r3
 2187 00fc 434B     		ldr	r3, .L119+4
 2188 00fe 83F82120 		strb	r2, [r3, #33]
1696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2189              		.loc 1 1696 0
 2190 0102 5B4B     		ldr	r3, .L119+104
 2191 0104 1B78     		ldrb	r3, [r3]
 2192 0106 DAB2     		uxtb	r2, r3
 2193 0108 404B     		ldr	r3, .L119+4
 2194 010a 83F82220 		strb	r2, [r3, #34]
1697:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2195              		.loc 1 1697 0
 2196 010e 594B     		ldr	r3, .L119+108
 2197 0110 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 70


 2198 0112 DAB2     		uxtb	r2, r3
 2199 0114 3D4B     		ldr	r3, .L119+4
 2200 0116 83F82320 		strb	r2, [r3, #35]
1698:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2201              		.loc 1 1698 0
 2202 011a 574B     		ldr	r3, .L119+112
 2203 011c 1B78     		ldrb	r3, [r3]
 2204 011e DAB2     		uxtb	r2, r3
 2205 0120 3A4B     		ldr	r3, .L119+4
 2206 0122 83F82420 		strb	r2, [r3, #36]
1699:.\Generated_Source\PSoC5/cyPm.c **** 
1700:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2207              		.loc 1 1700 0
 2208 0126 384B     		ldr	r3, .L119
 2209 0128 0022     		movs	r2, #0
 2210 012a 1A70     		strb	r2, [r3]
1701:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2211              		.loc 1 1701 0
 2212 012c 384B     		ldr	r3, .L119+8
 2213 012e 0022     		movs	r2, #0
 2214 0130 1A70     		strb	r2, [r3]
1702:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2215              		.loc 1 1702 0
 2216 0132 384B     		ldr	r3, .L119+12
 2217 0134 0022     		movs	r2, #0
 2218 0136 1A70     		strb	r2, [r3]
1703:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2219              		.loc 1 1703 0
 2220 0138 374B     		ldr	r3, .L119+16
 2221 013a 0022     		movs	r2, #0
 2222 013c 1A70     		strb	r2, [r3]
1704:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2223              		.loc 1 1704 0
 2224 013e 374B     		ldr	r3, .L119+20
 2225 0140 0022     		movs	r2, #0
 2226 0142 1A70     		strb	r2, [r3]
1705:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2227              		.loc 1 1705 0
 2228 0144 364B     		ldr	r3, .L119+24
 2229 0146 0022     		movs	r2, #0
 2230 0148 1A70     		strb	r2, [r3]
1706:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2231              		.loc 1 1706 0
 2232 014a 364B     		ldr	r3, .L119+28
 2233 014c 0022     		movs	r2, #0
 2234 014e 1A70     		strb	r2, [r3]
1707:.\Generated_Source\PSoC5/cyPm.c **** 
1708:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2235              		.loc 1 1708 0
 2236 0150 354B     		ldr	r3, .L119+32
 2237 0152 0022     		movs	r2, #0
 2238 0154 1A70     		strb	r2, [r3]
1709:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2239              		.loc 1 1709 0
 2240 0156 354B     		ldr	r3, .L119+36
 2241 0158 0022     		movs	r2, #0
 2242 015a 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 71


1710:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2243              		.loc 1 1710 0
 2244 015c 344B     		ldr	r3, .L119+40
 2245 015e 0022     		movs	r2, #0
 2246 0160 1A70     		strb	r2, [r3]
1711:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2247              		.loc 1 1711 0
 2248 0162 344B     		ldr	r3, .L119+44
 2249 0164 0022     		movs	r2, #0
 2250 0166 1A70     		strb	r2, [r3]
1712:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2251              		.loc 1 1712 0
 2252 0168 334B     		ldr	r3, .L119+48
 2253 016a 0022     		movs	r2, #0
 2254 016c 1A70     		strb	r2, [r3]
1713:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2255              		.loc 1 1713 0
 2256 016e 334B     		ldr	r3, .L119+52
 2257 0170 0022     		movs	r2, #0
 2258 0172 1A70     		strb	r2, [r3]
1714:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2259              		.loc 1 1714 0
 2260 0174 324B     		ldr	r3, .L119+56
 2261 0176 0022     		movs	r2, #0
 2262 0178 1A70     		strb	r2, [r3]
1715:.\Generated_Source\PSoC5/cyPm.c **** 
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2263              		.loc 1 1716 0
 2264 017a 324B     		ldr	r3, .L119+60
 2265 017c 0022     		movs	r2, #0
 2266 017e 1A70     		strb	r2, [r3]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2267              		.loc 1 1717 0
 2268 0180 314B     		ldr	r3, .L119+64
 2269 0182 0022     		movs	r2, #0
 2270 0184 1A70     		strb	r2, [r3]
1718:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2271              		.loc 1 1718 0
 2272 0186 314B     		ldr	r3, .L119+68
 2273 0188 0022     		movs	r2, #0
 2274 018a 1A70     		strb	r2, [r3]
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2275              		.loc 1 1719 0
 2276 018c 304B     		ldr	r3, .L119+72
 2277 018e 0022     		movs	r2, #0
 2278 0190 1A70     		strb	r2, [r3]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2279              		.loc 1 1720 0
 2280 0192 304B     		ldr	r3, .L119+76
 2281 0194 0022     		movs	r2, #0
 2282 0196 1A70     		strb	r2, [r3]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2283              		.loc 1 1721 0
 2284 0198 2F4B     		ldr	r3, .L119+80
 2285 019a 0022     		movs	r2, #0
 2286 019c 1A70     		strb	r2, [r3]
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 72


 2287              		.loc 1 1722 0
 2288 019e 2F4B     		ldr	r3, .L119+84
 2289 01a0 0022     		movs	r2, #0
 2290 01a2 1A70     		strb	r2, [r3]
1723:.\Generated_Source\PSoC5/cyPm.c **** 
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2291              		.loc 1 1724 0
 2292 01a4 2E4B     		ldr	r3, .L119+88
 2293 01a6 0022     		movs	r2, #0
 2294 01a8 1A70     		strb	r2, [r3]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2295              		.loc 1 1725 0
 2296 01aa 2E4B     		ldr	r3, .L119+92
 2297 01ac 0022     		movs	r2, #0
 2298 01ae 1A70     		strb	r2, [r3]
1726:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2299              		.loc 1 1726 0
 2300 01b0 2D4B     		ldr	r3, .L119+96
 2301 01b2 0022     		movs	r2, #0
 2302 01b4 1A70     		strb	r2, [r3]
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2303              		.loc 1 1727 0
 2304 01b6 2D4B     		ldr	r3, .L119+100
 2305 01b8 0022     		movs	r2, #0
 2306 01ba 1A70     		strb	r2, [r3]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2307              		.loc 1 1728 0
 2308 01bc 2C4B     		ldr	r3, .L119+104
 2309 01be 0022     		movs	r2, #0
 2310 01c0 1A70     		strb	r2, [r3]
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2311              		.loc 1 1729 0
 2312 01c2 2C4B     		ldr	r3, .L119+108
 2313 01c4 0022     		movs	r2, #0
 2314 01c6 1A70     		strb	r2, [r3]
1730:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2315              		.loc 1 1730 0
 2316 01c8 2B4B     		ldr	r3, .L119+112
 2317 01ca 0022     		movs	r2, #0
 2318 01cc 1A70     		strb	r2, [r3]
1731:.\Generated_Source\PSoC5/cyPm.c **** 
1732:.\Generated_Source\PSoC5/cyPm.c **** 
1733:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1734:.\Generated_Source\PSoC5/cyPm.c **** 
1735:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1736:.\Generated_Source\PSoC5/cyPm.c **** 
1737:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1738:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1739:.\Generated_Source\PSoC5/cyPm.c ****         {
1740:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1741:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1742:.\Generated_Source\PSoC5/cyPm.c **** 
1743:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1744:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1745:.\Generated_Source\PSoC5/cyPm.c **** 
1746:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1747:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 73


1748:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1749:.\Generated_Source\PSoC5/cyPm.c **** 
1750:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1751:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1752:.\Generated_Source\PSoC5/cyPm.c ****         }
1753:.\Generated_Source\PSoC5/cyPm.c ****         else
1754:.\Generated_Source\PSoC5/cyPm.c ****         {
1755:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1756:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1757:.\Generated_Source\PSoC5/cyPm.c ****         }
1758:.\Generated_Source\PSoC5/cyPm.c **** 
1759:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1760:.\Generated_Source\PSoC5/cyPm.c **** 
1761:.\Generated_Source\PSoC5/cyPm.c **** 
1762:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1763:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1764:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1765:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1766:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2319              		.loc 1 1766 0
 2320 01ce 2B4B     		ldr	r3, .L119+116
 2321 01d0 1B78     		ldrb	r3, [r3]
 2322 01d2 DBB2     		uxtb	r3, r3
 2323 01d4 03F00803 		and	r3, r3, #8
 2324 01d8 002B     		cmp	r3, #0
 2325 01da 0CD0     		beq	.L117
1767:.\Generated_Source\PSoC5/cyPm.c ****     {
1768:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2326              		.loc 1 1768 0
 2327 01dc 0B4B     		ldr	r3, .L119+4
 2328 01de 0122     		movs	r2, #1
 2329 01e0 83F82E20 		strb	r2, [r3, #46]
1769:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2330              		.loc 1 1769 0
 2331 01e4 254A     		ldr	r2, .L119+116
 2332 01e6 254B     		ldr	r3, .L119+116
 2333 01e8 1B78     		ldrb	r3, [r3]
 2334 01ea DBB2     		uxtb	r3, r3
 2335 01ec 23F00803 		bic	r3, r3, #8
 2336 01f0 DBB2     		uxtb	r3, r3
 2337 01f2 1370     		strb	r3, [r2]
 2338 01f4 03E0     		b	.L116
 2339              	.L117:
1770:.\Generated_Source\PSoC5/cyPm.c ****     }
1771:.\Generated_Source\PSoC5/cyPm.c ****     else
1772:.\Generated_Source\PSoC5/cyPm.c ****     {
1773:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2340              		.loc 1 1773 0
 2341 01f6 054B     		ldr	r3, .L119+4
 2342 01f8 0022     		movs	r2, #0
 2343 01fa 83F82E20 		strb	r2, [r3, #46]
 2344              	.L116:
1774:.\Generated_Source\PSoC5/cyPm.c ****     }
1775:.\Generated_Source\PSoC5/cyPm.c **** }
 2345              		.loc 1 1775 0
 2346 01fe BD46     		mov	sp, r7
 2347              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 74


 2348              		@ sp needed
 2349 0200 5DF8047B 		ldr	r7, [sp], #4
 2350              		.cfi_restore 7
 2351              		.cfi_def_cfa_offset 0
 2352 0204 7047     		bx	lr
 2353              	.L120:
 2354 0206 00BF     		.align	2
 2355              	.L119:
 2356 0208 005A0040 		.word	1073764864
 2357 020c 00000000 		.word	cyPmBackup
 2358 0210 025A0040 		.word	1073764866
 2359 0214 035A0040 		.word	1073764867
 2360 0218 045A0040 		.word	1073764868
 2361 021c 065A0040 		.word	1073764870
 2362 0220 085A0040 		.word	1073764872
 2363 0224 0A5A0040 		.word	1073764874
 2364 0228 105A0040 		.word	1073764880
 2365 022c 125A0040 		.word	1073764882
 2366 0230 135A0040 		.word	1073764883
 2367 0234 145A0040 		.word	1073764884
 2368 0238 165A0040 		.word	1073764886
 2369 023c 185A0040 		.word	1073764888
 2370 0240 1A5A0040 		.word	1073764890
 2371 0244 205A0040 		.word	1073764896
 2372 0248 225A0040 		.word	1073764898
 2373 024c 235A0040 		.word	1073764899
 2374 0250 245A0040 		.word	1073764900
 2375 0254 265A0040 		.word	1073764902
 2376 0258 285A0040 		.word	1073764904
 2377 025c 2A5A0040 		.word	1073764906
 2378 0260 305A0040 		.word	1073764912
 2379 0264 325A0040 		.word	1073764914
 2380 0268 335A0040 		.word	1073764915
 2381 026c 345A0040 		.word	1073764916
 2382 0270 365A0040 		.word	1073764918
 2383 0274 385A0040 		.word	1073764920
 2384 0278 3A5A0040 		.word	1073764922
 2385 027c 22430040 		.word	1073759010
 2386              		.cfi_endproc
 2387              	.LFE12:
 2388              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2389              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2390              		.align	2
 2391              		.thumb
 2392              		.thumb_func
 2393              		.type	CyPmHibSlpRestore, %function
 2394              	CyPmHibSlpRestore:
 2395              	.LFB13:
1776:.\Generated_Source\PSoC5/cyPm.c **** 
1777:.\Generated_Source\PSoC5/cyPm.c **** 
1778:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1779:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1780:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1781:.\Generated_Source\PSoC5/cyPm.c **** *
1782:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1783:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1784:.\Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 75


1785:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1786:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1787:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1788:.\Generated_Source\PSoC5/cyPm.c **** *
1789:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1790:.\Generated_Source\PSoC5/cyPm.c **** *  None
1791:.\Generated_Source\PSoC5/cyPm.c **** *
1792:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1793:.\Generated_Source\PSoC5/cyPm.c **** *  None
1794:.\Generated_Source\PSoC5/cyPm.c **** *
1795:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1796:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1797:.\Generated_Source\PSoC5/cyPm.c **** {
 2396              		.loc 1 1797 0
 2397              		.cfi_startproc
 2398              		@ args = 0, pretend = 0, frame = 0
 2399              		@ frame_needed = 1, uses_anonymous_args = 0
 2400              		@ link register save eliminated.
 2401 0000 80B4     		push	{r7}
 2402              		.cfi_def_cfa_offset 4
 2403              		.cfi_offset 7, -4
 2404 0002 00AF     		add	r7, sp, #0
 2405              		.cfi_def_cfa_register 7
1798:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1799:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2406              		.loc 1 1799 0
 2407 0004 424B     		ldr	r3, .L123
 2408 0006 434A     		ldr	r2, .L123+4
 2409 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2410 000a 1A70     		strb	r2, [r3]
1800:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2411              		.loc 1 1800 0
 2412 000c 424B     		ldr	r3, .L123+8
 2413 000e 414A     		ldr	r2, .L123+4
 2414 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2415 0012 1A70     		strb	r2, [r3]
1801:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2416              		.loc 1 1801 0
 2417 0014 414B     		ldr	r3, .L123+12
 2418 0016 3F4A     		ldr	r2, .L123+4
 2419 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2420 001a 1A70     		strb	r2, [r3]
1802:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2421              		.loc 1 1802 0
 2422 001c 404B     		ldr	r3, .L123+16
 2423 001e 3D4A     		ldr	r2, .L123+4
 2424 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2425 0022 1A70     		strb	r2, [r3]
1803:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2426              		.loc 1 1803 0
 2427 0024 3F4B     		ldr	r3, .L123+20
 2428 0026 3B4A     		ldr	r2, .L123+4
 2429 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2430 002a 1A70     		strb	r2, [r3]
1804:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2431              		.loc 1 1804 0
 2432 002c 3E4B     		ldr	r3, .L123+24
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 76


 2433 002e 394A     		ldr	r2, .L123+4
 2434 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2435 0032 1A70     		strb	r2, [r3]
1805:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2436              		.loc 1 1805 0
 2437 0034 3D4B     		ldr	r3, .L123+28
 2438 0036 374A     		ldr	r2, .L123+4
 2439 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2440 003a 1A70     		strb	r2, [r3]
1806:.\Generated_Source\PSoC5/cyPm.c **** 
1807:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2441              		.loc 1 1807 0
 2442 003c 3C4B     		ldr	r3, .L123+32
 2443 003e 354A     		ldr	r2, .L123+4
 2444 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2445 0042 1A70     		strb	r2, [r3]
1808:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2446              		.loc 1 1808 0
 2447 0044 3B4B     		ldr	r3, .L123+36
 2448 0046 334A     		ldr	r2, .L123+4
 2449 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2450 004a 1A70     		strb	r2, [r3]
1809:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2451              		.loc 1 1809 0
 2452 004c 3A4B     		ldr	r3, .L123+40
 2453 004e 314A     		ldr	r2, .L123+4
 2454 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2455 0052 1A70     		strb	r2, [r3]
1810:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2456              		.loc 1 1810 0
 2457 0054 394B     		ldr	r3, .L123+44
 2458 0056 2F4A     		ldr	r2, .L123+4
 2459 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2460 005a 1A70     		strb	r2, [r3]
1811:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2461              		.loc 1 1811 0
 2462 005c 384B     		ldr	r3, .L123+48
 2463 005e 2D4A     		ldr	r2, .L123+4
 2464 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2465 0062 1A70     		strb	r2, [r3]
1812:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2466              		.loc 1 1812 0
 2467 0064 374B     		ldr	r3, .L123+52
 2468 0066 2B4A     		ldr	r2, .L123+4
 2469 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2470 006a 1A70     		strb	r2, [r3]
1813:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2471              		.loc 1 1813 0
 2472 006c 364B     		ldr	r3, .L123+56
 2473 006e 294A     		ldr	r2, .L123+4
 2474 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2475 0072 1A70     		strb	r2, [r3]
1814:.\Generated_Source\PSoC5/cyPm.c **** 
1815:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2476              		.loc 1 1815 0
 2477 0074 354B     		ldr	r3, .L123+60
 2478 0076 274A     		ldr	r2, .L123+4
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 77


 2479 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2480 007a 1A70     		strb	r2, [r3]
1816:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2481              		.loc 1 1816 0
 2482 007c 344B     		ldr	r3, .L123+64
 2483 007e 254A     		ldr	r2, .L123+4
 2484 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2485 0082 1A70     		strb	r2, [r3]
1817:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2486              		.loc 1 1817 0
 2487 0084 334B     		ldr	r3, .L123+68
 2488 0086 234A     		ldr	r2, .L123+4
 2489 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2490 008a 1A70     		strb	r2, [r3]
1818:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2491              		.loc 1 1818 0
 2492 008c 324B     		ldr	r3, .L123+72
 2493 008e 214A     		ldr	r2, .L123+4
 2494 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2495 0092 1A70     		strb	r2, [r3]
1819:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2496              		.loc 1 1819 0
 2497 0094 314B     		ldr	r3, .L123+76
 2498 0096 1F4A     		ldr	r2, .L123+4
 2499 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2500 009a 1A70     		strb	r2, [r3]
1820:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2501              		.loc 1 1820 0
 2502 009c 304B     		ldr	r3, .L123+80
 2503 009e 1D4A     		ldr	r2, .L123+4
 2504 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2505 00a2 1A70     		strb	r2, [r3]
1821:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2506              		.loc 1 1821 0
 2507 00a4 2F4B     		ldr	r3, .L123+84
 2508 00a6 1B4A     		ldr	r2, .L123+4
 2509 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2510 00aa 1A70     		strb	r2, [r3]
1822:.\Generated_Source\PSoC5/cyPm.c **** 
1823:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2511              		.loc 1 1823 0
 2512 00ac 2E4B     		ldr	r3, .L123+88
 2513 00ae 194A     		ldr	r2, .L123+4
 2514 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2515 00b2 1A70     		strb	r2, [r3]
1824:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2516              		.loc 1 1824 0
 2517 00b4 2D4B     		ldr	r3, .L123+92
 2518 00b6 174A     		ldr	r2, .L123+4
 2519 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2520 00ba 1A70     		strb	r2, [r3]
1825:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2521              		.loc 1 1825 0
 2522 00bc 2C4B     		ldr	r3, .L123+96
 2523 00be 154A     		ldr	r2, .L123+4
 2524 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2525 00c4 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 78


1826:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2526              		.loc 1 1826 0
 2527 00c6 2B4B     		ldr	r3, .L123+100
 2528 00c8 124A     		ldr	r2, .L123+4
 2529 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2530 00ce 1A70     		strb	r2, [r3]
1827:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2531              		.loc 1 1827 0
 2532 00d0 294B     		ldr	r3, .L123+104
 2533 00d2 104A     		ldr	r2, .L123+4
 2534 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2535 00d8 1A70     		strb	r2, [r3]
1828:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2536              		.loc 1 1828 0
 2537 00da 284B     		ldr	r3, .L123+108
 2538 00dc 0D4A     		ldr	r2, .L123+4
 2539 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2540 00e2 1A70     		strb	r2, [r3]
1829:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2541              		.loc 1 1829 0
 2542 00e4 264B     		ldr	r3, .L123+112
 2543 00e6 0B4A     		ldr	r2, .L123+4
 2544 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2545 00ec 1A70     		strb	r2, [r3]
1830:.\Generated_Source\PSoC5/cyPm.c **** 
1831:.\Generated_Source\PSoC5/cyPm.c **** 
1832:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1833:.\Generated_Source\PSoC5/cyPm.c **** 
1834:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1835:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1836:.\Generated_Source\PSoC5/cyPm.c ****         {
1837:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1838:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1839:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1840:.\Generated_Source\PSoC5/cyPm.c **** 
1841:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1842:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1843:.\Generated_Source\PSoC5/cyPm.c ****         }
1844:.\Generated_Source\PSoC5/cyPm.c **** 
1845:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1846:.\Generated_Source\PSoC5/cyPm.c **** 
1847:.\Generated_Source\PSoC5/cyPm.c **** 
1848:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1849:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2546              		.loc 1 1849 0
 2547 00ee 094B     		ldr	r3, .L123+4
 2548 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2549 00f4 012B     		cmp	r3, #1
 2550 00f6 07D1     		bne	.L121
1850:.\Generated_Source\PSoC5/cyPm.c ****     {
1851:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2551              		.loc 1 1851 0
 2552 00f8 224A     		ldr	r2, .L123+116
 2553 00fa 224B     		ldr	r3, .L123+116
 2554 00fc 1B78     		ldrb	r3, [r3]
 2555 00fe DBB2     		uxtb	r3, r3
 2556 0100 43F00803 		orr	r3, r3, #8
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 79


 2557 0104 DBB2     		uxtb	r3, r3
 2558 0106 1370     		strb	r3, [r2]
 2559              	.L121:
1852:.\Generated_Source\PSoC5/cyPm.c ****     }
1853:.\Generated_Source\PSoC5/cyPm.c **** }
 2560              		.loc 1 1853 0
 2561 0108 BD46     		mov	sp, r7
 2562              		.cfi_def_cfa_register 13
 2563              		@ sp needed
 2564 010a 5DF8047B 		ldr	r7, [sp], #4
 2565              		.cfi_restore 7
 2566              		.cfi_def_cfa_offset 0
 2567 010e 7047     		bx	lr
 2568              	.L124:
 2569              		.align	2
 2570              	.L123:
 2571 0110 005A0040 		.word	1073764864
 2572 0114 00000000 		.word	cyPmBackup
 2573 0118 025A0040 		.word	1073764866
 2574 011c 035A0040 		.word	1073764867
 2575 0120 045A0040 		.word	1073764868
 2576 0124 065A0040 		.word	1073764870
 2577 0128 085A0040 		.word	1073764872
 2578 012c 0A5A0040 		.word	1073764874
 2579 0130 105A0040 		.word	1073764880
 2580 0134 125A0040 		.word	1073764882
 2581 0138 135A0040 		.word	1073764883
 2582 013c 145A0040 		.word	1073764884
 2583 0140 165A0040 		.word	1073764886
 2584 0144 185A0040 		.word	1073764888
 2585 0148 1A5A0040 		.word	1073764890
 2586 014c 205A0040 		.word	1073764896
 2587 0150 225A0040 		.word	1073764898
 2588 0154 235A0040 		.word	1073764899
 2589 0158 245A0040 		.word	1073764900
 2590 015c 265A0040 		.word	1073764902
 2591 0160 285A0040 		.word	1073764904
 2592 0164 2A5A0040 		.word	1073764906
 2593 0168 305A0040 		.word	1073764912
 2594 016c 325A0040 		.word	1073764914
 2595 0170 335A0040 		.word	1073764915
 2596 0174 345A0040 		.word	1073764916
 2597 0178 365A0040 		.word	1073764918
 2598 017c 385A0040 		.word	1073764920
 2599 0180 3A5A0040 		.word	1073764922
 2600 0184 22430040 		.word	1073759010
 2601              		.cfi_endproc
 2602              	.LFE13:
 2603              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2604              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2605              		.align	2
 2606              		.thumb
 2607              		.thumb_func
 2608              		.type	CyPmHviLviSaveDisable, %function
 2609              	CyPmHviLviSaveDisable:
 2610              	.LFB14:
1854:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 80


1855:.\Generated_Source\PSoC5/cyPm.c **** 
1856:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1857:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1858:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1859:.\Generated_Source\PSoC5/cyPm.c **** *
1860:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1861:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1862:.\Generated_Source\PSoC5/cyPm.c **** *
1863:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1864:.\Generated_Source\PSoC5/cyPm.c **** *  None
1865:.\Generated_Source\PSoC5/cyPm.c **** *
1866:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1867:.\Generated_Source\PSoC5/cyPm.c **** *  None
1868:.\Generated_Source\PSoC5/cyPm.c **** *
1869:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1870:.\Generated_Source\PSoC5/cyPm.c **** *  No
1871:.\Generated_Source\PSoC5/cyPm.c **** *
1872:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1873:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1874:.\Generated_Source\PSoC5/cyPm.c **** {
 2611              		.loc 1 1874 0
 2612              		.cfi_startproc
 2613              		@ args = 0, pretend = 0, frame = 0
 2614              		@ frame_needed = 1, uses_anonymous_args = 0
 2615 0000 80B5     		push	{r7, lr}
 2616              		.cfi_def_cfa_offset 8
 2617              		.cfi_offset 7, -8
 2618              		.cfi_offset 14, -4
 2619 0002 00AF     		add	r7, sp, #0
 2620              		.cfi_def_cfa_register 7
1875:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2621              		.loc 1 1875 0
 2622 0004 2F4B     		ldr	r3, .L132
 2623 0006 1B78     		ldrb	r3, [r3]
 2624 0008 DBB2     		uxtb	r3, r3
 2625 000a 03F00103 		and	r3, r3, #1
 2626 000e 002B     		cmp	r3, #0
 2627 0010 1DD0     		beq	.L126
1876:.\Generated_Source\PSoC5/cyPm.c ****     {
1877:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2628              		.loc 1 1877 0
 2629 0012 2D4B     		ldr	r3, .L132+4
 2630 0014 0122     		movs	r2, #1
 2631 0016 83F82520 		strb	r2, [r3, #37]
1878:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2632              		.loc 1 1878 0
 2633 001a 2C4B     		ldr	r3, .L132+8
 2634 001c 1B78     		ldrb	r3, [r3]
 2635 001e DBB2     		uxtb	r3, r3
 2636 0020 03F00F03 		and	r3, r3, #15
 2637 0024 DAB2     		uxtb	r2, r3
 2638 0026 284B     		ldr	r3, .L132+4
 2639 0028 83F82620 		strb	r2, [r3, #38]
1879:.\Generated_Source\PSoC5/cyPm.c **** 
1880:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1881:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2640              		.loc 1 1881 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 81


 2641 002c 284B     		ldr	r3, .L132+12
 2642 002e 1B78     		ldrb	r3, [r3]
 2643 0030 DBB2     		uxtb	r3, r3
 2644 0032 03F04003 		and	r3, r3, #64
1882:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2645              		.loc 1 1882 0
 2646 0036 002B     		cmp	r3, #0
 2647 0038 14BF     		ite	ne
 2648 003a 0123     		movne	r3, #1
 2649 003c 0023     		moveq	r3, #0
 2650 003e DBB2     		uxtb	r3, r3
 2651 0040 1A46     		mov	r2, r3
1881:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2652              		.loc 1 1881 0
 2653 0042 214B     		ldr	r3, .L132+4
 2654 0044 83F82A20 		strb	r2, [r3, #42]
1883:.\Generated_Source\PSoC5/cyPm.c **** 
1884:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2655              		.loc 1 1884 0
 2656 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2657 004c 03E0     		b	.L127
 2658              	.L126:
1885:.\Generated_Source\PSoC5/cyPm.c ****     }
1886:.\Generated_Source\PSoC5/cyPm.c ****     else
1887:.\Generated_Source\PSoC5/cyPm.c ****     {
1888:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2659              		.loc 1 1888 0
 2660 004e 1E4B     		ldr	r3, .L132+4
 2661 0050 0022     		movs	r2, #0
 2662 0052 83F82520 		strb	r2, [r3, #37]
 2663              	.L127:
1889:.\Generated_Source\PSoC5/cyPm.c ****     }
1890:.\Generated_Source\PSoC5/cyPm.c **** 
1891:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2664              		.loc 1 1891 0
 2665 0056 1B4B     		ldr	r3, .L132
 2666 0058 1B78     		ldrb	r3, [r3]
 2667 005a DBB2     		uxtb	r3, r3
 2668 005c 03F00203 		and	r3, r3, #2
 2669 0060 002B     		cmp	r3, #0
 2670 0062 18D0     		beq	.L128
1892:.\Generated_Source\PSoC5/cyPm.c ****     {
1893:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2671              		.loc 1 1893 0
 2672 0064 184B     		ldr	r3, .L132+4
 2673 0066 0122     		movs	r2, #1
 2674 0068 83F82720 		strb	r2, [r3, #39]
1894:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2675              		.loc 1 1894 0
 2676 006c 174B     		ldr	r3, .L132+8
 2677 006e 1B78     		ldrb	r3, [r3]
 2678 0070 DBB2     		uxtb	r3, r3
 2679 0072 1B09     		lsrs	r3, r3, #4
 2680 0074 DAB2     		uxtb	r2, r3
 2681 0076 144B     		ldr	r3, .L132+4
 2682 0078 83F82820 		strb	r2, [r3, #40]
1895:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 82


1896:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1897:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2683              		.loc 1 1897 0
 2684 007c 144B     		ldr	r3, .L132+12
 2685 007e 1B78     		ldrb	r3, [r3]
 2686 0080 DBB2     		uxtb	r3, r3
 2687 0082 DBB2     		uxtb	r3, r3
1898:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2688              		.loc 1 1898 0
 2689 0084 DB09     		lsrs	r3, r3, #7
 2690 0086 DBB2     		uxtb	r3, r3
 2691 0088 1A46     		mov	r2, r3
1897:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2692              		.loc 1 1897 0
 2693 008a 0F4B     		ldr	r3, .L132+4
 2694 008c 83F82B20 		strb	r2, [r3, #43]
1899:.\Generated_Source\PSoC5/cyPm.c **** 
1900:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2695              		.loc 1 1900 0
 2696 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2697 0094 03E0     		b	.L129
 2698              	.L128:
1901:.\Generated_Source\PSoC5/cyPm.c ****     }
1902:.\Generated_Source\PSoC5/cyPm.c ****     else
1903:.\Generated_Source\PSoC5/cyPm.c ****     {
1904:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2699              		.loc 1 1904 0
 2700 0096 0C4B     		ldr	r3, .L132+4
 2701 0098 0022     		movs	r2, #0
 2702 009a 83F82720 		strb	r2, [r3, #39]
 2703              	.L129:
1905:.\Generated_Source\PSoC5/cyPm.c ****     }
1906:.\Generated_Source\PSoC5/cyPm.c **** 
1907:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2704              		.loc 1 1907 0
 2705 009e 094B     		ldr	r3, .L132
 2706 00a0 1B78     		ldrb	r3, [r3]
 2707 00a2 DBB2     		uxtb	r3, r3
 2708 00a4 03F00403 		and	r3, r3, #4
 2709 00a8 002B     		cmp	r3, #0
 2710 00aa 06D0     		beq	.L130
1908:.\Generated_Source\PSoC5/cyPm.c ****     {
1909:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2711              		.loc 1 1909 0
 2712 00ac 064B     		ldr	r3, .L132+4
 2713 00ae 0122     		movs	r2, #1
 2714 00b0 83F82920 		strb	r2, [r3, #41]
1910:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2715              		.loc 1 1910 0
 2716 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2717 00b8 03E0     		b	.L125
 2718              	.L130:
1911:.\Generated_Source\PSoC5/cyPm.c ****     }
1912:.\Generated_Source\PSoC5/cyPm.c ****     else
1913:.\Generated_Source\PSoC5/cyPm.c ****     {
1914:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2719              		.loc 1 1914 0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 83


 2720 00ba 034B     		ldr	r3, .L132+4
 2721 00bc 0022     		movs	r2, #0
 2722 00be 83F82920 		strb	r2, [r3, #41]
 2723              	.L125:
1915:.\Generated_Source\PSoC5/cyPm.c ****     }
1916:.\Generated_Source\PSoC5/cyPm.c **** }
 2724              		.loc 1 1916 0
 2725 00c2 80BD     		pop	{r7, pc}
 2726              	.L133:
 2727              		.align	2
 2728              	.L132:
 2729 00c4 F5460040 		.word	1073759989
 2730 00c8 00000000 		.word	cyPmBackup
 2731 00cc F4460040 		.word	1073759988
 2732 00d0 F7460040 		.word	1073759991
 2733              		.cfi_endproc
 2734              	.LFE14:
 2735              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2736              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2737              		.align	2
 2738              		.thumb
 2739              		.thumb_func
 2740              		.type	CyPmHviLviRestore, %function
 2741              	CyPmHviLviRestore:
 2742              	.LFB15:
1917:.\Generated_Source\PSoC5/cyPm.c **** 
1918:.\Generated_Source\PSoC5/cyPm.c **** 
1919:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1920:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1921:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1922:.\Generated_Source\PSoC5/cyPm.c **** *
1923:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1924:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1925:.\Generated_Source\PSoC5/cyPm.c **** *
1926:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1927:.\Generated_Source\PSoC5/cyPm.c **** *  None
1928:.\Generated_Source\PSoC5/cyPm.c **** *
1929:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1930:.\Generated_Source\PSoC5/cyPm.c **** *  None
1931:.\Generated_Source\PSoC5/cyPm.c **** *
1932:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1933:.\Generated_Source\PSoC5/cyPm.c **** *  No
1934:.\Generated_Source\PSoC5/cyPm.c **** *
1935:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1936:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1937:.\Generated_Source\PSoC5/cyPm.c **** {
 2743              		.loc 1 1937 0
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 0
 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747 0000 80B5     		push	{r7, lr}
 2748              		.cfi_def_cfa_offset 8
 2749              		.cfi_offset 7, -8
 2750              		.cfi_offset 14, -4
 2751 0002 00AF     		add	r7, sp, #0
 2752              		.cfi_def_cfa_register 7
1938:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 84


1939:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2753              		.loc 1 1939 0
 2754 0004 124B     		ldr	r3, .L138
 2755 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2756 000a 012B     		cmp	r3, #1
 2757 000c 09D1     		bne	.L135
1940:.\Generated_Source\PSoC5/cyPm.c ****     {
1941:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2758              		.loc 1 1941 0
 2759 000e 104B     		ldr	r3, .L138
 2760 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2761 0014 0E4B     		ldr	r3, .L138
 2762 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2763 001a 1046     		mov	r0, r2
 2764 001c 1946     		mov	r1, r3
 2765 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2766              	.L135:
1942:.\Generated_Source\PSoC5/cyPm.c ****     }
1943:.\Generated_Source\PSoC5/cyPm.c **** 
1944:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2767              		.loc 1 1944 0
 2768 0022 0B4B     		ldr	r3, .L138
 2769 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2770 0028 012B     		cmp	r3, #1
 2771 002a 09D1     		bne	.L136
1945:.\Generated_Source\PSoC5/cyPm.c ****     {
1946:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2772              		.loc 1 1946 0
 2773 002c 084B     		ldr	r3, .L138
 2774 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2775 0032 074B     		ldr	r3, .L138
 2776 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2777 0038 1046     		mov	r0, r2
 2778 003a 1946     		mov	r1, r3
 2779 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2780              	.L136:
1947:.\Generated_Source\PSoC5/cyPm.c ****     }
1948:.\Generated_Source\PSoC5/cyPm.c **** 
1949:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2781              		.loc 1 1949 0
 2782 0040 034B     		ldr	r3, .L138
 2783 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2784 0046 012B     		cmp	r3, #1
 2785 0048 01D1     		bne	.L134
1950:.\Generated_Source\PSoC5/cyPm.c ****     {
1951:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2786              		.loc 1 1951 0
 2787 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2788              	.L134:
1952:.\Generated_Source\PSoC5/cyPm.c ****     }
1953:.\Generated_Source\PSoC5/cyPm.c **** }
 2789              		.loc 1 1953 0
 2790 004e 80BD     		pop	{r7, pc}
 2791              	.L139:
 2792              		.align	2
 2793              	.L138:
 2794 0050 00000000 		.word	cyPmBackup
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 85


 2795              		.cfi_endproc
 2796              	.LFE15:
 2797              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2798              		.bss
 2799              	interruptStatus.4852:
 2800 0042 00       		.space	1
 2801 0043 00       		.text
 2802              	.Letext0:
 2803              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2804              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2805              		.section	.debug_info,"",%progbits
 2806              	.Ldebug_info0:
 2807 0000 5B050000 		.4byte	0x55b
 2808 0004 0400     		.2byte	0x4
 2809 0006 00000000 		.4byte	.Ldebug_abbrev0
 2810 000a 04       		.byte	0x4
 2811 000b 01       		.uleb128 0x1
 2812 000c D4020000 		.4byte	.LASF86
 2813 0010 01       		.byte	0x1
 2814 0011 41010000 		.4byte	.LASF87
 2815 0015 45040000 		.4byte	.LASF88
 2816 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2817 001d 00000000 		.4byte	0
 2818 0021 00000000 		.4byte	.Ldebug_line0
 2819 0025 02       		.uleb128 0x2
 2820 0026 01       		.byte	0x1
 2821 0027 06       		.byte	0x6
 2822 0028 EE000000 		.4byte	.LASF0
 2823 002c 02       		.uleb128 0x2
 2824 002d 01       		.byte	0x1
 2825 002e 08       		.byte	0x8
 2826 002f A0030000 		.4byte	.LASF1
 2827 0033 02       		.uleb128 0x2
 2828 0034 02       		.byte	0x2
 2829 0035 05       		.byte	0x5
 2830 0036 D9030000 		.4byte	.LASF2
 2831 003a 02       		.uleb128 0x2
 2832 003b 02       		.byte	0x2
 2833 003c 07       		.byte	0x7
 2834 003d 0F020000 		.4byte	.LASF3
 2835 0041 02       		.uleb128 0x2
 2836 0042 04       		.byte	0x4
 2837 0043 05       		.byte	0x5
 2838 0044 19010000 		.4byte	.LASF4
 2839 0048 02       		.uleb128 0x2
 2840 0049 04       		.byte	0x4
 2841 004a 07       		.byte	0x7
 2842 004b B5010000 		.4byte	.LASF5
 2843 004f 02       		.uleb128 0x2
 2844 0050 08       		.byte	0x8
 2845 0051 05       		.byte	0x5
 2846 0052 E0000000 		.4byte	.LASF6
 2847 0056 02       		.uleb128 0x2
 2848 0057 08       		.byte	0x8
 2849 0058 07       		.byte	0x7
 2850 0059 6F000000 		.4byte	.LASF7
 2851 005d 03       		.uleb128 0x3
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 86


 2852 005e 04       		.byte	0x4
 2853 005f 05       		.byte	0x5
 2854 0060 696E7400 		.ascii	"int\000"
 2855 0064 02       		.uleb128 0x2
 2856 0065 04       		.byte	0x4
 2857 0066 07       		.byte	0x7
 2858 0067 97010000 		.4byte	.LASF8
 2859 006b 04       		.uleb128 0x4
 2860 006c 34010000 		.4byte	.LASF9
 2861 0070 02       		.byte	0x2
 2862 0071 C2       		.byte	0xc2
 2863 0072 2C000000 		.4byte	0x2c
 2864 0076 04       		.uleb128 0x4
 2865 0077 00000000 		.4byte	.LASF10
 2866 007b 02       		.byte	0x2
 2867 007c C3       		.byte	0xc3
 2868 007d 3A000000 		.4byte	0x3a
 2869 0081 04       		.uleb128 0x4
 2870 0082 61010000 		.4byte	.LASF11
 2871 0086 02       		.byte	0x2
 2872 0087 C4       		.byte	0xc4
 2873 0088 48000000 		.4byte	0x48
 2874 008c 02       		.uleb128 0x2
 2875 008d 04       		.byte	0x4
 2876 008e 04       		.byte	0x4
 2877 008f 6C030000 		.4byte	.LASF12
 2878 0093 02       		.uleb128 0x2
 2879 0094 08       		.byte	0x8
 2880 0095 04       		.byte	0x4
 2881 0096 3A010000 		.4byte	.LASF13
 2882 009a 02       		.uleb128 0x2
 2883 009b 01       		.byte	0x1
 2884 009c 08       		.byte	0x8
 2885 009d 03040000 		.4byte	.LASF14
 2886 00a1 05       		.uleb128 0x5
 2887 00a2 1F050000 		.4byte	.LASF15
 2888 00a6 02       		.byte	0x2
 2889 00a7 6401     		.2byte	0x164
 2890 00a9 48000000 		.4byte	0x48
 2891 00ad 05       		.uleb128 0x5
 2892 00ae 8F030000 		.4byte	.LASF16
 2893 00b2 02       		.byte	0x2
 2894 00b3 6C01     		.2byte	0x16c
 2895 00b5 B9000000 		.4byte	0xb9
 2896 00b9 06       		.uleb128 0x6
 2897 00ba 6B000000 		.4byte	0x6b
 2898 00be 02       		.uleb128 0x2
 2899 00bf 04       		.byte	0x4
 2900 00c0 07       		.byte	0x7
 2901 00c1 8D020000 		.4byte	.LASF17
 2902 00c5 07       		.uleb128 0x7
 2903 00c6 CE010000 		.4byte	.LASF34
 2904 00ca 12       		.byte	0x12
 2905 00cb 03       		.byte	0x3
 2906 00cc F9       		.byte	0xf9
 2907 00cd 91010000 		.4byte	0x191
 2908 00d1 08       		.uleb128 0x8
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 87


 2909 00d2 B9020000 		.4byte	.LASF18
 2910 00d6 03       		.byte	0x3
 2911 00d7 FC       		.byte	0xfc
 2912 00d8 6B000000 		.4byte	0x6b
 2913 00dc 00       		.byte	0
 2914 00dd 08       		.uleb128 0x8
 2915 00de C0020000 		.4byte	.LASF19
 2916 00e2 03       		.byte	0x3
 2917 00e3 FD       		.byte	0xfd
 2918 00e4 6B000000 		.4byte	0x6b
 2919 00e8 01       		.byte	0x1
 2920 00e9 08       		.uleb128 0x8
 2921 00ea 31000000 		.4byte	.LASF20
 2922 00ee 03       		.byte	0x3
 2923 00ef FE       		.byte	0xfe
 2924 00f0 6B000000 		.4byte	0x6b
 2925 00f4 02       		.byte	0x2
 2926 00f5 08       		.uleb128 0x8
 2927 00f6 AD010000 		.4byte	.LASF21
 2928 00fa 03       		.byte	0x3
 2929 00fb FF       		.byte	0xff
 2930 00fc 6B000000 		.4byte	0x6b
 2931 0100 03       		.byte	0x3
 2932 0101 09       		.uleb128 0x9
 2933 0102 AF000000 		.4byte	.LASF22
 2934 0106 03       		.byte	0x3
 2935 0107 0001     		.2byte	0x100
 2936 0109 6B000000 		.4byte	0x6b
 2937 010d 04       		.byte	0x4
 2938 010e 09       		.uleb128 0x9
 2939 010f 28050000 		.4byte	.LASF23
 2940 0113 03       		.byte	0x3
 2941 0114 0101     		.2byte	0x101
 2942 0116 6B000000 		.4byte	0x6b
 2943 011a 05       		.byte	0x5
 2944 011b 09       		.uleb128 0x9
 2945 011c 54050000 		.4byte	.LASF24
 2946 0120 03       		.byte	0x3
 2947 0121 0201     		.2byte	0x102
 2948 0123 6B000000 		.4byte	0x6b
 2949 0127 06       		.byte	0x6
 2950 0128 09       		.uleb128 0x9
 2951 0129 62030000 		.4byte	.LASF25
 2952 012d 03       		.byte	0x3
 2953 012e 0301     		.2byte	0x103
 2954 0130 6B000000 		.4byte	0x6b
 2955 0134 07       		.byte	0x7
 2956 0135 09       		.uleb128 0x9
 2957 0136 68020000 		.4byte	.LASF26
 2958 013a 03       		.byte	0x3
 2959 013b 0401     		.2byte	0x104
 2960 013d 6B000000 		.4byte	0x6b
 2961 0141 08       		.byte	0x8
 2962 0142 09       		.uleb128 0x9
 2963 0143 13010000 		.4byte	.LASF27
 2964 0147 03       		.byte	0x3
 2965 0148 0501     		.2byte	0x105
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 88


 2966 014a 6B000000 		.4byte	0x6b
 2967 014e 09       		.byte	0x9
 2968 014f 09       		.uleb128 0x9
 2969 0150 52000000 		.4byte	.LASF28
 2970 0154 03       		.byte	0x3
 2971 0155 0601     		.2byte	0x106
 2972 0157 6B000000 		.4byte	0x6b
 2973 015b 0A       		.byte	0xa
 2974 015c 09       		.uleb128 0x9
 2975 015d FA000000 		.4byte	.LASF29
 2976 0161 03       		.byte	0x3
 2977 0162 0701     		.2byte	0x107
 2978 0164 76000000 		.4byte	0x76
 2979 0168 0C       		.byte	0xc
 2980 0169 09       		.uleb128 0x9
 2981 016a BE030000 		.4byte	.LASF30
 2982 016e 03       		.byte	0x3
 2983 016f 0801     		.2byte	0x108
 2984 0171 6B000000 		.4byte	0x6b
 2985 0175 0E       		.byte	0xe
 2986 0176 09       		.uleb128 0x9
 2987 0177 68010000 		.4byte	.LASF31
 2988 017b 03       		.byte	0x3
 2989 017c 0901     		.2byte	0x109
 2990 017e 6B000000 		.4byte	0x6b
 2991 0182 0F       		.byte	0xf
 2992 0183 09       		.uleb128 0x9
 2993 0184 D7040000 		.4byte	.LASF32
 2994 0188 03       		.byte	0x3
 2995 0189 0A01     		.2byte	0x10a
 2996 018b 6B000000 		.4byte	0x6b
 2997 018f 10       		.byte	0x10
 2998 0190 00       		.byte	0
 2999 0191 05       		.uleb128 0x5
 3000 0192 F5010000 		.4byte	.LASF33
 3001 0196 03       		.byte	0x3
 3002 0197 0C01     		.2byte	0x10c
 3003 0199 C5000000 		.4byte	0xc5
 3004 019d 0A       		.uleb128 0xa
 3005 019e E4010000 		.4byte	.LASF35
 3006 01a2 2F       		.byte	0x2f
 3007 01a3 03       		.byte	0x3
 3008 01a4 0F01     		.2byte	0x10f
 3009 01a6 AF020000 		.4byte	0x2af
 3010 01aa 09       		.uleb128 0x9
 3011 01ab D3000000 		.4byte	.LASF36
 3012 01af 03       		.byte	0x3
 3013 01b0 1101     		.2byte	0x111
 3014 01b2 6B000000 		.4byte	0x6b
 3015 01b6 00       		.byte	0
 3016 01b7 09       		.uleb128 0x9
 3017 01b8 CD030000 		.4byte	.LASF37
 3018 01bc 03       		.byte	0x3
 3019 01bd 1201     		.2byte	0x112
 3020 01bf 6B000000 		.4byte	0x6b
 3021 01c3 01       		.byte	0x1
 3022 01c4 09       		.uleb128 0x9
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 89


 3023 01c5 F5030000 		.4byte	.LASF38
 3024 01c9 03       		.byte	0x3
 3025 01ca 1301     		.2byte	0x113
 3026 01cc 6B000000 		.4byte	0x6b
 3027 01d0 02       		.byte	0x2
 3028 01d1 09       		.uleb128 0x9
 3029 01d2 81020000 		.4byte	.LASF39
 3030 01d6 03       		.byte	0x3
 3031 01d7 1501     		.2byte	0x115
 3032 01d9 6B000000 		.4byte	0x6b
 3033 01dd 03       		.byte	0x3
 3034 01de 09       		.uleb128 0x9
 3035 01df 2E020000 		.4byte	.LASF40
 3036 01e3 03       		.byte	0x3
 3037 01e4 1F01     		.2byte	0x11f
 3038 01e6 6B000000 		.4byte	0x6b
 3039 01ea 04       		.byte	0x4
 3040 01eb 09       		.uleb128 0x9
 3041 01ec 39020000 		.4byte	.LASF41
 3042 01f0 03       		.byte	0x3
 3043 01f1 2001     		.2byte	0x120
 3044 01f3 6B000000 		.4byte	0x6b
 3045 01f7 05       		.byte	0x5
 3046 01f8 09       		.uleb128 0x9
 3047 01f9 44020000 		.4byte	.LASF42
 3048 01fd 03       		.byte	0x3
 3049 01fe 2101     		.2byte	0x121
 3050 0200 6B000000 		.4byte	0x6b
 3051 0204 06       		.byte	0x6
 3052 0205 09       		.uleb128 0x9
 3053 0206 19000000 		.4byte	.LASF43
 3054 020a 03       		.byte	0x3
 3055 020b 2301     		.2byte	0x123
 3056 020d 6B000000 		.4byte	0x6b
 3057 0211 07       		.byte	0x7
 3058 0212 09       		.uleb128 0x9
 3059 0213 25000000 		.4byte	.LASF44
 3060 0217 03       		.byte	0x3
 3061 0218 2401     		.2byte	0x124
 3062 021a 6B000000 		.4byte	0x6b
 3063 021e 08       		.byte	0x8
 3064 021f 09       		.uleb128 0x9
 3065 0220 A4010000 		.4byte	.LASF45
 3066 0224 03       		.byte	0x3
 3067 0225 2601     		.2byte	0x126
 3068 0227 AF020000 		.4byte	0x2af
 3069 022b 09       		.byte	0x9
 3070 022c 09       		.uleb128 0x9
 3071 022d C7010000 		.4byte	.LASF46
 3072 0231 03       		.byte	0x3
 3073 0232 2901     		.2byte	0x129
 3074 0234 6B000000 		.4byte	0x6b
 3075 0238 25       		.byte	0x25
 3076 0239 09       		.uleb128 0x9
 3077 023a 4B050000 		.4byte	.LASF47
 3078 023e 03       		.byte	0x3
 3079 023f 2A01     		.2byte	0x12a
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 90


 3080 0241 6B000000 		.4byte	0x6b
 3081 0245 26       		.byte	0x26
 3082 0246 09       		.uleb128 0x9
 3083 0247 FE040000 		.4byte	.LASF48
 3084 024b 03       		.byte	0x3
 3085 024c 2B01     		.2byte	0x12b
 3086 024e 6B000000 		.4byte	0x6b
 3087 0252 27       		.byte	0x27
 3088 0253 09       		.uleb128 0x9
 3089 0254 A6000000 		.4byte	.LASF49
 3090 0258 03       		.byte	0x3
 3091 0259 2C01     		.2byte	0x12c
 3092 025b 6B000000 		.4byte	0x6b
 3093 025f 28       		.byte	0x28
 3094 0260 09       		.uleb128 0x9
 3095 0261 CC000000 		.4byte	.LASF50
 3096 0265 03       		.byte	0x3
 3097 0266 2D01     		.2byte	0x12d
 3098 0268 6B000000 		.4byte	0x6b
 3099 026c 29       		.byte	0x29
 3100 026d 09       		.uleb128 0x9
 3101 026e 7C030000 		.4byte	.LASF51
 3102 0272 03       		.byte	0x3
 3103 0273 2E01     		.2byte	0x12e
 3104 0275 6B000000 		.4byte	0x6b
 3105 0279 2A       		.byte	0x2a
 3106 027a 09       		.uleb128 0x9
 3107 027b 38050000 		.4byte	.LASF52
 3108 027f 03       		.byte	0x3
 3109 0280 2F01     		.2byte	0x12f
 3110 0282 6B000000 		.4byte	0x6b
 3111 0286 2B       		.byte	0x2b
 3112 0287 09       		.uleb128 0x9
 3113 0288 8C010000 		.4byte	.LASF53
 3114 028c 03       		.byte	0x3
 3115 028d 3101     		.2byte	0x131
 3116 028f 6B000000 		.4byte	0x6b
 3117 0293 2C       		.byte	0x2c
 3118 0294 09       		.uleb128 0x9
 3119 0295 08040000 		.4byte	.LASF54
 3120 0299 03       		.byte	0x3
 3121 029a 3201     		.2byte	0x132
 3122 029c 6B000000 		.4byte	0x6b
 3123 02a0 2D       		.byte	0x2d
 3124 02a1 09       		.uleb128 0x9
 3125 02a2 5C020000 		.4byte	.LASF55
 3126 02a6 03       		.byte	0x3
 3127 02a7 3401     		.2byte	0x134
 3128 02a9 6B000000 		.4byte	0x6b
 3129 02ad 2E       		.byte	0x2e
 3130 02ae 00       		.byte	0
 3131 02af 0B       		.uleb128 0xb
 3132 02b0 6B000000 		.4byte	0x6b
 3133 02b4 BF020000 		.4byte	0x2bf
 3134 02b8 0C       		.uleb128 0xc
 3135 02b9 BE000000 		.4byte	0xbe
 3136 02bd 1B       		.byte	0x1b
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 91


 3137 02be 00       		.byte	0
 3138 02bf 05       		.uleb128 0x5
 3139 02c0 3E000000 		.4byte	.LASF56
 3140 02c4 03       		.byte	0x3
 3141 02c5 3601     		.2byte	0x136
 3142 02c7 9D010000 		.4byte	0x19d
 3143 02cb 0D       		.uleb128 0xd
 3144 02cc 72020000 		.4byte	.LASF66
 3145 02d0 01       		.byte	0x1
 3146 02d1 51       		.byte	0x51
 3147 02d2 00000000 		.4byte	.LFB0
 3148 02d6 7C020000 		.4byte	.LFE0-.LFB0
 3149 02da 01       		.uleb128 0x1
 3150 02db 9C       		.byte	0x9c
 3151 02dc 0E       		.uleb128 0xe
 3152 02dd 5D000000 		.4byte	.LASF60
 3153 02e1 01       		.byte	0x1
 3154 02e2 1B01     		.2byte	0x11b
 3155 02e4 00000000 		.4byte	.LFB1
 3156 02e8 00030000 		.4byte	.LFE1-.LFB1
 3157 02ec 01       		.uleb128 0x1
 3158 02ed 9C       		.byte	0x9c
 3159 02ee 2D030000 		.4byte	0x32d
 3160 02f2 0F       		.uleb128 0xf
 3161 02f3 F7040000 		.4byte	.LASF57
 3162 02f7 01       		.byte	0x1
 3163 02f8 1D01     		.2byte	0x11d
 3164 02fa A1000000 		.4byte	0xa1
 3165 02fe 02       		.uleb128 0x2
 3166 02ff 91       		.byte	0x91
 3167 0300 70       		.sleb128 -16
 3168 0301 10       		.uleb128 0x10
 3169 0302 6900     		.ascii	"i\000"
 3170 0304 01       		.byte	0x1
 3171 0305 1E01     		.2byte	0x11e
 3172 0307 76000000 		.4byte	0x76
 3173 030b 02       		.uleb128 0x2
 3174 030c 91       		.byte	0x91
 3175 030d 76       		.sleb128 -10
 3176 030e 0F       		.uleb128 0xf
 3177 030f 4F020000 		.4byte	.LASF58
 3178 0313 01       		.byte	0x1
 3179 0314 1F01     		.2byte	0x11f
 3180 0316 76000000 		.4byte	0x76
 3181 031a 02       		.uleb128 0x2
 3182 031b 91       		.byte	0x91
 3183 031c 6E       		.sleb128 -18
 3184 031d 0F       		.uleb128 0xf
 3185 031e A6020000 		.4byte	.LASF59
 3186 0322 01       		.byte	0x1
 3187 0323 2301     		.2byte	0x123
 3188 0325 3D030000 		.4byte	0x33d
 3189 0329 02       		.uleb128 0x2
 3190 032a 91       		.byte	0x91
 3191 032b 64       		.sleb128 -28
 3192 032c 00       		.byte	0
 3193 032d 0B       		.uleb128 0xb
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 92


 3194 032e 6B000000 		.4byte	0x6b
 3195 0332 3D030000 		.4byte	0x33d
 3196 0336 0C       		.uleb128 0xc
 3197 0337 BE000000 		.4byte	0xbe
 3198 033b 06       		.byte	0x6
 3199 033c 00       		.byte	0
 3200 033d 11       		.uleb128 0x11
 3201 033e 2D030000 		.4byte	0x32d
 3202 0342 12       		.uleb128 0x12
 3203 0343 84030000 		.4byte	.LASF61
 3204 0347 01       		.byte	0x1
 3205 0348 8502     		.2byte	0x285
 3206 034a 00000000 		.4byte	.LFB2
 3207 034e B0000000 		.4byte	.LFE2-.LFB2
 3208 0352 01       		.uleb128 0x1
 3209 0353 9C       		.byte	0x9c
 3210 0354 77030000 		.4byte	0x377
 3211 0358 13       		.uleb128 0x13
 3212 0359 14050000 		.4byte	.LASF62
 3213 035d 01       		.byte	0x1
 3214 035e 8502     		.2byte	0x285
 3215 0360 76000000 		.4byte	0x76
 3216 0364 02       		.uleb128 0x2
 3217 0365 91       		.byte	0x91
 3218 0366 76       		.sleb128 -10
 3219 0367 13       		.uleb128 0x13
 3220 0368 C7020000 		.4byte	.LASF63
 3221 036c 01       		.byte	0x1
 3222 036d 8502     		.2byte	0x285
 3223 036f 76000000 		.4byte	0x76
 3224 0373 02       		.uleb128 0x2
 3225 0374 91       		.byte	0x91
 3226 0375 74       		.sleb128 -12
 3227 0376 00       		.byte	0
 3228 0377 0E       		.uleb128 0xe
 3229 0378 72030000 		.4byte	.LASF64
 3230 037c 01       		.byte	0x1
 3231 037d 5103     		.2byte	0x351
 3232 037f 00000000 		.4byte	.LFB3
 3233 0383 64010000 		.4byte	.LFE3-.LFB3
 3234 0387 01       		.uleb128 0x1
 3235 0388 9C       		.byte	0x9c
 3236 0389 BB030000 		.4byte	0x3bb
 3237 038d 13       		.uleb128 0x13
 3238 038e 14050000 		.4byte	.LASF62
 3239 0392 01       		.byte	0x1
 3240 0393 5103     		.2byte	0x351
 3241 0395 6B000000 		.4byte	0x6b
 3242 0399 02       		.uleb128 0x2
 3243 039a 91       		.byte	0x91
 3244 039b 6F       		.sleb128 -17
 3245 039c 13       		.uleb128 0x13
 3246 039d C7020000 		.4byte	.LASF63
 3247 03a1 01       		.byte	0x1
 3248 03a2 5103     		.2byte	0x351
 3249 03a4 76000000 		.4byte	0x76
 3250 03a8 02       		.uleb128 0x2
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 93


 3251 03a9 91       		.byte	0x91
 3252 03aa 6C       		.sleb128 -20
 3253 03ab 0F       		.uleb128 0xf
 3254 03ac 04010000 		.4byte	.LASF65
 3255 03b0 01       		.byte	0x1
 3256 03b1 5303     		.2byte	0x353
 3257 03b3 6B000000 		.4byte	0x6b
 3258 03b7 02       		.uleb128 0x2
 3259 03b8 91       		.byte	0x91
 3260 03b9 77       		.sleb128 -9
 3261 03ba 00       		.byte	0
 3262 03bb 14       		.uleb128 0x14
 3263 03bc 2B040000 		.4byte	.LASF67
 3264 03c0 01       		.byte	0x1
 3265 03c1 6704     		.2byte	0x467
 3266 03c3 00000000 		.4byte	.LFB4
 3267 03c7 0C000000 		.4byte	.LFE4-.LFB4
 3268 03cb 01       		.uleb128 0x1
 3269 03cc 9C       		.byte	0x9c
 3270 03cd 0E       		.uleb128 0xe
 3271 03ce 96020000 		.4byte	.LASF68
 3272 03d2 01       		.byte	0x1
 3273 03d3 A904     		.2byte	0x4a9
 3274 03d5 00000000 		.4byte	.LFB5
 3275 03d9 58010000 		.4byte	.LFE5-.LFB5
 3276 03dd 01       		.uleb128 0x1
 3277 03de 9C       		.byte	0x9c
 3278 03df 02040000 		.4byte	0x402
 3279 03e3 13       		.uleb128 0x13
 3280 03e4 C7020000 		.4byte	.LASF63
 3281 03e8 01       		.byte	0x1
 3282 03e9 A904     		.2byte	0x4a9
 3283 03eb 76000000 		.4byte	0x76
 3284 03ef 02       		.uleb128 0x2
 3285 03f0 91       		.byte	0x91
 3286 03f1 6E       		.sleb128 -18
 3287 03f2 0F       		.uleb128 0xf
 3288 03f3 04010000 		.4byte	.LASF65
 3289 03f7 01       		.byte	0x1
 3290 03f8 AB04     		.2byte	0x4ab
 3291 03fa 6B000000 		.4byte	0x6b
 3292 03fe 02       		.uleb128 0x2
 3293 03ff 91       		.byte	0x91
 3294 0400 77       		.sleb128 -9
 3295 0401 00       		.byte	0
 3296 0402 15       		.uleb128 0x15
 3297 0403 C8040000 		.4byte	.LASF89
 3298 0407 01       		.byte	0x1
 3299 0408 2C05     		.2byte	0x52c
 3300 040a 6B000000 		.4byte	0x6b
 3301 040e 00000000 		.4byte	.LFB6
 3302 0412 5C000000 		.4byte	.LFE6-.LFB6
 3303 0416 01       		.uleb128 0x1
 3304 0417 9C       		.byte	0x9c
 3305 0418 5C040000 		.4byte	0x45c
 3306 041c 13       		.uleb128 0x13
 3307 041d 87010000 		.4byte	.LASF69
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 94


 3308 0421 01       		.byte	0x1
 3309 0422 2C05     		.2byte	0x52c
 3310 0424 6B000000 		.4byte	0x6b
 3311 0428 02       		.uleb128 0x2
 3312 0429 91       		.byte	0x91
 3313 042a 6F       		.sleb128 -17
 3314 042b 0F       		.uleb128 0xf
 3315 042c 5E050000 		.4byte	.LASF70
 3316 0430 01       		.byte	0x1
 3317 0431 2E05     		.2byte	0x52e
 3318 0433 6B000000 		.4byte	0x6b
 3319 0437 05       		.uleb128 0x5
 3320 0438 03       		.byte	0x3
 3321 0439 42000000 		.4byte	interruptStatus.4852
 3322 043d 0F       		.uleb128 0xf
 3323 043e 04010000 		.4byte	.LASF65
 3324 0442 01       		.byte	0x1
 3325 0443 2F05     		.2byte	0x52f
 3326 0445 6B000000 		.4byte	0x6b
 3327 0449 02       		.uleb128 0x2
 3328 044a 91       		.byte	0x91
 3329 044b 77       		.sleb128 -9
 3330 044c 0F       		.uleb128 0xf
 3331 044d 9C000000 		.4byte	.LASF71
 3332 0451 01       		.byte	0x1
 3333 0452 3005     		.2byte	0x530
 3334 0454 6B000000 		.4byte	0x6b
 3335 0458 02       		.uleb128 0x2
 3336 0459 91       		.byte	0x91
 3337 045a 76       		.sleb128 -10
 3338 045b 00       		.byte	0
 3339 045c 16       		.uleb128 0x16
 3340 045d 05050000 		.4byte	.LASF72
 3341 0461 01       		.byte	0x1
 3342 0462 5805     		.2byte	0x558
 3343 0464 00000000 		.4byte	.LFB7
 3344 0468 D4000000 		.4byte	.LFE7-.LFB7
 3345 046c 01       		.uleb128 0x1
 3346 046d 9C       		.byte	0x9c
 3347 046e 16       		.uleb128 0x16
 3348 046f 78010000 		.4byte	.LASF73
 3349 0473 01       		.byte	0x1
 3350 0474 B205     		.2byte	0x5b2
 3351 0476 00000000 		.4byte	.LFB8
 3352 047a 68000000 		.4byte	.LFE8-.LFB8
 3353 047e 01       		.uleb128 0x1
 3354 047f 9C       		.byte	0x9c
 3355 0480 0E       		.uleb128 0xe
 3356 0481 E4040000 		.4byte	.LASF74
 3357 0485 01       		.byte	0x1
 3358 0486 EF05     		.2byte	0x5ef
 3359 0488 00000000 		.4byte	.LFB9
 3360 048c 90000000 		.4byte	.LFE9-.LFB9
 3361 0490 01       		.uleb128 0x1
 3362 0491 9C       		.byte	0x9c
 3363 0492 A6040000 		.4byte	0x4a6
 3364 0496 13       		.uleb128 0x13
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 95


 3365 0497 22020000 		.4byte	.LASF75
 3366 049b 01       		.byte	0x1
 3367 049c EF05     		.2byte	0x5ef
 3368 049e 6B000000 		.4byte	0x6b
 3369 04a2 02       		.uleb128 0x2
 3370 04a3 91       		.byte	0x91
 3371 04a4 77       		.sleb128 -9
 3372 04a5 00       		.byte	0
 3373 04a6 14       		.uleb128 0x14
 3374 04a7 94030000 		.4byte	.LASF76
 3375 04ab 01       		.byte	0x1
 3376 04ac 2306     		.2byte	0x623
 3377 04ae 00000000 		.4byte	.LFB10
 3378 04b2 40000000 		.4byte	.LFE10-.LFB10
 3379 04b6 01       		.uleb128 0x1
 3380 04b7 9C       		.byte	0x9c
 3381 04b8 0E       		.uleb128 0xe
 3382 04b9 B9000000 		.4byte	.LASF77
 3383 04bd 01       		.byte	0x1
 3384 04be 4806     		.2byte	0x648
 3385 04c0 00000000 		.4byte	.LFB11
 3386 04c4 90000000 		.4byte	.LFE11-.LFB11
 3387 04c8 01       		.uleb128 0x1
 3388 04c9 9C       		.byte	0x9c
 3389 04ca DE040000 		.4byte	0x4de
 3390 04ce 13       		.uleb128 0x13
 3391 04cf 39040000 		.4byte	.LASF78
 3392 04d3 01       		.byte	0x1
 3393 04d4 4806     		.2byte	0x648
 3394 04d6 6B000000 		.4byte	0x6b
 3395 04da 02       		.uleb128 0x2
 3396 04db 91       		.byte	0x91
 3397 04dc 77       		.sleb128 -9
 3398 04dd 00       		.byte	0
 3399 04de 17       		.uleb128 0x17
 3400 04df E3030000 		.4byte	.LASF79
 3401 04e3 01       		.byte	0x1
 3402 04e4 8106     		.2byte	0x681
 3403 04e6 00000000 		.4byte	.LFB12
 3404 04ea 80020000 		.4byte	.LFE12-.LFB12
 3405 04ee 01       		.uleb128 0x1
 3406 04ef 9C       		.byte	0x9c
 3407 04f0 17       		.uleb128 0x17
 3408 04f1 07000000 		.4byte	.LASF80
 3409 04f5 01       		.byte	0x1
 3410 04f6 0407     		.2byte	0x704
 3411 04f8 00000000 		.4byte	.LFB13
 3412 04fc 88010000 		.4byte	.LFE13-.LFB13
 3413 0500 01       		.uleb128 0x1
 3414 0501 9C       		.byte	0x9c
 3415 0502 16       		.uleb128 0x16
 3416 0503 86000000 		.4byte	.LASF81
 3417 0507 01       		.byte	0x1
 3418 0508 5107     		.2byte	0x751
 3419 050a 00000000 		.4byte	.LFB14
 3420 050e D4000000 		.4byte	.LFE14-.LFB14
 3421 0512 01       		.uleb128 0x1
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 96


 3422 0513 9C       		.byte	0x9c
 3423 0514 16       		.uleb128 0x16
 3424 0515 22010000 		.4byte	.LASF82
 3425 0519 01       		.byte	0x1
 3426 051a 9007     		.2byte	0x790
 3427 051c 00000000 		.4byte	.LFB15
 3428 0520 54000000 		.4byte	.LFE15-.LFB15
 3429 0524 01       		.uleb128 0x1
 3430 0525 9C       		.byte	0x9c
 3431 0526 18       		.uleb128 0x18
 3432 0527 40050000 		.4byte	.LASF83
 3433 052b 01       		.byte	0x1
 3434 052c 20       		.byte	0x20
 3435 052d BF020000 		.4byte	0x2bf
 3436 0531 05       		.uleb128 0x5
 3437 0532 03       		.byte	0x3
 3438 0533 00000000 		.4byte	cyPmBackup
 3439 0537 18       		.uleb128 0x18
 3440 0538 AE030000 		.4byte	.LASF84
 3441 053c 01       		.byte	0x1
 3442 053d 21       		.byte	0x21
 3443 053e 91010000 		.4byte	0x191
 3444 0542 05       		.uleb128 0x5
 3445 0543 03       		.byte	0x3
 3446 0544 30000000 		.4byte	cyPmClockBackup
 3447 0548 18       		.uleb128 0x18
 3448 0549 18040000 		.4byte	.LASF85
 3449 054d 01       		.byte	0x1
 3450 054e 24       		.byte	0x24
 3451 054f 59050000 		.4byte	0x559
 3452 0553 05       		.uleb128 0x5
 3453 0554 03       		.byte	0x3
 3454 0555 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3455 0559 11       		.uleb128 0x11
 3456 055a 2D030000 		.4byte	0x32d
 3457 055e 00       		.byte	0
 3458              		.section	.debug_abbrev,"",%progbits
 3459              	.Ldebug_abbrev0:
 3460 0000 01       		.uleb128 0x1
 3461 0001 11       		.uleb128 0x11
 3462 0002 01       		.byte	0x1
 3463 0003 25       		.uleb128 0x25
 3464 0004 0E       		.uleb128 0xe
 3465 0005 13       		.uleb128 0x13
 3466 0006 0B       		.uleb128 0xb
 3467 0007 03       		.uleb128 0x3
 3468 0008 0E       		.uleb128 0xe
 3469 0009 1B       		.uleb128 0x1b
 3470 000a 0E       		.uleb128 0xe
 3471 000b 55       		.uleb128 0x55
 3472 000c 17       		.uleb128 0x17
 3473 000d 11       		.uleb128 0x11
 3474 000e 01       		.uleb128 0x1
 3475 000f 10       		.uleb128 0x10
 3476 0010 17       		.uleb128 0x17
 3477 0011 00       		.byte	0
 3478 0012 00       		.byte	0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 97


 3479 0013 02       		.uleb128 0x2
 3480 0014 24       		.uleb128 0x24
 3481 0015 00       		.byte	0
 3482 0016 0B       		.uleb128 0xb
 3483 0017 0B       		.uleb128 0xb
 3484 0018 3E       		.uleb128 0x3e
 3485 0019 0B       		.uleb128 0xb
 3486 001a 03       		.uleb128 0x3
 3487 001b 0E       		.uleb128 0xe
 3488 001c 00       		.byte	0
 3489 001d 00       		.byte	0
 3490 001e 03       		.uleb128 0x3
 3491 001f 24       		.uleb128 0x24
 3492 0020 00       		.byte	0
 3493 0021 0B       		.uleb128 0xb
 3494 0022 0B       		.uleb128 0xb
 3495 0023 3E       		.uleb128 0x3e
 3496 0024 0B       		.uleb128 0xb
 3497 0025 03       		.uleb128 0x3
 3498 0026 08       		.uleb128 0x8
 3499 0027 00       		.byte	0
 3500 0028 00       		.byte	0
 3501 0029 04       		.uleb128 0x4
 3502 002a 16       		.uleb128 0x16
 3503 002b 00       		.byte	0
 3504 002c 03       		.uleb128 0x3
 3505 002d 0E       		.uleb128 0xe
 3506 002e 3A       		.uleb128 0x3a
 3507 002f 0B       		.uleb128 0xb
 3508 0030 3B       		.uleb128 0x3b
 3509 0031 0B       		.uleb128 0xb
 3510 0032 49       		.uleb128 0x49
 3511 0033 13       		.uleb128 0x13
 3512 0034 00       		.byte	0
 3513 0035 00       		.byte	0
 3514 0036 05       		.uleb128 0x5
 3515 0037 16       		.uleb128 0x16
 3516 0038 00       		.byte	0
 3517 0039 03       		.uleb128 0x3
 3518 003a 0E       		.uleb128 0xe
 3519 003b 3A       		.uleb128 0x3a
 3520 003c 0B       		.uleb128 0xb
 3521 003d 3B       		.uleb128 0x3b
 3522 003e 05       		.uleb128 0x5
 3523 003f 49       		.uleb128 0x49
 3524 0040 13       		.uleb128 0x13
 3525 0041 00       		.byte	0
 3526 0042 00       		.byte	0
 3527 0043 06       		.uleb128 0x6
 3528 0044 35       		.uleb128 0x35
 3529 0045 00       		.byte	0
 3530 0046 49       		.uleb128 0x49
 3531 0047 13       		.uleb128 0x13
 3532 0048 00       		.byte	0
 3533 0049 00       		.byte	0
 3534 004a 07       		.uleb128 0x7
 3535 004b 13       		.uleb128 0x13
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 98


 3536 004c 01       		.byte	0x1
 3537 004d 03       		.uleb128 0x3
 3538 004e 0E       		.uleb128 0xe
 3539 004f 0B       		.uleb128 0xb
 3540 0050 0B       		.uleb128 0xb
 3541 0051 3A       		.uleb128 0x3a
 3542 0052 0B       		.uleb128 0xb
 3543 0053 3B       		.uleb128 0x3b
 3544 0054 0B       		.uleb128 0xb
 3545 0055 01       		.uleb128 0x1
 3546 0056 13       		.uleb128 0x13
 3547 0057 00       		.byte	0
 3548 0058 00       		.byte	0
 3549 0059 08       		.uleb128 0x8
 3550 005a 0D       		.uleb128 0xd
 3551 005b 00       		.byte	0
 3552 005c 03       		.uleb128 0x3
 3553 005d 0E       		.uleb128 0xe
 3554 005e 3A       		.uleb128 0x3a
 3555 005f 0B       		.uleb128 0xb
 3556 0060 3B       		.uleb128 0x3b
 3557 0061 0B       		.uleb128 0xb
 3558 0062 49       		.uleb128 0x49
 3559 0063 13       		.uleb128 0x13
 3560 0064 38       		.uleb128 0x38
 3561 0065 0B       		.uleb128 0xb
 3562 0066 00       		.byte	0
 3563 0067 00       		.byte	0
 3564 0068 09       		.uleb128 0x9
 3565 0069 0D       		.uleb128 0xd
 3566 006a 00       		.byte	0
 3567 006b 03       		.uleb128 0x3
 3568 006c 0E       		.uleb128 0xe
 3569 006d 3A       		.uleb128 0x3a
 3570 006e 0B       		.uleb128 0xb
 3571 006f 3B       		.uleb128 0x3b
 3572 0070 05       		.uleb128 0x5
 3573 0071 49       		.uleb128 0x49
 3574 0072 13       		.uleb128 0x13
 3575 0073 38       		.uleb128 0x38
 3576 0074 0B       		.uleb128 0xb
 3577 0075 00       		.byte	0
 3578 0076 00       		.byte	0
 3579 0077 0A       		.uleb128 0xa
 3580 0078 13       		.uleb128 0x13
 3581 0079 01       		.byte	0x1
 3582 007a 03       		.uleb128 0x3
 3583 007b 0E       		.uleb128 0xe
 3584 007c 0B       		.uleb128 0xb
 3585 007d 0B       		.uleb128 0xb
 3586 007e 3A       		.uleb128 0x3a
 3587 007f 0B       		.uleb128 0xb
 3588 0080 3B       		.uleb128 0x3b
 3589 0081 05       		.uleb128 0x5
 3590 0082 01       		.uleb128 0x1
 3591 0083 13       		.uleb128 0x13
 3592 0084 00       		.byte	0
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 99


 3593 0085 00       		.byte	0
 3594 0086 0B       		.uleb128 0xb
 3595 0087 01       		.uleb128 0x1
 3596 0088 01       		.byte	0x1
 3597 0089 49       		.uleb128 0x49
 3598 008a 13       		.uleb128 0x13
 3599 008b 01       		.uleb128 0x1
 3600 008c 13       		.uleb128 0x13
 3601 008d 00       		.byte	0
 3602 008e 00       		.byte	0
 3603 008f 0C       		.uleb128 0xc
 3604 0090 21       		.uleb128 0x21
 3605 0091 00       		.byte	0
 3606 0092 49       		.uleb128 0x49
 3607 0093 13       		.uleb128 0x13
 3608 0094 2F       		.uleb128 0x2f
 3609 0095 0B       		.uleb128 0xb
 3610 0096 00       		.byte	0
 3611 0097 00       		.byte	0
 3612 0098 0D       		.uleb128 0xd
 3613 0099 2E       		.uleb128 0x2e
 3614 009a 00       		.byte	0
 3615 009b 3F       		.uleb128 0x3f
 3616 009c 19       		.uleb128 0x19
 3617 009d 03       		.uleb128 0x3
 3618 009e 0E       		.uleb128 0xe
 3619 009f 3A       		.uleb128 0x3a
 3620 00a0 0B       		.uleb128 0xb
 3621 00a1 3B       		.uleb128 0x3b
 3622 00a2 0B       		.uleb128 0xb
 3623 00a3 27       		.uleb128 0x27
 3624 00a4 19       		.uleb128 0x19
 3625 00a5 11       		.uleb128 0x11
 3626 00a6 01       		.uleb128 0x1
 3627 00a7 12       		.uleb128 0x12
 3628 00a8 06       		.uleb128 0x6
 3629 00a9 40       		.uleb128 0x40
 3630 00aa 18       		.uleb128 0x18
 3631 00ab 9642     		.uleb128 0x2116
 3632 00ad 19       		.uleb128 0x19
 3633 00ae 00       		.byte	0
 3634 00af 00       		.byte	0
 3635 00b0 0E       		.uleb128 0xe
 3636 00b1 2E       		.uleb128 0x2e
 3637 00b2 01       		.byte	0x1
 3638 00b3 3F       		.uleb128 0x3f
 3639 00b4 19       		.uleb128 0x19
 3640 00b5 03       		.uleb128 0x3
 3641 00b6 0E       		.uleb128 0xe
 3642 00b7 3A       		.uleb128 0x3a
 3643 00b8 0B       		.uleb128 0xb
 3644 00b9 3B       		.uleb128 0x3b
 3645 00ba 05       		.uleb128 0x5
 3646 00bb 27       		.uleb128 0x27
 3647 00bc 19       		.uleb128 0x19
 3648 00bd 11       		.uleb128 0x11
 3649 00be 01       		.uleb128 0x1
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 100


 3650 00bf 12       		.uleb128 0x12
 3651 00c0 06       		.uleb128 0x6
 3652 00c1 40       		.uleb128 0x40
 3653 00c2 18       		.uleb128 0x18
 3654 00c3 9642     		.uleb128 0x2116
 3655 00c5 19       		.uleb128 0x19
 3656 00c6 01       		.uleb128 0x1
 3657 00c7 13       		.uleb128 0x13
 3658 00c8 00       		.byte	0
 3659 00c9 00       		.byte	0
 3660 00ca 0F       		.uleb128 0xf
 3661 00cb 34       		.uleb128 0x34
 3662 00cc 00       		.byte	0
 3663 00cd 03       		.uleb128 0x3
 3664 00ce 0E       		.uleb128 0xe
 3665 00cf 3A       		.uleb128 0x3a
 3666 00d0 0B       		.uleb128 0xb
 3667 00d1 3B       		.uleb128 0x3b
 3668 00d2 05       		.uleb128 0x5
 3669 00d3 49       		.uleb128 0x49
 3670 00d4 13       		.uleb128 0x13
 3671 00d5 02       		.uleb128 0x2
 3672 00d6 18       		.uleb128 0x18
 3673 00d7 00       		.byte	0
 3674 00d8 00       		.byte	0
 3675 00d9 10       		.uleb128 0x10
 3676 00da 34       		.uleb128 0x34
 3677 00db 00       		.byte	0
 3678 00dc 03       		.uleb128 0x3
 3679 00dd 08       		.uleb128 0x8
 3680 00de 3A       		.uleb128 0x3a
 3681 00df 0B       		.uleb128 0xb
 3682 00e0 3B       		.uleb128 0x3b
 3683 00e1 05       		.uleb128 0x5
 3684 00e2 49       		.uleb128 0x49
 3685 00e3 13       		.uleb128 0x13
 3686 00e4 02       		.uleb128 0x2
 3687 00e5 18       		.uleb128 0x18
 3688 00e6 00       		.byte	0
 3689 00e7 00       		.byte	0
 3690 00e8 11       		.uleb128 0x11
 3691 00e9 26       		.uleb128 0x26
 3692 00ea 00       		.byte	0
 3693 00eb 49       		.uleb128 0x49
 3694 00ec 13       		.uleb128 0x13
 3695 00ed 00       		.byte	0
 3696 00ee 00       		.byte	0
 3697 00ef 12       		.uleb128 0x12
 3698 00f0 2E       		.uleb128 0x2e
 3699 00f1 01       		.byte	0x1
 3700 00f2 3F       		.uleb128 0x3f
 3701 00f3 19       		.uleb128 0x19
 3702 00f4 03       		.uleb128 0x3
 3703 00f5 0E       		.uleb128 0xe
 3704 00f6 3A       		.uleb128 0x3a
 3705 00f7 0B       		.uleb128 0xb
 3706 00f8 3B       		.uleb128 0x3b
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 101


 3707 00f9 05       		.uleb128 0x5
 3708 00fa 27       		.uleb128 0x27
 3709 00fb 19       		.uleb128 0x19
 3710 00fc 11       		.uleb128 0x11
 3711 00fd 01       		.uleb128 0x1
 3712 00fe 12       		.uleb128 0x12
 3713 00ff 06       		.uleb128 0x6
 3714 0100 40       		.uleb128 0x40
 3715 0101 18       		.uleb128 0x18
 3716 0102 9742     		.uleb128 0x2117
 3717 0104 19       		.uleb128 0x19
 3718 0105 01       		.uleb128 0x1
 3719 0106 13       		.uleb128 0x13
 3720 0107 00       		.byte	0
 3721 0108 00       		.byte	0
 3722 0109 13       		.uleb128 0x13
 3723 010a 05       		.uleb128 0x5
 3724 010b 00       		.byte	0
 3725 010c 03       		.uleb128 0x3
 3726 010d 0E       		.uleb128 0xe
 3727 010e 3A       		.uleb128 0x3a
 3728 010f 0B       		.uleb128 0xb
 3729 0110 3B       		.uleb128 0x3b
 3730 0111 05       		.uleb128 0x5
 3731 0112 49       		.uleb128 0x49
 3732 0113 13       		.uleb128 0x13
 3733 0114 02       		.uleb128 0x2
 3734 0115 18       		.uleb128 0x18
 3735 0116 00       		.byte	0
 3736 0117 00       		.byte	0
 3737 0118 14       		.uleb128 0x14
 3738 0119 2E       		.uleb128 0x2e
 3739 011a 00       		.byte	0
 3740 011b 3F       		.uleb128 0x3f
 3741 011c 19       		.uleb128 0x19
 3742 011d 03       		.uleb128 0x3
 3743 011e 0E       		.uleb128 0xe
 3744 011f 3A       		.uleb128 0x3a
 3745 0120 0B       		.uleb128 0xb
 3746 0121 3B       		.uleb128 0x3b
 3747 0122 05       		.uleb128 0x5
 3748 0123 27       		.uleb128 0x27
 3749 0124 19       		.uleb128 0x19
 3750 0125 11       		.uleb128 0x11
 3751 0126 01       		.uleb128 0x1
 3752 0127 12       		.uleb128 0x12
 3753 0128 06       		.uleb128 0x6
 3754 0129 40       		.uleb128 0x40
 3755 012a 18       		.uleb128 0x18
 3756 012b 9642     		.uleb128 0x2116
 3757 012d 19       		.uleb128 0x19
 3758 012e 00       		.byte	0
 3759 012f 00       		.byte	0
 3760 0130 15       		.uleb128 0x15
 3761 0131 2E       		.uleb128 0x2e
 3762 0132 01       		.byte	0x1
 3763 0133 3F       		.uleb128 0x3f
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 102


 3764 0134 19       		.uleb128 0x19
 3765 0135 03       		.uleb128 0x3
 3766 0136 0E       		.uleb128 0xe
 3767 0137 3A       		.uleb128 0x3a
 3768 0138 0B       		.uleb128 0xb
 3769 0139 3B       		.uleb128 0x3b
 3770 013a 05       		.uleb128 0x5
 3771 013b 27       		.uleb128 0x27
 3772 013c 19       		.uleb128 0x19
 3773 013d 49       		.uleb128 0x49
 3774 013e 13       		.uleb128 0x13
 3775 013f 11       		.uleb128 0x11
 3776 0140 01       		.uleb128 0x1
 3777 0141 12       		.uleb128 0x12
 3778 0142 06       		.uleb128 0x6
 3779 0143 40       		.uleb128 0x40
 3780 0144 18       		.uleb128 0x18
 3781 0145 9642     		.uleb128 0x2116
 3782 0147 19       		.uleb128 0x19
 3783 0148 01       		.uleb128 0x1
 3784 0149 13       		.uleb128 0x13
 3785 014a 00       		.byte	0
 3786 014b 00       		.byte	0
 3787 014c 16       		.uleb128 0x16
 3788 014d 2E       		.uleb128 0x2e
 3789 014e 00       		.byte	0
 3790 014f 03       		.uleb128 0x3
 3791 0150 0E       		.uleb128 0xe
 3792 0151 3A       		.uleb128 0x3a
 3793 0152 0B       		.uleb128 0xb
 3794 0153 3B       		.uleb128 0x3b
 3795 0154 05       		.uleb128 0x5
 3796 0155 27       		.uleb128 0x27
 3797 0156 19       		.uleb128 0x19
 3798 0157 11       		.uleb128 0x11
 3799 0158 01       		.uleb128 0x1
 3800 0159 12       		.uleb128 0x12
 3801 015a 06       		.uleb128 0x6
 3802 015b 40       		.uleb128 0x40
 3803 015c 18       		.uleb128 0x18
 3804 015d 9642     		.uleb128 0x2116
 3805 015f 19       		.uleb128 0x19
 3806 0160 00       		.byte	0
 3807 0161 00       		.byte	0
 3808 0162 17       		.uleb128 0x17
 3809 0163 2E       		.uleb128 0x2e
 3810 0164 00       		.byte	0
 3811 0165 03       		.uleb128 0x3
 3812 0166 0E       		.uleb128 0xe
 3813 0167 3A       		.uleb128 0x3a
 3814 0168 0B       		.uleb128 0xb
 3815 0169 3B       		.uleb128 0x3b
 3816 016a 05       		.uleb128 0x5
 3817 016b 27       		.uleb128 0x27
 3818 016c 19       		.uleb128 0x19
 3819 016d 11       		.uleb128 0x11
 3820 016e 01       		.uleb128 0x1
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 103


 3821 016f 12       		.uleb128 0x12
 3822 0170 06       		.uleb128 0x6
 3823 0171 40       		.uleb128 0x40
 3824 0172 18       		.uleb128 0x18
 3825 0173 9742     		.uleb128 0x2117
 3826 0175 19       		.uleb128 0x19
 3827 0176 00       		.byte	0
 3828 0177 00       		.byte	0
 3829 0178 18       		.uleb128 0x18
 3830 0179 34       		.uleb128 0x34
 3831 017a 00       		.byte	0
 3832 017b 03       		.uleb128 0x3
 3833 017c 0E       		.uleb128 0xe
 3834 017d 3A       		.uleb128 0x3a
 3835 017e 0B       		.uleb128 0xb
 3836 017f 3B       		.uleb128 0x3b
 3837 0180 0B       		.uleb128 0xb
 3838 0181 49       		.uleb128 0x49
 3839 0182 13       		.uleb128 0x13
 3840 0183 02       		.uleb128 0x2
 3841 0184 18       		.uleb128 0x18
 3842 0185 00       		.byte	0
 3843 0186 00       		.byte	0
 3844 0187 00       		.byte	0
 3845              		.section	.debug_aranges,"",%progbits
 3846 0000 94000000 		.4byte	0x94
 3847 0004 0200     		.2byte	0x2
 3848 0006 00000000 		.4byte	.Ldebug_info0
 3849 000a 04       		.byte	0x4
 3850 000b 00       		.byte	0
 3851 000c 0000     		.2byte	0
 3852 000e 0000     		.2byte	0
 3853 0010 00000000 		.4byte	.LFB0
 3854 0014 7C020000 		.4byte	.LFE0-.LFB0
 3855 0018 00000000 		.4byte	.LFB1
 3856 001c 00030000 		.4byte	.LFE1-.LFB1
 3857 0020 00000000 		.4byte	.LFB2
 3858 0024 B0000000 		.4byte	.LFE2-.LFB2
 3859 0028 00000000 		.4byte	.LFB3
 3860 002c 64010000 		.4byte	.LFE3-.LFB3
 3861 0030 00000000 		.4byte	.LFB4
 3862 0034 0C000000 		.4byte	.LFE4-.LFB4
 3863 0038 00000000 		.4byte	.LFB5
 3864 003c 58010000 		.4byte	.LFE5-.LFB5
 3865 0040 00000000 		.4byte	.LFB6
 3866 0044 5C000000 		.4byte	.LFE6-.LFB6
 3867 0048 00000000 		.4byte	.LFB7
 3868 004c D4000000 		.4byte	.LFE7-.LFB7
 3869 0050 00000000 		.4byte	.LFB8
 3870 0054 68000000 		.4byte	.LFE8-.LFB8
 3871 0058 00000000 		.4byte	.LFB9
 3872 005c 90000000 		.4byte	.LFE9-.LFB9
 3873 0060 00000000 		.4byte	.LFB10
 3874 0064 40000000 		.4byte	.LFE10-.LFB10
 3875 0068 00000000 		.4byte	.LFB11
 3876 006c 90000000 		.4byte	.LFE11-.LFB11
 3877 0070 00000000 		.4byte	.LFB12
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 104


 3878 0074 80020000 		.4byte	.LFE12-.LFB12
 3879 0078 00000000 		.4byte	.LFB13
 3880 007c 88010000 		.4byte	.LFE13-.LFB13
 3881 0080 00000000 		.4byte	.LFB14
 3882 0084 D4000000 		.4byte	.LFE14-.LFB14
 3883 0088 00000000 		.4byte	.LFB15
 3884 008c 54000000 		.4byte	.LFE15-.LFB15
 3885 0090 00000000 		.4byte	0
 3886 0094 00000000 		.4byte	0
 3887              		.section	.debug_ranges,"",%progbits
 3888              	.Ldebug_ranges0:
 3889 0000 00000000 		.4byte	.LFB0
 3890 0004 7C020000 		.4byte	.LFE0
 3891 0008 00000000 		.4byte	.LFB1
 3892 000c 00030000 		.4byte	.LFE1
 3893 0010 00000000 		.4byte	.LFB2
 3894 0014 B0000000 		.4byte	.LFE2
 3895 0018 00000000 		.4byte	.LFB3
 3896 001c 64010000 		.4byte	.LFE3
 3897 0020 00000000 		.4byte	.LFB4
 3898 0024 0C000000 		.4byte	.LFE4
 3899 0028 00000000 		.4byte	.LFB5
 3900 002c 58010000 		.4byte	.LFE5
 3901 0030 00000000 		.4byte	.LFB6
 3902 0034 5C000000 		.4byte	.LFE6
 3903 0038 00000000 		.4byte	.LFB7
 3904 003c D4000000 		.4byte	.LFE7
 3905 0040 00000000 		.4byte	.LFB8
 3906 0044 68000000 		.4byte	.LFE8
 3907 0048 00000000 		.4byte	.LFB9
 3908 004c 90000000 		.4byte	.LFE9
 3909 0050 00000000 		.4byte	.LFB10
 3910 0054 40000000 		.4byte	.LFE10
 3911 0058 00000000 		.4byte	.LFB11
 3912 005c 90000000 		.4byte	.LFE11
 3913 0060 00000000 		.4byte	.LFB12
 3914 0064 80020000 		.4byte	.LFE12
 3915 0068 00000000 		.4byte	.LFB13
 3916 006c 88010000 		.4byte	.LFE13
 3917 0070 00000000 		.4byte	.LFB14
 3918 0074 D4000000 		.4byte	.LFE14
 3919 0078 00000000 		.4byte	.LFB15
 3920 007c 54000000 		.4byte	.LFE15
 3921 0080 00000000 		.4byte	0
 3922 0084 00000000 		.4byte	0
 3923              		.section	.debug_line,"",%progbits
 3924              	.Ldebug_line0:
 3925 0000 74030000 		.section	.debug_str,"MS",%progbits,1
 3925      02004D00 
 3925      00000201 
 3925      FB0E0D00 
 3925      01010101 
 3926              	.LASF10:
 3927 0000 75696E74 		.ascii	"uint16\000"
 3927      313600
 3928              	.LASF80:
 3929 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 105


 3929      48696253 
 3929      6C705265 
 3929      73746F72 
 3929      6500
 3930              	.LASF43:
 3931 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3931      75705472 
 3931      696D3000 
 3932              	.LASF44:
 3933 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3933      75705472 
 3933      696D3100 
 3934              	.LASF20:
 3935 0031 6D617374 		.ascii	"masterClkSrc\000"
 3935      6572436C 
 3935      6B537263 
 3935      00
 3936              	.LASF56:
 3937 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3937      4D5F4241 
 3937      434B5550 
 3937      5F535452 
 3937      55435400 
 3938              	.LASF28:
 3939 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3939      796E6344 
 3939      697600
 3940              	.LASF60:
 3941 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3941      52657374 
 3941      6F726543 
 3941      6C6F636B 
 3941      7300
 3942              	.LASF7:
 3943 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3943      206C6F6E 
 3943      6720756E 
 3943      7369676E 
 3943      65642069 
 3944              	.LASF81:
 3945 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3945      4876694C 
 3945      76695361 
 3945      76654469 
 3945      7361626C 
 3946              	.LASF71:
 3947 009c 746D7053 		.ascii	"tmpStatus\000"
 3947      74617475 
 3947      7300
 3948              	.LASF49:
 3949 00a6 6C766961 		.ascii	"lviaTrip\000"
 3949      54726970 
 3949      00
 3950              	.LASF22:
 3951 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3951      7362436C 
 3951      6B00
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 106


 3952              	.LASF77:
 3953 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3953      46747753 
 3953      6574496E 
 3953      74657276 
 3953      616C00
 3954              	.LASF50:
 3955 00cc 68766961 		.ascii	"hviaEn\000"
 3955      456E00
 3956              	.LASF36:
 3957 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3957      6F776572 
 3957      4D6F6465 
 3957      00
 3958              	.LASF6:
 3959 00e0 6C6F6E67 		.ascii	"long long int\000"
 3959      206C6F6E 
 3959      6720696E 
 3959      7400
 3960              	.LASF0:
 3961 00ee 7369676E 		.ascii	"signed char\000"
 3961      65642063 
 3961      68617200 
 3962              	.LASF29:
 3963 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3963      75734469 
 3963      7600
 3964              	.LASF65:
 3965 0104 696E7465 		.ascii	"interruptState\000"
 3965      72727570 
 3965      74537461 
 3965      746500
 3966              	.LASF27:
 3967 0113 696D6F32 		.ascii	"imo2x\000"
 3967      7800
 3968              	.LASF4:
 3969 0119 6C6F6E67 		.ascii	"long int\000"
 3969      20696E74 
 3969      00
 3970              	.LASF82:
 3971 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3971      4876694C 
 3971      76695265 
 3971      73746F72 
 3971      6500
 3972              	.LASF9:
 3973 0134 75696E74 		.ascii	"uint8\000"
 3973      3800
 3974              	.LASF13:
 3975 013a 646F7562 		.ascii	"double\000"
 3975      6C6500
 3976              	.LASF87:
 3977 0141 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3977      6E657261 
 3977      7465645F 
 3977      536F7572 
 3977      63655C50 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 107


 3978              	.LASF11:
 3979 0161 75696E74 		.ascii	"uint32\000"
 3979      333200
 3980              	.LASF31:
 3981 0168 786D687A 		.ascii	"xmhzEnableState\000"
 3981      456E6162 
 3981      6C655374 
 3981      61746500 
 3982              	.LASF73:
 3983 0178 4379506D 		.ascii	"CyPmHibRestore\000"
 3983      48696252 
 3983      6573746F 
 3983      726500
 3984              	.LASF69:
 3985 0187 6D61736B 		.ascii	"mask\000"
 3985      00
 3986              	.LASF53:
 3987 018c 696D6F41 		.ascii	"imoActFreq\000"
 3987      63744672 
 3987      657100
 3988              	.LASF8:
 3989 0197 756E7369 		.ascii	"unsigned int\000"
 3989      676E6564 
 3989      20696E74 
 3989      00
 3990              	.LASF45:
 3991 01a4 73636374 		.ascii	"scctData\000"
 3991      44617461 
 3991      00
 3992              	.LASF21:
 3993 01ad 696D6F46 		.ascii	"imoFreq\000"
 3993      72657100 
 3994              	.LASF5:
 3995 01b5 6C6F6E67 		.ascii	"long unsigned int\000"
 3995      20756E73 
 3995      69676E65 
 3995      6420696E 
 3995      7400
 3996              	.LASF46:
 3997 01c7 6C766964 		.ascii	"lvidEn\000"
 3997      456E00
 3998              	.LASF34:
 3999 01ce 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3999      436C6F63 
 3999      6B426163 
 3999      6B757053 
 3999      74727563 
 4000              	.LASF35:
 4001 01e4 6379506D 		.ascii	"cyPmBackupStruct\000"
 4001      4261636B 
 4001      75705374 
 4001      72756374 
 4001      00
 4002              	.LASF33:
 4003 01f5 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 4003      4D5F434C 
 4003      4F434B5F 
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 108


 4003      4241434B 
 4003      55505F53 
 4004              	.LASF3:
 4005 020f 73686F72 		.ascii	"short unsigned int\000"
 4005      7420756E 
 4005      7369676E 
 4005      65642069 
 4005      6E7400
 4006              	.LASF75:
 4007 0222 63747749 		.ascii	"ctwInterval\000"
 4007      6E746572 
 4007      76616C00 
 4008              	.LASF40:
 4009 022e 77616B65 		.ascii	"wakeupCfg0\000"
 4009      75704366 
 4009      673000
 4010              	.LASF41:
 4011 0239 77616B65 		.ascii	"wakeupCfg1\000"
 4011      75704366 
 4011      673100
 4012              	.LASF42:
 4013 0244 77616B65 		.ascii	"wakeupCfg2\000"
 4013      75704366 
 4013      673200
 4014              	.LASF58:
 4015 024f 636C6B42 		.ascii	"clkBusDivTmp\000"
 4015      75734469 
 4015      76546D70 
 4015      00
 4016              	.LASF55:
 4017 025c 626F6F73 		.ascii	"boostRefExt\000"
 4017      74526566 
 4017      45787400 
 4018              	.LASF26:
 4019 0268 636C6B49 		.ascii	"clkImoSrc\000"
 4019      6D6F5372 
 4019      6300
 4020              	.LASF66:
 4021 0272 4379506D 		.ascii	"CyPmSaveClocks\000"
 4021      53617665 
 4021      436C6F63 
 4021      6B7300
 4022              	.LASF39:
 4023 0281 736C7054 		.ascii	"slpTrBypass\000"
 4023      72427970 
 4023      61737300 
 4024              	.LASF17:
 4025 028d 73697A65 		.ascii	"sizetype\000"
 4025      74797065 
 4025      00
 4026              	.LASF68:
 4027 0296 4379506D 		.ascii	"CyPmHibernateEx\000"
 4027      48696265 
 4027      726E6174 
 4027      65457800 
 4028              	.LASF59:
 4029 02a6 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 109


 4029      496D6F46 
 4029      7265714D 
 4029      687A3252 
 4029      656700
 4030              	.LASF18:
 4031 02b9 656E436C 		.ascii	"enClkA\000"
 4031      6B4100
 4032              	.LASF19:
 4033 02c0 656E436C 		.ascii	"enClkD\000"
 4033      6B4400
 4034              	.LASF63:
 4035 02c7 77616B65 		.ascii	"wakeupSource\000"
 4035      7570536F 
 4035      75726365 
 4035      00
 4036              	.LASF86:
 4037 02d4 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 4037      4320342E 
 4037      392E3320 
 4037      32303135 
 4037      30333033 
 4038 0307 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 4038      20726576 
 4038      6973696F 
 4038      6E203232 
 4038      31323230 
 4039 033a 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 4039      66756E63 
 4039      74696F6E 
 4039      2D736563 
 4039      74696F6E 
 4040              	.LASF25:
 4041 0362 696D6F43 		.ascii	"imoClkSrc\000"
 4041      6C6B5372 
 4041      6300
 4042              	.LASF12:
 4043 036c 666C6F61 		.ascii	"float\000"
 4043      7400
 4044              	.LASF64:
 4045 0372 4379506D 		.ascii	"CyPmSleep\000"
 4045      536C6565 
 4045      7000
 4046              	.LASF51:
 4047 037c 6C766964 		.ascii	"lvidRst\000"
 4047      52737400 
 4048              	.LASF61:
 4049 0384 4379506D 		.ascii	"CyPmAltAct\000"
 4049      416C7441 
 4049      637400
 4050              	.LASF16:
 4051 038f 72656738 		.ascii	"reg8\000"
 4051      00
 4052              	.LASF76:
 4053 0394 4379506D 		.ascii	"CyPmOppsSet\000"
 4053      4F707073 
 4053      53657400 
 4054              	.LASF1:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 110


 4055 03a0 756E7369 		.ascii	"unsigned char\000"
 4055      676E6564 
 4055      20636861 
 4055      7200
 4056              	.LASF84:
 4057 03ae 6379506D 		.ascii	"cyPmClockBackup\000"
 4057      436C6F63 
 4057      6B426163 
 4057      6B757000 
 4058              	.LASF30:
 4059 03be 706C6C45 		.ascii	"pllEnableState\000"
 4059      6E61626C 
 4059      65537461 
 4059      746500
 4060              	.LASF37:
 4061 03cd 696C6F31 		.ascii	"ilo1kEnable\000"
 4061      6B456E61 
 4061      626C6500 
 4062              	.LASF2:
 4063 03d9 73686F72 		.ascii	"short int\000"
 4063      7420696E 
 4063      7400
 4064              	.LASF79:
 4065 03e3 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4065      48696253 
 4065      6C705361 
 4065      76655365 
 4065      7400
 4066              	.LASF38:
 4067 03f5 696C6F31 		.ascii	"ilo100kEnable\000"
 4067      30306B45 
 4067      6E61626C 
 4067      6500
 4068              	.LASF14:
 4069 0403 63686172 		.ascii	"char\000"
 4069      00
 4070              	.LASF54:
 4071 0408 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4071      63744672 
 4071      65713132 
 4071      4D687A00 
 4072              	.LASF85:
 4073 0418 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4073      496D6F46 
 4073      72657152 
 4073      6567324D 
 4073      687A00
 4074              	.LASF67:
 4075 042b 4379506D 		.ascii	"CyPmHibernate\000"
 4075      48696265 
 4075      726E6174 
 4075      6500
 4076              	.LASF78:
 4077 0439 66747749 		.ascii	"ftwInterval\000"
 4077      6E746572 
 4077      76616C00 
 4078              	.LASF88:
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 111


 4079 0445 5C5C4441 		.ascii	"\\\\DATA\\Folder Redirection\\faithc\\Desktop\\FAIT"
 4079      54415C46 
 4079      6F6C6465 
 4079      72205265 
 4079      64697265 
 4080 0472 48532052 		.ascii	"HS RELEASED FIRMWARE\\SirenProject200W_RevF\\SirenP"
 4080      454C4541 
 4080      53454420 
 4080      4649524D 
 4080      57415245 
 4081 04a3 726F6A65 		.ascii	"roject200W_RevD\\ReleaseVersion.cydsn\000"
 4081      63743230 
 4081      30575F52 
 4081      6576445C 
 4081      52656C65 
 4082              	.LASF89:
 4083 04c8 4379506D 		.ascii	"CyPmReadStatus\000"
 4083      52656164 
 4083      53746174 
 4083      757300
 4084              	.LASF32:
 4085 04d7 636C6B44 		.ascii	"clkDistDelay\000"
 4085      69737444 
 4085      656C6179 
 4085      00
 4086              	.LASF74:
 4087 04e4 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4087      43747753 
 4087      6574496E 
 4087      74657276 
 4087      616C00
 4088              	.LASF57:
 4089 04f7 73746174 		.ascii	"status\000"
 4089      757300
 4090              	.LASF48:
 4091 04fe 6C766961 		.ascii	"lviaEn\000"
 4091      456E00
 4092              	.LASF72:
 4093 0505 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4093      48696253 
 4093      61766553 
 4093      657400
 4094              	.LASF62:
 4095 0514 77616B65 		.ascii	"wakeupTime\000"
 4095      75705469 
 4095      6D6500
 4096              	.LASF15:
 4097 051f 63797374 		.ascii	"cystatus\000"
 4097      61747573 
 4097      00
 4098              	.LASF23:
 4099 0528 666C6173 		.ascii	"flashWaitCycles\000"
 4099      68576169 
 4099      74437963 
 4099      6C657300 
 4100              	.LASF52:
 4101 0538 6C766961 		.ascii	"lviaRst\000"
ARM GAS  C:\Users\faithc\AppData\Local\Temp\ccIXSjEv.s 			page 112


 4101      52737400 
 4102              	.LASF83:
 4103 0540 6379506D 		.ascii	"cyPmBackup\000"
 4103      4261636B 
 4103      757000
 4104              	.LASF47:
 4105 054b 6C766964 		.ascii	"lvidTrip\000"
 4105      54726970 
 4105      00
 4106              	.LASF24:
 4107 0554 696D6F45 		.ascii	"imoEnable\000"
 4107      6E61626C 
 4107      6500
 4108              	.LASF70:
 4109 055e 696E7465 		.ascii	"interruptStatus\000"
 4109      72727570 
 4109      74537461 
 4109      74757300 
 4110              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
