[03/12 15:20:00      0s] 
[03/12 15:20:00      0s] Cadence Innovus(TM) Implementation System.
[03/12 15:20:00      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/12 15:20:00      0s] 
[03/12 15:20:00      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[03/12 15:20:00      0s] Options:	
[03/12 15:20:00      0s] Date:		Wed Mar 12 15:20:00 2025
[03/12 15:20:00      0s] Host:		5013-w38 (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[03/12 15:20:00      0s] OS:		Rocky Linux 8.8 (Green Obsidian)
[03/12 15:20:00      0s] 
[03/12 15:20:00      0s] License:
[03/12 15:20:00      0s] 		[15:20:00.216897] Configured Lic search path (21.01-s002): /CMC/tools/licenses/cadence.license

[03/12 15:20:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/12 15:20:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/12 15:20:09      7s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/12 15:20:11      8s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[03/12 15:20:11      8s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[03/12 15:20:11      8s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[03/12 15:20:11      8s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[03/12 15:20:11      8s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[03/12 15:20:11      8s] @(#)CDS: CPE v21.17-s068
[03/12 15:20:11      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[03/12 15:20:11      8s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[03/12 15:20:11      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/12 15:20:11      8s] @(#)CDS: RCDB 11.15.0
[03/12 15:20:11      8s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[03/12 15:20:11      8s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[03/12 15:20:11      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj.

[03/12 15:20:11      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/12 15:20:12      9s] 
[03/12 15:20:12      9s] **INFO:  MMMC transition support version v31-84 
[03/12 15:20:12      9s] 
[03/12 15:20:12      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/12 15:20:12      9s] <CMD> suppressMessage ENCEXT-2799
[03/12 15:20:12      9s] <CMD> win
[03/12 15:22:14     18s] <CMD> set init_gnd_net VSS
[03/12 15:22:14     18s] <CMD> set init_lef_file {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/gsclib045_multibitsDFF.lef ../LEF/giolib045.lef}
[03/12 15:22:14     18s] <CMD> set init_verilog ../Synthesized/polynomial_top.v
[03/12 15:22:14     18s] <CMD> set init_mmmc_file Slow.view
[03/12 15:22:14     18s] <CMD> set init_io_file polynomial.io.prov
[03/12 15:22:14     18s] <CMD> set init_top_cell polynomial_top
[03/12 15:22:14     18s] <CMD> set init_pwr_net VDD
[03/12 15:22:14     18s] <CMD> init_design
[03/12 15:22:14     18s] #% Begin Load MMMC data ... (date=03/12 15:22:14, mem=994.2M)
[03/12 15:22:14     18s] #% End Load MMMC data ... (date=03/12 15:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=994.8M, current mem=994.8M)
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Loading LEF file ../LEF/gsclib045_tech.lef ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Loading LEF file ../LEF/gsclib045_macro.lef ...
[03/12 15:22:14     18s] Set DBUPerIGU to M2 pitch 400.
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Loading LEF file ../LEF/gsclib045_multibitsDFF.lef ...
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-58' for more detail.
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Loading LEF file ../LEF/giolib045.lef ...
[03/12 15:22:14     18s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/12 15:22:14     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/12 15:22:14     18s] Type 'man IMPLF-61' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-201' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:22:14     18s] Type 'man IMPLF-200' for more detail.
[03/12 15:22:14     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/12 15:22:14     18s] To increase the message display limit, refer to the product command reference manual.
[03/12 15:22:14     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/12 15:22:14     18s] Loading view definition file from Slow.view
[03/12 15:22:14     18s] Reading Slow timing library '/home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/pads_SS_s1vg.lib' ...
[03/12 15:22:14     18s] Read 8 cells in library 'giolib045' 
[03/12 15:22:14     18s] Reading Slow timing library '/home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib' ...
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
[03/12 15:22:14     18s] Read 481 cells in library 'slow_vdd1v0' 
[03/12 15:22:14     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1061.3M, current mem=1016.3M)
[03/12 15:22:14     18s] *** End library_loading (cpu=0.00min, real=0.00min, mem=24.5M, fe_cpu=0.31min, fe_real=2.23min, fe_mem=1043.1M) ***
[03/12 15:22:14     18s] #% Begin Load netlist data ... (date=03/12 15:22:14, mem=1015.3M)
[03/12 15:22:14     18s] *** Begin netlist parsing (mem=1043.1M) ***
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[03/12 15:22:14     18s] Type 'man IMPVL-159' for more detail.
[03/12 15:22:14     18s] Created 489 new cells from 2 timing libraries.
[03/12 15:22:14     18s] Reading netlist ...
[03/12 15:22:14     18s] Backslashed names will retain backslash and a trailing blank character.
[03/12 15:22:14     18s] Reading verilog netlist '../Synthesized/polynomial_top.v'
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] *** Memory Usage v#1 (Current mem = 1043.145M, initial mem = 486.898M) ***
[03/12 15:22:14     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.1M) ***
[03/12 15:22:14     18s] #% End Load netlist data ... (date=03/12 15:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.9M, current mem=1023.9M)
[03/12 15:22:14     18s] Set top cell to polynomial_top.
[03/12 15:22:14     18s] Hooked 489 DB cells to tlib cells.
[03/12 15:22:14     18s] ** Removed 4 unused lib cells.
[03/12 15:22:14     18s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.3M, current mem=1033.3M)
[03/12 15:22:14     18s] Starting recursive module instantiation check.
[03/12 15:22:14     18s] No recursion found.
[03/12 15:22:14     18s] Building hierarchical netlist for Cell polynomial_top ...
[03/12 15:22:14     18s] *** Netlist is unique.
[03/12 15:22:14     18s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[03/12 15:22:14     18s] ** info: there are 607 modules.
[03/12 15:22:14     18s] ** info: there are 426 stdCell insts.
[03/12 15:22:14     18s] ** info: there are 34 Pad insts.
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] *** Memory Usage v#1 (Current mem = 1098.059M, initial mem = 486.898M) ***
[03/12 15:22:14     18s] Reading IO assignment file "polynomial.io.prov" ...
[03/12 15:22:14     18s] Adjusting Core to Bottom to: 0.1600.
[03/12 15:22:14     18s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:22:14     18s] Type 'man IMPFP-3961' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:22:14     18s] Type 'man IMPFP-3961' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:22:14     18s] Type 'man IMPFP-3961' for more detail.
[03/12 15:22:14     18s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:22:14     18s] Type 'man IMPFP-3961' for more detail.
[03/12 15:22:14     18s] Start create_tracks
[03/12 15:22:14     18s] Extraction setup Started 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Trim Metal Layers:
[03/12 15:22:14     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/12 15:22:14     18s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/12 15:22:14     18s] Type 'man IMPEXT-6202' for more detail.
[03/12 15:22:14     18s] Reading Capacitance Table File /CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[03/12 15:22:14     18s] Cap table was created using Encounter 09.11-s082_1.
[03/12 15:22:14     18s] Process name: gpdk045.
[03/12 15:22:14     18s] **WARN: (IMPEXT-2662):	Cap table /CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[03/12 15:22:14     18s] Summary of Active RC-Corners : 
[03/12 15:22:14     18s]  
[03/12 15:22:14     18s]  Analysis View: Slow
[03/12 15:22:14     18s]     RC-Corner Name        : basic
[03/12 15:22:14     18s]     RC-Corner Index       : 0
[03/12 15:22:14     18s]     RC-Corner Temperature : 125 Celsius
[03/12 15:22:14     18s]     RC-Corner Cap Table   : '/CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[03/12 15:22:14     18s]     RC-Corner PreRoute Res Factor         : 1
[03/12 15:22:14     18s]     RC-Corner PreRoute Cap Factor         : 1
[03/12 15:22:14     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/12 15:22:14     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/12 15:22:14     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/12 15:22:14     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/12 15:22:14     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:22:14     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:22:14     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/12 15:22:14     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/12 15:22:14     18s]     RC-Corner Technology file: '/CMC/kits/GPDK045/gsclib045_svt_v4.7/gsclib045/qrc/qx/gpdk045.tch'
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] Trim Metal Layers:
[03/12 15:22:14     18s] LayerId::1 widthSet size::4
[03/12 15:22:14     18s] LayerId::2 widthSet size::4
[03/12 15:22:14     18s] LayerId::3 widthSet size::4
[03/12 15:22:14     18s] LayerId::4 widthSet size::4
[03/12 15:22:14     18s] LayerId::5 widthSet size::4
[03/12 15:22:14     18s] LayerId::6 widthSet size::4
[03/12 15:22:14     18s] LayerId::7 widthSet size::4
[03/12 15:22:14     18s] LayerId::8 widthSet size::4
[03/12 15:22:14     18s] LayerId::9 widthSet size::4
[03/12 15:22:14     18s] LayerId::10 widthSet size::4
[03/12 15:22:14     18s] LayerId::11 widthSet size::3
[03/12 15:22:14     18s] Updating RC grid for preRoute extraction ...
[03/12 15:22:14     18s] eee: pegSigSF::1.070000
[03/12 15:22:14     18s] Initializing multi-corner resistance tables ...
[03/12 15:22:14     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:22:14     18s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:22:14     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:22:14     18s] *Info: initialize multi-corner CTS.
[03/12 15:22:14     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.6M, current mem=1066.4M)
[03/12 15:22:14     18s] Reading timing constraints file '../Synthesized/polynomial_top.sdc' ...
[03/12 15:22:14     18s] Current (total cpu=0:00:18.8, real=0:02:14, peak res=1324.8M, current mem=1324.8M)
[03/12 15:22:14     18s] ERROR (CTE-2): scripts aborted prematurely, turning off message_verbosity.
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] ERROR (CTE-27): Reading of timing constraints file aborted prematurely missing close-bracket
[03/12 15:22:14     18s]     while executing
[03/12 15:22:14     18s] "wire   \B<0> , \ab<5][4> , \ab<5][3> , \ab<5][2> , \ab<5][1> , \ab<5]["
[03/12 15:22:14     18s]     (file "../Synthesized/polynomial_top.sdc" line 12)
[03/12 15:22:14     18s] ---
[03/12 15:22:14     18s]     invoked from within
[03/12 15:22:14     18s] "__source ../Synthesized/polynomial_top.sdc"
[03/12 15:22:14     18s]     ("uplevel" body line 1)
[03/12 15:22:14     18s]     invoked from within
[03/12 15:22:14     18s] "uplevel #0 __source ../Synthesized/polynomial_top.sdc"
[03/12 15:22:14     18s]     ("eval" body line 1)
[03/12 15:22:14     18s]     invoked from within
[03/12 15:22:14     18s] "eval "uplevel #0 $::syn2ambit::source_cmd $::syn2ambit::tcl_file_G"".
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 7 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: input
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 4 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: B<0>
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 9 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: output
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 6, 11 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: PRODUCT<2>
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 8 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: B<2>
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 5, 10 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: PRODUCT<7>
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 3 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: A<3>
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] WARNING (CTE-25): Line: 2 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: module
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] **ERROR: (IMPCTE-2):	Scripts terminated prematurely. Turning off message_verbosity.
[03/12 15:22:14     18s] **ERROR: (IMPCTE-27):	read_dc_script terminated prematurely 
[03/12 15:22:14     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:22:14     18s] Summary for sequential cells identification: 
[03/12 15:22:14     18s]   Identified SBFF number: 104
[03/12 15:22:14     18s]   Identified MBFF number: 0
[03/12 15:22:14     18s]   Identified SB Latch number: 0
[03/12 15:22:14     18s]   Identified MB Latch number: 0
[03/12 15:22:14     18s]   Not identified SBFF number: 16
[03/12 15:22:14     18s]   Not identified MBFF number: 0
[03/12 15:22:14     18s]   Not identified SB Latch number: 0
[03/12 15:22:14     18s]   Not identified MB Latch number: 0
[03/12 15:22:14     18s]   Number of sequential cells which are not FFs: 24
[03/12 15:22:14     18s] Total number of combinational cells: 318
[03/12 15:22:14     18s] Total number of sequential cells: 144
[03/12 15:22:14     18s] Total number of tristate cells: 10
[03/12 15:22:14     18s] Total number of level shifter cells: 0
[03/12 15:22:14     18s] Total number of power gating cells: 0
[03/12 15:22:14     18s] Total number of isolation cells: 0
[03/12 15:22:14     18s] Total number of power switch cells: 0
[03/12 15:22:14     18s] Total number of pulse generator cells: 0
[03/12 15:22:14     18s] Total number of always on buffers: 0
[03/12 15:22:14     18s] Total number of retention cells: 0
[03/12 15:22:14     18s] Total number of physical cells: 9
[03/12 15:22:14     18s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/12 15:22:14     18s] Total number of usable buffers: 16
[03/12 15:22:14     18s] List of unusable buffers:
[03/12 15:22:14     18s] Total number of unusable buffers: 0
[03/12 15:22:14     18s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/12 15:22:14     18s] Total number of usable inverters: 19
[03/12 15:22:14     18s] List of unusable inverters:
[03/12 15:22:14     18s] Total number of unusable inverters: 0
[03/12 15:22:14     18s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/12 15:22:14     18s] Total number of identified usable delay cells: 8
[03/12 15:22:14     18s] List of identified unusable delay cells:
[03/12 15:22:14     18s] Total number of identified unusable delay cells: 0
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Deleting Cell Server End ...
[03/12 15:22:14     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1356.5M, current mem=1356.5M)
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:22:14     18s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:22:14     18s] Summary for sequential cells identification: 
[03/12 15:22:14     18s]   Identified SBFF number: 104
[03/12 15:22:14     18s]   Identified MBFF number: 0
[03/12 15:22:14     18s]   Identified SB Latch number: 0
[03/12 15:22:14     18s]   Identified MB Latch number: 0
[03/12 15:22:14     18s]   Not identified SBFF number: 16
[03/12 15:22:14     18s]   Not identified MBFF number: 0
[03/12 15:22:14     18s]   Not identified SB Latch number: 0
[03/12 15:22:14     18s]   Not identified MB Latch number: 0
[03/12 15:22:14     18s]   Number of sequential cells which are not FFs: 24
[03/12 15:22:14     18s]  Visiting view : Slow
[03/12 15:22:14     18s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:22:14     18s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:22:14     18s]  Visiting view : Slow
[03/12 15:22:14     18s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:22:14     18s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:22:14     18s] TLC MultiMap info (StdDelay):
[03/12 15:22:14     18s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:22:14     18s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:22:14     18s]  Setting StdDelay to: 37.8ps
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] TimeStamp Deleting Cell Server End ...
[03/12 15:22:14     18s] 
[03/12 15:22:14     18s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:22:14     18s] Severity  ID               Count  Summary                                  
[03/12 15:22:14     18s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[03/12 15:22:14     18s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/12 15:22:14     18s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/12 15:22:14     18s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/12 15:22:14     18s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/12 15:22:14     18s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/12 15:22:14     18s] WARNING   IMPEXT-2662          1  Cap table %s does not have the EXTENDED ...
[03/12 15:22:14     18s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[03/12 15:22:14     18s] ERROR     IMPCTE-2             1  Scripts terminated prematurely. Turning ...
[03/12 15:22:14     18s] ERROR     IMPCTE-27            1  read_dc_script terminated prematurely %s...
[03/12 15:22:14     18s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[03/12 15:22:14     18s] *** Message Summary: 80 warning(s), 2 error(s)
[03/12 15:22:14     18s] 
[03/12 15:23:23     22s] <CMD> getIoFlowFlag
[03/12 15:24:01     24s] <CMD> setIoFlowFlag 0
[03/12 15:24:01     24s] <CMD> floorPlan -site CoreSite -r 0.1 0.7 20 20 20 20
[03/12 15:24:01     24s] Adjusting Core to Bottom to: 20.3000.
[03/12 15:24:01     24s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:01     24s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:01     24s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:01     24s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:01     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:01     24s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:01     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:01     24s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:01     24s] Start create_tracks
[03/12 15:24:01     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/12 15:24:01     24s] <CMD> uiSetTool select
[03/12 15:24:01     24s] <CMD> getIoFlowFlag
[03/12 15:24:01     24s] <CMD> fit
[03/12 15:24:21     26s] <CMD> getIoFlowFlag
[03/12 15:24:46     27s] <CMD> setFPlanRowSpacingAndType 1 2
[03/12 15:24:46     27s] <CMD> setIoFlowFlag 0
[03/12 15:24:46     27s] <CMD> floorPlan -site CoreSite -r 0.1 0.7 20.0 20 20.0 20
[03/12 15:24:46     27s] Adjusting Core to Bottom to: 20.3000.
[03/12 15:24:46     27s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:46     27s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:46     27s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:46     27s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:46     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:46     27s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:46     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/12 15:24:46     27s] Type 'man IMPFP-3961' for more detail.
[03/12 15:24:46     27s] Start create_tracks
[03/12 15:24:46     27s] <CMD> uiSetTool select
[03/12 15:24:46     27s] <CMD> getIoFlowFlag
[03/12 15:24:46     27s] <CMD> fit
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:24:58     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:25:23     29s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/12 15:25:23     29s] The ring targets are set to core/block ring wires.
[03/12 15:25:23     29s] addRing command will consider rows while creating rings.
[03/12 15:25:23     29s] addRing command will disallow rings to go over rows.
[03/12 15:25:23     29s] addRing command will ignore shorts while creating rings.
[03/12 15:25:23     29s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/12 15:25:23     29s] 
[03/12 15:25:23     29s] 
[03/12 15:25:23     29s] viaInitial starts at Wed Mar 12 15:25:23 2025
viaInitial ends at Wed Mar 12 15:25:23 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1594.3M)
[03/12 15:25:23     29s] Ring generation is complete.
[03/12 15:25:23     29s] vias are now being generated.
[03/12 15:25:23     29s] addRing created 8 wires.
[03/12 15:25:23     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/12 15:25:23     29s] +--------+----------------+----------------+
[03/12 15:25:23     29s] |  Layer |     Created    |     Deleted    |
[03/12 15:25:23     29s] +--------+----------------+----------------+
[03/12 15:25:23     29s] | Metal1 |        4       |       NA       |
[03/12 15:25:23     29s] |  Via1  |        8       |        0       |
[03/12 15:25:23     29s] | Metal2 |        4       |       NA       |
[03/12 15:25:23     29s] +--------+----------------+----------------+
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingOffset 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingThreshold 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeRingLayers {}
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:25:33     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:26:06     32s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/12 15:26:06     32s] addStripe will allow jog to connect padcore ring and block ring.
[03/12 15:26:06     32s] 
[03/12 15:26:06     32s] Stripes will stop at the boundary of the specified area.
[03/12 15:26:06     32s] When breaking rings, the power planner will consider the existence of blocks.
[03/12 15:26:06     32s] Stripes will not extend to closest target.
[03/12 15:26:06     32s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/12 15:26:06     32s] Stripes will not be created over regions without power planning wires.
[03/12 15:26:06     32s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/12 15:26:06     32s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/12 15:26:06     32s] Offset for stripe breaking is set to 0.
[03/12 15:26:06     32s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 2 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/12 15:26:06     32s] 
[03/12 15:26:06     32s] Initialize fgc environment(mem: 1598.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
[03/12 15:26:06     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
[03/12 15:26:06     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
[03/12 15:26:06     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
[03/12 15:26:06     32s] Starting stripe generation ...
[03/12 15:26:06     32s] Non-Default Mode Option Settings :
[03/12 15:26:06     32s]   NONE
[03/12 15:26:06     32s] Stripe generation is complete.
[03/12 15:26:06     32s] vias are now being generated.
[03/12 15:26:06     32s] addStripe created 12 wires.
[03/12 15:26:06     32s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[03/12 15:26:06     32s] +--------+----------------+----------------+
[03/12 15:26:06     32s] |  Layer |     Created    |     Deleted    |
[03/12 15:26:06     32s] +--------+----------------+----------------+
[03/12 15:26:06     32s] |  Via1  |       24       |        0       |
[03/12 15:26:06     32s] | Metal2 |       12       |       NA       |
[03/12 15:26:06     32s] +--------+----------------+----------------+
[03/12 15:27:15     36s] <CMD> clearGlobalNets
[03/12 15:27:15     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:27:15     36s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:27:15     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:27:15     36s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:27:18     36s] <CMD> clearGlobalNets
[03/12 15:27:18     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:27:18     36s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:27:18     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:27:18     36s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:27:19     36s] <CMD> clearGlobalNets
[03/12 15:27:19     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:27:19     36s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:27:19     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:27:19     36s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:27:21     36s] <CMD> clearGlobalNets
[03/12 15:27:21     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/12 15:27:21     36s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[03/12 15:27:21     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/12 15:27:21     36s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[03/12 15:27:52     38s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/12 15:27:52     38s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal2(2) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[03/12 15:27:52     38s] *** Begin SPECIAL ROUTE on Wed Mar 12 15:27:52 2025 ***
[03/12 15:27:52     38s] SPECIAL ROUTE ran on directory: /home/users/aakarsh1/ECE403_Lab3_Polynomial/Innovus
[03/12 15:27:52     38s] SPECIAL ROUTE ran on machine: 5013-w38 (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 2.10Ghz)
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] Begin option processing ...
[03/12 15:27:52     38s] srouteConnectPowerBump set to false
[03/12 15:27:52     38s] routeSelectNet set to "VDD VSS"
[03/12 15:27:52     38s] routeSpecial set to true
[03/12 15:27:52     38s] srouteBlockPin set to "useLef"
[03/12 15:27:52     38s] srouteBottomLayerLimit set to 1
[03/12 15:27:52     38s] srouteBottomTargetLayerLimit set to 1
[03/12 15:27:52     38s] srouteConnectConverterPin set to false
[03/12 15:27:52     38s] srouteCrossoverViaBottomLayer set to 1
[03/12 15:27:52     38s] srouteCrossoverViaTopLayer set to 11
[03/12 15:27:52     38s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/12 15:27:52     38s] srouteFollowCorePinEnd set to 3
[03/12 15:27:52     38s] srouteJogControl set to "preferWithChanges differentLayer"
[03/12 15:27:52     38s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/12 15:27:52     38s] sroutePadPinAllPorts set to true
[03/12 15:27:52     38s] sroutePreserveExistingRoutes set to true
[03/12 15:27:52     38s] srouteRoutePowerBarPortOnBothDir set to true
[03/12 15:27:52     38s] srouteStopBlockPin set to "nearestTarget"
[03/12 15:27:52     38s] srouteTopLayerLimit set to 2
[03/12 15:27:52     38s] srouteTopTargetLayerLimit set to 11
[03/12 15:27:52     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3062.00 megs.
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] Reading DB technology information...
[03/12 15:27:52     38s] Finished reading DB technology information.
[03/12 15:27:52     38s] Reading floorplan and netlist information...
[03/12 15:27:52     38s] Finished reading floorplan and netlist information.
[03/12 15:27:52     38s] Read in 24 layers, 11 routing layers, 1 overlap layer
[03/12 15:27:52     38s] Read in 2 nondefault rules, 0 used
[03/12 15:27:52     38s] Read in 592 macros, 24 used
[03/12 15:27:52     38s] Read in 59 components
[03/12 15:27:52     38s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[03/12 15:27:52     38s]   38 pad components: 0 unplaced, 38 placed, 0 fixed
[03/12 15:27:52     38s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[03/12 15:27:52     38s] Read in 34 logical pins
[03/12 15:27:52     38s] Read in 34 nets
[03/12 15:27:52     38s] Read in 2 special nets, 2 routed
[03/12 15:27:52     38s] Read in 118 terminals
[03/12 15:27:52     38s] 2 nets selected.
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] Begin power routing ...
[03/12 15:27:52     38s] #create default rule from bind_ndr_rule rule=0x7f6e0c6c4f80 0x7f6dd5b0e568
[03/12 15:27:52     38s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:27:52     38s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 2.
[03/12 15:27:52     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:27:52     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/12 15:27:52     38s] CPU time for VDD FollowPin 0 seconds
[03/12 15:27:52     38s] CPU time for VSS FollowPin 0 seconds
[03/12 15:27:52     38s]   Number of IO ports routed: 2
[03/12 15:27:52     38s]   Number of Block ports routed: 0
[03/12 15:27:52     38s]   Number of Stripe ports routed: 0
[03/12 15:27:52     38s]   Number of Core ports routed: 352
[03/12 15:27:52     38s]   Number of Pad ports routed: 0
[03/12 15:27:52     38s]   Number of Power Bump ports routed: 0
[03/12 15:27:52     38s]   Number of Pad Ring connections: 20
[03/12 15:27:52     38s]   Number of Followpin connections: 176
[03/12 15:27:52     38s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3103.00 megs.
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s]  Begin updating DB with routing results ...
[03/12 15:27:52     38s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/12 15:27:52     38s] Pin and blockage extraction finished
[03/12 15:27:52     38s] 
[03/12 15:27:52     38s] sroute created 550 wires.
[03/12 15:27:52     38s] ViaGen created 354 vias, deleted 0 via to avoid violation.
[03/12 15:27:52     38s] +--------+----------------+----------------+
[03/12 15:27:52     38s] |  Layer |     Created    |     Deleted    |
[03/12 15:27:52     38s] +--------+----------------+----------------+
[03/12 15:27:52     38s] | Metal1 |       528      |       NA       |
[03/12 15:27:52     38s] |  Via1  |       354      |        0       |
[03/12 15:27:52     38s] | Metal2 |        2       |       NA       |
[03/12 15:27:52     38s] | Metal4 |       20       |       NA       |
[03/12 15:27:52     38s] +--------+----------------+----------------+
[03/12 15:28:06     39s] <CMD> setPlaceMode -fp false
[03/12 15:28:06     39s] <CMD> place_design
[03/12 15:28:06     39s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:39.3/0:08:04.4 (0.1), mem = 1637.8M
[03/12 15:28:06     39s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 27, percentage of missing scan cell = 0.00% (0 / 27)
[03/12 15:28:06     39s] #Start colorize_geometry on Wed Mar 12 15:28:06 2025
[03/12 15:28:06     39s] #
[03/12 15:28:06     39s] ### Time Record (colorize_geometry) is installed.
[03/12 15:28:06     39s] ### Time Record (Pre Callback) is installed.
[03/12 15:28:06     39s] ### Time Record (Pre Callback) is uninstalled.
[03/12 15:28:06     39s] ### Time Record (DB Import) is installed.
[03/12 15:28:06     39s] ### info: trigger incremental cell import ( 602 new cells ).
[03/12 15:28:06     39s] ### info: trigger incremental reloading library data ( #cell = 602 ).
[03/12 15:28:06     39s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1617918425 placement=103282239 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:28:06     39s] ### Time Record (DB Import) is uninstalled.
[03/12 15:28:06     39s] ### Time Record (DB Export) is installed.
[03/12 15:28:06     39s] Extracting standard cell pins and blockage ...... 
[03/12 15:28:06     39s] Pin and blockage extraction finished
[03/12 15:28:06     39s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1617918425 placement=103282239 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:28:06     39s] ### Time Record (DB Export) is uninstalled.
[03/12 15:28:06     39s] ### Time Record (Post Callback) is installed.
[03/12 15:28:06     39s] ### Time Record (Post Callback) is uninstalled.
[03/12 15:28:06     39s] #
[03/12 15:28:06     39s] #colorize_geometry statistics:
[03/12 15:28:06     39s] #Cpu time = 00:00:00
[03/12 15:28:06     39s] #Elapsed time = 00:00:00
[03/12 15:28:06     39s] #Increased memory = 18.68 (MB)
[03/12 15:28:06     39s] #Total memory = 1515.11 (MB)
[03/12 15:28:06     39s] #Peak memory = 1518.73 (MB)
[03/12 15:28:06     39s] #Number of warnings = 0
[03/12 15:28:06     39s] #Total number of warnings = 0
[03/12 15:28:06     39s] #Number of fails = 0
[03/12 15:28:06     39s] #Total number of fails = 0
[03/12 15:28:06     39s] #Complete colorize_geometry on Wed Mar 12 15:28:06 2025
[03/12 15:28:06     39s] #
[03/12 15:28:06     39s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:28:06     39s] ### Time Record (colorize_geometry) is uninstalled.
[03/12 15:28:06     39s] ### 
[03/12 15:28:06     39s] ###   Scalability Statistics
[03/12 15:28:06     39s] ### 
[03/12 15:28:06     39s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:28:06     39s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/12 15:28:06     39s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:28:06     39s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/12 15:28:06     39s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/12 15:28:06     39s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/12 15:28:06     39s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/12 15:28:06     39s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/12 15:28:06     39s] ### ------------------------+----------------+----------------+----------------+
[03/12 15:28:06     39s] ### 
[03/12 15:28:06     39s] *** Starting placeDesign default flow ***
[03/12 15:28:06     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.5 mem=1672.8M
[03/12 15:28:06     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.5 mem=1672.8M
[03/12 15:28:06     39s] *** Start deleteBufferTree ***
[03/12 15:28:07     39s] Info: Detect buffers to remove automatically.
[03/12 15:28:07     39s] Analyzing netlist ...
[03/12 15:28:07     39s] Updating netlist
[03/12 15:28:07     39s] 
[03/12 15:28:07     39s] *summary: 6 instances (buffers/inverters) removed
[03/12 15:28:07     39s] *** Finish deleteBufferTree (0:00:00.1) ***
[03/12 15:28:07     39s] **INFO: Enable pre-place timing setting for timing analysis
[03/12 15:28:07     39s] Set Using Default Delay Limit as 101.
[03/12 15:28:07     39s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 15:28:07     39s] Set Default Net Delay as 0 ps.
[03/12 15:28:07     39s] Set Default Net Load as 0 pF. 
[03/12 15:28:07     39s] Set Default Input Pin Transition as 1 ps.
[03/12 15:28:07     39s] **INFO: Analyzing IO path groups for slack adjustment
[03/12 15:28:07     39s] **INFO: Disable pre-place timing setting for timing analysis
[03/12 15:28:07     39s] Set Using Default Delay Limit as 1000.
[03/12 15:28:07     39s] Set Default Net Delay as 1000 ps.
[03/12 15:28:07     39s] Set Default Input Pin Transition as 0.1 ps.
[03/12 15:28:07     39s] Set Default Net Load as 0.5 pF. 
[03/12 15:28:07     39s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/12 15:28:07     39s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1750.7M, EPOCH TIME: 1741814887.044383
[03/12 15:28:07     39s] Deleted 0 physical inst  (cell - / prefix -).
[03/12 15:28:07     39s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1750.7M, EPOCH TIME: 1741814887.044440
[03/12 15:28:07     39s] INFO: #ExclusiveGroups=0
[03/12 15:28:07     39s] INFO: There are no Exclusive Groups.
[03/12 15:28:07     39s] *** Starting "NanoPlace(TM) placement v#7 (mem=1750.7M)" ...
[03/12 15:28:07     39s] Wait...
[03/12 15:28:07     39s] *** Build Buffered Sizing Timing Model
[03/12 15:28:07     39s] (cpu=0:00:00.2 mem=1750.7M) ***
[03/12 15:28:07     39s] *** Build Virtual Sizing Timing Model
[03/12 15:28:07     39s] (cpu=0:00:00.3 mem=1755.7M) ***
[03/12 15:28:07     39s] No user-set net weight.
[03/12 15:28:07     39s] Net fanout histogram:
[03/12 15:28:07     39s] 2		: 425 (75.5%) nets
[03/12 15:28:07     39s] 3		: 90 (16.0%) nets
[03/12 15:28:07     39s] 4     -	14	: 45 (8.0%) nets
[03/12 15:28:07     39s] 15    -	39	: 3 (0.5%) nets
[03/12 15:28:07     39s] 40    -	79	: 0 (0.0%) nets
[03/12 15:28:07     39s] 80    -	159	: 0 (0.0%) nets
[03/12 15:28:07     39s] 160   -	319	: 0 (0.0%) nets
[03/12 15:28:07     39s] 320   -	639	: 0 (0.0%) nets
[03/12 15:28:07     39s] 640   -	1279	: 0 (0.0%) nets
[03/12 15:28:07     39s] 1280  -	2559	: 0 (0.0%) nets
[03/12 15:28:07     39s] 2560  -	5119	: 0 (0.0%) nets
[03/12 15:28:07     39s] 5120+		: 0 (0.0%) nets
[03/12 15:28:07     39s] no activity file in design. spp won't run.
[03/12 15:28:07     39s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/12 15:28:07     39s] Scan chains were not defined.
[03/12 15:28:07     39s] Processing tracks to init pin-track alignment.
[03/12 15:28:07     39s] z: 2, totalTracks: 1
[03/12 15:28:07     39s] z: 4, totalTracks: 1
[03/12 15:28:07     39s] z: 6, totalTracks: 1
[03/12 15:28:07     39s] z: 8, totalTracks: 1
[03/12 15:28:07     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:28:07     39s] All LLGs are deleted
[03/12 15:28:07     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:07     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:07     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.7M, EPOCH TIME: 1741814887.380188
[03/12 15:28:07     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.7M, EPOCH TIME: 1741814887.380250
[03/12 15:28:07     39s] # Building polynomial_top llgBox search-tree.
[03/12 15:28:07     39s] #std cell=422 (0 fixed + 422 movable) #buf cell=0 #inv cell=53 #block=0 (0 floating + 0 preplaced)
[03/12 15:28:07     39s] #ioInst=42 #net=563 #term=1520 #term/net=2.70, #fixedIo=42, #floatIo=0, #fixedPin=34, #floatPin=0
[03/12 15:28:07     39s] stdCell: 422 single + 0 double + 0 multi
[03/12 15:28:07     39s] Total standard cell length = 0.6172 (mm), area = 0.0011 (mm^2)
[03/12 15:28:07     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.7M, EPOCH TIME: 1741814887.380371
[03/12 15:28:07     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:07     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:07     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1762.7M, EPOCH TIME: 1741814887.381011
[03/12 15:28:07     39s] Max number of tech site patterns supported in site array is 256.
[03/12 15:28:07     39s] Core basic site is CoreSite
[03/12 15:28:07     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1763.7M, EPOCH TIME: 1741814887.391037
[03/12 15:28:07     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f6dff645310.
[03/12 15:28:07     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:28:07     39s] After signature check, allow fast init is false, keep pre-filter is false.
[03/12 15:28:07     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:28:07     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:1891.7M, EPOCH TIME: 1741814887.392634
[03/12 15:28:07     39s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:28:07     39s] Use non-trimmed site array because memory saving is not enough.
[03/12 15:28:07     39s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:28:07     39s] SiteArray: use 2,437,120 bytes
[03/12 15:28:07     39s] SiteArray: current memory after site array memory allocation 1894.0M
[03/12 15:28:07     39s] SiteArray: FP blocked sites are writable
[03/12 15:28:07     39s] Estimated cell power/ground rail width = 0.160 um
[03/12 15:28:07     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:28:07     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1894.0M, EPOCH TIME: 1741814887.395419
[03/12 15:28:07     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.395511
[03/12 15:28:07     39s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:28:07     39s] Atter site array init, number of instance map data is 0.
[03/12 15:28:07     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:1894.0M, EPOCH TIME: 1741814887.398381
[03/12 15:28:07     39s] 
[03/12 15:28:07     39s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:07     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:1894.0M, EPOCH TIME: 1741814887.399203
[03/12 15:28:07     39s] 
[03/12 15:28:07     39s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:07     39s] Average module density = 0.007.
[03/12 15:28:07     39s] Density for the design = 0.007.
[03/12 15:28:07     39s]        = stdcell_area 3086 sites (1055 um^2) / alloc_area 468000 sites (160056 um^2).
[03/12 15:28:07     39s] Pin Density = 0.003193.
[03/12 15:28:07     39s]             = total # of pins 1520 / total area 476000.
[03/12 15:28:07     39s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1894.0M, EPOCH TIME: 1741814887.401348
[03/12 15:28:07     39s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1894.0M, EPOCH TIME: 1741814887.402984
[03/12 15:28:07     39s] OPERPROF: Starting pre-place ADS at level 1, MEM:1894.0M, EPOCH TIME: 1741814887.403316
[03/12 15:28:07     39s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1894.0M, EPOCH TIME: 1741814887.407027
[03/12 15:28:07     39s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1894.0M, EPOCH TIME: 1741814887.407040
[03/12 15:28:07     39s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.407065
[03/12 15:28:07     39s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1894.0M, EPOCH TIME: 1741814887.407075
[03/12 15:28:07     39s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1894.0M, EPOCH TIME: 1741814887.407087
[03/12 15:28:07     39s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.407170
[03/12 15:28:07     39s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1894.0M, EPOCH TIME: 1741814887.407180
[03/12 15:28:07     39s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.407260
[03/12 15:28:07     39s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.407269
[03/12 15:28:07     39s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.407389
[03/12 15:28:07     39s] ADSU 0.007 -> 0.007. site 468000.000 -> 468000.000. GS 13.680
[03/12 15:28:07     39s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.007, REAL:0.007, MEM:1894.0M, EPOCH TIME: 1741814887.410007
[03/12 15:28:07     39s] OPERPROF: Starting spMPad at level 1, MEM:1894.0M, EPOCH TIME: 1741814887.410098
[03/12 15:28:07     39s] OPERPROF:   Starting spContextMPad at level 2, MEM:1894.0M, EPOCH TIME: 1741814887.410116
[03/12 15:28:07     39s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.410125
[03/12 15:28:07     39s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1894.0M, EPOCH TIME: 1741814887.410134
[03/12 15:28:07     39s] Initial padding reaches pin density 0.458 for top
[03/12 15:28:07     39s] InitPadU 0.007 -> 0.008 for top
[03/12 15:28:07     39s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1894.0M, EPOCH TIME: 1741814887.416135
[03/12 15:28:07     39s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1894.0M, EPOCH TIME: 1741814887.418426
[03/12 15:28:07     39s] === lastAutoLevel = 9 
[03/12 15:28:07     39s] OPERPROF: Starting spInitNetWt at level 1, MEM:1894.0M, EPOCH TIME: 1741814887.419374
[03/12 15:28:07     39s] no activity file in design. spp won't run.
[03/12 15:28:07     39s] [spp] 0
[03/12 15:28:07     39s] [adp] 0:1:1:3
[03/12 15:28:07     40s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.443, REAL:0.443, MEM:1951.7M, EPOCH TIME: 1741814887.862616
[03/12 15:28:07     40s] Clock gating cells determined by native netlist tracing.
[03/12 15:28:07     40s] no activity file in design. spp won't run.
[03/12 15:28:07     40s] no activity file in design. spp won't run.
[03/12 15:28:07     40s] Effort level <high> specified for reg2reg path_group
[03/12 15:28:07     40s] OPERPROF: Starting npMain at level 1, MEM:1955.7M, EPOCH TIME: 1741814887.898882
[03/12 15:28:08     40s] OPERPROF:   Starting npPlace at level 2, MEM:1979.7M, EPOCH TIME: 1741814888.901329
[03/12 15:28:08     40s] Iteration  1: Total net bbox = 1.373e+04 (9.11e+03 4.63e+03)
[03/12 15:28:08     40s]               Est.  stn bbox = 1.514e+04 (1.02e+04 4.90e+03)
[03/12 15:28:08     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.7M
[03/12 15:28:08     40s] Iteration  2: Total net bbox = 1.373e+04 (9.11e+03 4.63e+03)
[03/12 15:28:08     40s]               Est.  stn bbox = 1.514e+04 (1.02e+04 4.90e+03)
[03/12 15:28:08     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.7M
[03/12 15:28:08     40s] exp_mt_sequential is set from setPlaceMode option to 1
[03/12 15:28:08     40s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/12 15:28:08     40s] place_exp_mt_interval set to default 32
[03/12 15:28:08     40s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/12 15:28:08     40s] Iteration  3: Total net bbox = 1.555e+04 (9.55e+03 6.00e+03)
[03/12 15:28:08     40s]               Est.  stn bbox = 1.814e+04 (1.14e+04 6.70e+03)
[03/12 15:28:08     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.1M
[03/12 15:28:08     40s] Total number of setup views is 1.
[03/12 15:28:08     40s] Total number of active setup views is 1.
[03/12 15:28:08     40s] Active setup views:
[03/12 15:28:08     40s]     Slow
[03/12 15:28:08     40s] Iteration  4: Total net bbox = 1.555e+04 (9.50e+03 6.05e+03)
[03/12 15:28:08     40s]               Est.  stn bbox = 1.816e+04 (1.14e+04 6.75e+03)
[03/12 15:28:08     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.1M
[03/12 15:28:08     40s] Iteration  5: Total net bbox = 1.503e+04 (8.97e+03 6.07e+03)
[03/12 15:28:08     40s]               Est.  stn bbox = 1.761e+04 (1.08e+04 6.78e+03)
[03/12 15:28:08     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.1M
[03/12 15:28:08     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.068, REAL:0.070, MEM:2001.1M, EPOCH TIME: 1741814888.971695
[03/12 15:28:08     40s] OPERPROF: Finished npMain at level 1, CPU:0.071, REAL:1.073, MEM:2001.1M, EPOCH TIME: 1741814888.972145
[03/12 15:28:08     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2001.1M, EPOCH TIME: 1741814888.975980
[03/12 15:28:08     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:08     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2001.1M, EPOCH TIME: 1741814888.976058
[03/12 15:28:08     40s] OPERPROF: Starting npMain at level 1, MEM:2001.1M, EPOCH TIME: 1741814888.976092
[03/12 15:28:08     40s] OPERPROF:   Starting npPlace at level 2, MEM:2001.1M, EPOCH TIME: 1741814888.977381
[03/12 15:28:09     40s] Iteration  6: Total net bbox = 1.384e+04 (8.19e+03 5.65e+03)
[03/12 15:28:09     40s]               Est.  stn bbox = 1.616e+04 (9.91e+03 6.25e+03)
[03/12 15:28:09     40s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2018.1M
[03/12 15:28:09     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.043, REAL:0.043, MEM:2018.1M, EPOCH TIME: 1741814889.020762
[03/12 15:28:09     40s] OPERPROF: Finished npMain at level 1, CPU:0.045, REAL:0.045, MEM:2018.1M, EPOCH TIME: 1741814889.021592
[03/12 15:28:09     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.021678
[03/12 15:28:09     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:09     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1741814889.021722
[03/12 15:28:09     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.021737
[03/12 15:28:09     40s] Starting Early Global Route rough congestion estimation: mem = 2018.1M
[03/12 15:28:09     40s] (I)      ==================== Layers =====================
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:28:09     40s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:28:09     40s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:28:09     40s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:28:09     40s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      Started Import and model ( Curr Mem: 2018.11 MB )
[03/12 15:28:09     40s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:09     40s] (I)      == Non-default Options ==
[03/12 15:28:09     40s] (I)      Print mode                                         : 2
[03/12 15:28:09     40s] (I)      Stop if highly congested                           : false
[03/12 15:28:09     40s] (I)      Maximum routing layer                              : 11
[03/12 15:28:09     40s] (I)      Assign partition pins                              : false
[03/12 15:28:09     40s] (I)      Support large GCell                                : true
[03/12 15:28:09     40s] (I)      Number of threads                                  : 1
[03/12 15:28:09     40s] (I)      Number of rows per GCell                           : 17
[03/12 15:28:09     40s] (I)      Max num rows per GCell                             : 32
[03/12 15:28:09     40s] (I)      Method to set GCell size                           : row
[03/12 15:28:09     40s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:28:09     40s] (I)      Use row-based GCell size
[03/12 15:28:09     40s] (I)      Use row-based GCell align
[03/12 15:28:09     40s] (I)      layer 0 area = 80000
[03/12 15:28:09     40s] (I)      layer 1 area = 80000
[03/12 15:28:09     40s] (I)      layer 2 area = 80000
[03/12 15:28:09     40s] (I)      layer 3 area = 80000
[03/12 15:28:09     40s] (I)      layer 4 area = 80000
[03/12 15:28:09     40s] (I)      layer 5 area = 80000
[03/12 15:28:09     40s] (I)      layer 6 area = 80000
[03/12 15:28:09     40s] (I)      layer 7 area = 80000
[03/12 15:28:09     40s] (I)      layer 8 area = 80000
[03/12 15:28:09     40s] (I)      layer 9 area = 400000
[03/12 15:28:09     40s] (I)      layer 10 area = 400000
[03/12 15:28:09     40s] (I)      GCell unit size   : 3420
[03/12 15:28:09     40s] (I)      GCell multiplier  : 17
[03/12 15:28:09     40s] (I)      GCell row height  : 3420
[03/12 15:28:09     40s] (I)      Actual row height : 3420
[03/12 15:28:09     40s] (I)      GCell align ref   : 520000 520600
[03/12 15:28:09     40s] [NR-eGR] Track table information for default rule: 
[03/12 15:28:09     40s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:28:09     40s] (I)      ==================== Default via =====================
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:28:09     40s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:28:09     40s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:28:09     40s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:28:09     40s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:28:09     40s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:28:09     40s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] [NR-eGR] Read 424 PG shapes
[03/12 15:28:09     40s] [NR-eGR] Read 0 clock shapes
[03/12 15:28:09     40s] [NR-eGR] Read 0 other shapes
[03/12 15:28:09     40s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:28:09     40s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:28:09     40s] [NR-eGR] #PG Blockages       : 424
[03/12 15:28:09     40s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:28:09     40s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:28:09     40s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:28:09     40s] [NR-eGR] #Other Blockages    : 0
[03/12 15:28:09     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:28:09     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:28:09     40s] [NR-eGR] Read 563 nets ( ignored 0 )
[03/12 15:28:09     40s] (I)      early_global_route_priority property id does not exist.
[03/12 15:28:09     40s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:28:09     40s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:28:09     40s] (I)      Number of ignored nets                =      0
[03/12 15:28:09     40s] (I)      Number of connected nets              =      0
[03/12 15:28:09     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:28:09     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:28:09     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Ndr track 0 does not exist
[03/12 15:28:09     40s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:28:09     40s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:28:09     40s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:28:09     40s] (I)      Site width          :   400  (dbu)
[03/12 15:28:09     40s] (I)      Row height          :  3420  (dbu)
[03/12 15:28:09     40s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:28:09     40s] (I)      GCell width         : 58140  (dbu)
[03/12 15:28:09     40s] (I)      GCell height        : 58140  (dbu)
[03/12 15:28:09     40s] (I)      Grid                :    46    27    11
[03/12 15:28:09     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:28:09     40s] (I)      Vertical capacity   :     0 58140     0 58140     0 58140     0 58140     0 58140     0
[03/12 15:28:09     40s] (I)      Horizontal capacity :     0     0 58140     0 58140     0 58140     0 58140     0 58140
[03/12 15:28:09     40s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:28:09     40s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:28:09     40s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:28:09     40s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:28:09     40s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:28:09     40s] (I)      Num tracks per GCell: 242.25 145.35 153.00 145.35 153.00 145.35 153.00 145.35 153.00 58.14 61.20
[03/12 15:28:09     40s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:28:09     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:28:09     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:28:09     40s] (I)      --------------------------------------------------------
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] [NR-eGR] ============ Routing rule table ============
[03/12 15:28:09     40s] [NR-eGR] Rule id: 0  Nets: 529
[03/12 15:28:09     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:28:09     40s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:28:09     40s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:28:09     40s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     40s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     40s] [NR-eGR] ========================================
[03/12 15:28:09     40s] [NR-eGR] 
[03/12 15:28:09     40s] (I)      =============== Blocked Tracks ===============
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:28:09     40s] (I)      |     2 |  178200 |   142995 |        80.24% |
[03/12 15:28:09     40s] (I)      |     3 |  188830 |   144646 |        76.60% |
[03/12 15:28:09     40s] (I)      |     4 |  178200 |   140418 |        78.80% |
[03/12 15:28:09     40s] (I)      |     5 |  188830 |   144646 |        76.60% |
[03/12 15:28:09     40s] (I)      |     6 |  178200 |   140418 |        78.80% |
[03/12 15:28:09     40s] (I)      |     7 |  188830 |   144646 |        76.60% |
[03/12 15:28:09     40s] (I)      |     8 |  178200 |   140418 |        78.80% |
[03/12 15:28:09     40s] (I)      |     9 |  188830 |   144646 |        76.60% |
[03/12 15:28:09     40s] (I)      |    10 |   71253 |    56142 |        78.79% |
[03/12 15:28:09     40s] (I)      |    11 |   75486 |    57846 |        76.63% |
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2018.11 MB )
[03/12 15:28:09     40s] (I)      Reset routing kernel
[03/12 15:28:09     40s] (I)      numLocalWires=1361  numGlobalNetBranches=208  numLocalNetBranches=473
[03/12 15:28:09     40s] (I)      totalPins=1452  totalGlobalPin=419 (28.86%)
[03/12 15:28:09     40s] (I)      total 2D Cap : 402170 = (210670 H, 191500 V)
[03/12 15:28:09     40s] (I)      
[03/12 15:28:09     40s] (I)      ============  Phase 1a Route ============
[03/12 15:28:09     40s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:28:09     40s] (I)      Usage: 488 = (296 H, 192 V) = (0.14% H, 0.10% V) = (8.605e+03um H, 5.581e+03um V)
[03/12 15:28:09     40s] (I)      
[03/12 15:28:09     40s] (I)      ============  Phase 1b Route ============
[03/12 15:28:09     40s] (I)      Usage: 488 = (296 H, 192 V) = (0.14% H, 0.10% V) = (8.605e+03um H, 5.581e+03um V)
[03/12 15:28:09     40s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:28:09     40s] Finished Early Global Route rough congestion estimation: mem = 2018.1M
[03/12 15:28:09     40s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:2018.1M, EPOCH TIME: 1741814889.032259
[03/12 15:28:09     40s] earlyGlobalRoute rough estimation gcell size 17 row height
[03/12 15:28:09     40s] OPERPROF: Starting CDPad at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.032288
[03/12 15:28:09     40s] CDPadU 0.008 -> 0.008. R=0.007, N=422, GS=29.070
[03/12 15:28:09     40s] OPERPROF: Finished CDPad at level 1, CPU:0.008, REAL:0.008, MEM:2018.1M, EPOCH TIME: 1741814889.040643
[03/12 15:28:09     40s] OPERPROF: Starting npMain at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.040722
[03/12 15:28:09     40s] OPERPROF:   Starting npPlace at level 2, MEM:2018.1M, EPOCH TIME: 1741814889.041833
[03/12 15:28:09     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:2018.1M, EPOCH TIME: 1741814889.052024
[03/12 15:28:09     40s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:2018.1M, EPOCH TIME: 1741814889.052732
[03/12 15:28:09     40s] Global placement CDP skipped at cutLevel 7.
[03/12 15:28:09     40s] Iteration  7: Total net bbox = 1.405e+04 (8.43e+03 5.62e+03)
[03/12 15:28:09     40s]               Est.  stn bbox = 1.637e+04 (1.01e+04 6.22e+03)
[03/12 15:28:09     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2018.1M
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:28:09     40s] TLC MultiMap info (StdDelay):
[03/12 15:28:09     40s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:28:09     40s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:28:09     40s]  Setting StdDelay to: 37.8ps
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:28:09     40s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:09     40s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:09     40s] Iteration  8: Total net bbox = 1.405e+04 (8.43e+03 5.62e+03)
[03/12 15:28:09     40s]               Est.  stn bbox = 1.637e+04 (1.01e+04 6.22e+03)
[03/12 15:28:09     40s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2018.1M
[03/12 15:28:09     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.313248
[03/12 15:28:09     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:09     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1741814889.313302
[03/12 15:28:09     40s] OPERPROF: Starting npMain at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.313337
[03/12 15:28:09     40s] OPERPROF:   Starting npPlace at level 2, MEM:2018.1M, EPOCH TIME: 1741814889.314900
[03/12 15:28:09     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.067, REAL:0.068, MEM:2018.1M, EPOCH TIME: 1741814889.382432
[03/12 15:28:09     40s] OPERPROF: Finished npMain at level 1, CPU:0.069, REAL:0.070, MEM:2018.1M, EPOCH TIME: 1741814889.383312
[03/12 15:28:09     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.383384
[03/12 15:28:09     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:09     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1741814889.383424
[03/12 15:28:09     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.383439
[03/12 15:28:09     40s] Starting Early Global Route rough congestion estimation: mem = 2018.1M
[03/12 15:28:09     40s] (I)      ==================== Layers =====================
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:28:09     40s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:28:09     40s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:28:09     40s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:28:09     40s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:28:09     40s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:28:09     40s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:28:09     40s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:28:09     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     40s] (I)      Started Import and model ( Curr Mem: 2018.11 MB )
[03/12 15:28:09     40s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:09     40s] (I)      == Non-default Options ==
[03/12 15:28:09     40s] (I)      Print mode                                         : 2
[03/12 15:28:09     40s] (I)      Stop if highly congested                           : false
[03/12 15:28:09     40s] (I)      Maximum routing layer                              : 11
[03/12 15:28:09     40s] (I)      Assign partition pins                              : false
[03/12 15:28:09     40s] (I)      Support large GCell                                : true
[03/12 15:28:09     40s] (I)      Number of threads                                  : 1
[03/12 15:28:09     40s] (I)      Number of rows per GCell                           : 9
[03/12 15:28:09     40s] (I)      Max num rows per GCell                             : 32
[03/12 15:28:09     40s] (I)      Method to set GCell size                           : row
[03/12 15:28:09     40s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:28:09     40s] (I)      Use row-based GCell size
[03/12 15:28:09     40s] (I)      Use row-based GCell align
[03/12 15:28:09     40s] (I)      layer 0 area = 80000
[03/12 15:28:09     40s] (I)      layer 1 area = 80000
[03/12 15:28:09     40s] (I)      layer 2 area = 80000
[03/12 15:28:09     40s] (I)      layer 3 area = 80000
[03/12 15:28:09     40s] (I)      layer 4 area = 80000
[03/12 15:28:09     40s] (I)      layer 5 area = 80000
[03/12 15:28:09     40s] (I)      layer 6 area = 80000
[03/12 15:28:09     40s] (I)      layer 7 area = 80000
[03/12 15:28:09     40s] (I)      layer 8 area = 80000
[03/12 15:28:09     40s] (I)      layer 9 area = 400000
[03/12 15:28:09     40s] (I)      layer 10 area = 400000
[03/12 15:28:09     40s] (I)      GCell unit size   : 3420
[03/12 15:28:09     40s] (I)      GCell multiplier  : 9
[03/12 15:28:09     40s] (I)      GCell row height  : 3420
[03/12 15:28:09     40s] (I)      Actual row height : 3420
[03/12 15:28:09     40s] (I)      GCell align ref   : 520000 520600
[03/12 15:28:09     40s] [NR-eGR] Track table information for default rule: 
[03/12 15:28:09     40s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:28:09     40s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:28:09     40s] (I)      ==================== Default via =====================
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:28:09     40s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:28:09     40s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:28:09     40s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:28:09     40s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:28:09     40s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:28:09     40s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:28:09     40s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:28:09     40s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     40s] [NR-eGR] Read 424 PG shapes
[03/12 15:28:09     40s] [NR-eGR] Read 0 clock shapes
[03/12 15:28:09     40s] [NR-eGR] Read 0 other shapes
[03/12 15:28:09     40s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:28:09     40s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:28:09     40s] [NR-eGR] #PG Blockages       : 424
[03/12 15:28:09     40s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:28:09     40s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:28:09     40s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:28:09     40s] [NR-eGR] #Other Blockages    : 0
[03/12 15:28:09     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:28:09     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:28:09     40s] [NR-eGR] Read 563 nets ( ignored 0 )
[03/12 15:28:09     40s] (I)      early_global_route_priority property id does not exist.
[03/12 15:28:09     40s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:28:09     40s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     40s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:28:09     40s] (I)      Number of ignored nets                =      0
[03/12 15:28:09     40s] (I)      Number of connected nets              =      0
[03/12 15:28:09     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:28:09     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:28:09     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:28:09     40s] (I)      Ndr track 0 does not exist
[03/12 15:28:09     40s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:28:09     40s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:28:09     40s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:28:09     40s] (I)      Site width          :   400  (dbu)
[03/12 15:28:09     40s] (I)      Row height          :  3420  (dbu)
[03/12 15:28:09     40s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:28:09     40s] (I)      GCell width         : 30780  (dbu)
[03/12 15:28:09     40s] (I)      GCell height        : 30780  (dbu)
[03/12 15:28:09     40s] (I)      Grid                :    86    51    11
[03/12 15:28:09     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:28:09     40s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[03/12 15:28:09     40s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[03/12 15:28:09     40s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:28:09     40s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:28:09     40s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:28:09     40s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:28:09     40s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:28:09     40s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[03/12 15:28:09     40s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:28:09     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:28:09     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:28:09     40s] (I)      --------------------------------------------------------
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] [NR-eGR] ============ Routing rule table ============
[03/12 15:28:09     40s] [NR-eGR] Rule id: 0  Nets: 529
[03/12 15:28:09     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:28:09     40s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:28:09     40s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:28:09     40s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     40s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     40s] [NR-eGR] ========================================
[03/12 15:28:09     40s] [NR-eGR] 
[03/12 15:28:09     40s] (I)      =============== Blocked Tracks ===============
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:28:09     40s] (I)      |     2 |  336600 |   262297 |        77.93% |
[03/12 15:28:09     40s] (I)      |     3 |  353030 |   267818 |        75.86% |
[03/12 15:28:09     40s] (I)      |     4 |  336600 |   256838 |        76.30% |
[03/12 15:28:09     40s] (I)      |     5 |  353030 |   267818 |        75.86% |
[03/12 15:28:09     40s] (I)      |     6 |  336600 |   256838 |        76.30% |
[03/12 15:28:09     40s] (I)      |     7 |  353030 |   267818 |        75.86% |
[03/12 15:28:09     40s] (I)      |     8 |  336600 |   256838 |        76.30% |
[03/12 15:28:09     40s] (I)      |     9 |  353030 |   267818 |        75.86% |
[03/12 15:28:09     40s] (I)      |    10 |  134589 |   104367 |        77.54% |
[03/12 15:28:09     40s] (I)      |    11 |  141126 |   107106 |        75.89% |
[03/12 15:28:09     40s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     40s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2018.11 MB )
[03/12 15:28:09     40s] (I)      Reset routing kernel
[03/12 15:28:09     40s] (I)      numLocalWires=1328  numGlobalNetBranches=221  numLocalNetBranches=443
[03/12 15:28:09     40s] (I)      totalPins=1452  totalGlobalPin=460 (31.68%)
[03/12 15:28:09     40s] (I)      total 2D Cap : 744205 = (382107 H, 362098 V)
[03/12 15:28:09     40s] (I)      
[03/12 15:28:09     40s] (I)      ============  Phase 1a Route ============
[03/12 15:28:09     40s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:28:09     40s] (I)      Usage: 858 = (531 H, 327 V) = (0.14% H, 0.09% V) = (8.172e+03um H, 5.033e+03um V)
[03/12 15:28:09     40s] (I)      
[03/12 15:28:09     40s] (I)      ============  Phase 1b Route ============
[03/12 15:28:09     40s] (I)      Usage: 858 = (531 H, 327 V) = (0.14% H, 0.09% V) = (8.172e+03um H, 5.033e+03um V)
[03/12 15:28:09     40s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:28:09     40s] 
[03/12 15:28:09     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:28:09     40s] Finished Early Global Route rough congestion estimation: mem = 2018.1M
[03/12 15:28:09     40s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:2018.1M, EPOCH TIME: 1741814889.394856
[03/12 15:28:09     40s] earlyGlobalRoute rough estimation gcell size 9 row height
[03/12 15:28:09     40s] OPERPROF: Starting CDPad at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.394878
[03/12 15:28:09     40s] CDPadU 0.008 -> 0.007. R=0.007, N=422, GS=15.390
[03/12 15:28:09     40s] OPERPROF: Finished CDPad at level 1, CPU:0.009, REAL:0.009, MEM:2018.1M, EPOCH TIME: 1741814889.404333
[03/12 15:28:09     40s] OPERPROF: Starting npMain at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.404402
[03/12 15:28:09     40s] OPERPROF:   Starting npPlace at level 2, MEM:2018.1M, EPOCH TIME: 1741814889.405956
[03/12 15:28:09     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:2018.1M, EPOCH TIME: 1741814889.416375
[03/12 15:28:09     40s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.013, MEM:2018.1M, EPOCH TIME: 1741814889.417125
[03/12 15:28:09     40s] Global placement CDP skipped at cutLevel 9.
[03/12 15:28:09     40s] Iteration  9: Total net bbox = 1.272e+04 (7.93e+03 4.80e+03)
[03/12 15:28:09     40s]               Est.  stn bbox = 1.466e+04 (9.53e+03 5.13e+03)
[03/12 15:28:09     40s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2018.1M
[03/12 15:28:09     41s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:09     41s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:09     41s] Iteration 10: Total net bbox = 1.272e+04 (7.93e+03 4.80e+03)
[03/12 15:28:09     41s]               Est.  stn bbox = 1.466e+04 (9.53e+03 5.13e+03)
[03/12 15:28:09     41s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2018.1M
[03/12 15:28:09     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.666460
[03/12 15:28:09     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:09     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2018.1M, EPOCH TIME: 1741814889.666521
[03/12 15:28:09     41s] OPERPROF: Starting npMain at level 1, MEM:2018.1M, EPOCH TIME: 1741814889.666570
[03/12 15:28:09     41s] OPERPROF:   Starting npPlace at level 2, MEM:2018.1M, EPOCH TIME: 1741814889.668409
[03/12 15:28:09     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.097, REAL:0.100, MEM:2020.5M, EPOCH TIME: 1741814889.767921
[03/12 15:28:09     41s] OPERPROF: Finished npMain at level 1, CPU:0.099, REAL:0.102, MEM:2020.5M, EPOCH TIME: 1741814889.768739
[03/12 15:28:09     41s] Legalizing MH Cells... 0 / 0 (level 6)
[03/12 15:28:09     41s] No instances found in the vector
[03/12 15:28:09     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.5M, DRC: 0)
[03/12 15:28:09     41s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:28:09     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.5M, EPOCH TIME: 1741814889.768892
[03/12 15:28:09     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:09     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1741814889.768930
[03/12 15:28:09     41s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2020.5M, EPOCH TIME: 1741814889.768945
[03/12 15:28:09     41s] Starting Early Global Route rough congestion estimation: mem = 2020.5M
[03/12 15:28:09     41s] (I)      ==================== Layers =====================
[03/12 15:28:09     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     41s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:28:09     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     41s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:28:09     41s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:28:09     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     41s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:28:09     41s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:28:09     41s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:28:09     41s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:28:09     41s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:28:09     41s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:28:09     41s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:28:09     41s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:28:09     41s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:28:09     41s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:28:09     41s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:28:09     41s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:28:09     41s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:28:09     41s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:28:09     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:09     41s] (I)      Started Import and model ( Curr Mem: 2020.52 MB )
[03/12 15:28:09     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:09     41s] (I)      == Non-default Options ==
[03/12 15:28:09     41s] (I)      Print mode                                         : 2
[03/12 15:28:09     41s] (I)      Stop if highly congested                           : false
[03/12 15:28:09     41s] (I)      Maximum routing layer                              : 11
[03/12 15:28:09     41s] (I)      Assign partition pins                              : false
[03/12 15:28:09     41s] (I)      Support large GCell                                : true
[03/12 15:28:09     41s] (I)      Number of threads                                  : 1
[03/12 15:28:09     41s] (I)      Number of rows per GCell                           : 5
[03/12 15:28:09     41s] (I)      Max num rows per GCell                             : 32
[03/12 15:28:09     41s] (I)      Method to set GCell size                           : row
[03/12 15:28:09     41s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:28:09     41s] (I)      Use row-based GCell size
[03/12 15:28:09     41s] (I)      Use row-based GCell align
[03/12 15:28:09     41s] (I)      layer 0 area = 80000
[03/12 15:28:09     41s] (I)      layer 1 area = 80000
[03/12 15:28:09     41s] (I)      layer 2 area = 80000
[03/12 15:28:09     41s] (I)      layer 3 area = 80000
[03/12 15:28:09     41s] (I)      layer 4 area = 80000
[03/12 15:28:09     41s] (I)      layer 5 area = 80000
[03/12 15:28:09     41s] (I)      layer 6 area = 80000
[03/12 15:28:09     41s] (I)      layer 7 area = 80000
[03/12 15:28:09     41s] (I)      layer 8 area = 80000
[03/12 15:28:09     41s] (I)      layer 9 area = 400000
[03/12 15:28:09     41s] (I)      layer 10 area = 400000
[03/12 15:28:09     41s] (I)      GCell unit size   : 3420
[03/12 15:28:09     41s] (I)      GCell multiplier  : 5
[03/12 15:28:09     41s] (I)      GCell row height  : 3420
[03/12 15:28:09     41s] (I)      Actual row height : 3420
[03/12 15:28:09     41s] (I)      GCell align ref   : 520000 520600
[03/12 15:28:09     41s] [NR-eGR] Track table information for default rule: 
[03/12 15:28:09     41s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:28:09     41s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:28:09     41s] (I)      ==================== Default via =====================
[03/12 15:28:09     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     41s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:28:09     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     41s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:28:09     41s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:28:09     41s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:28:09     41s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:28:09     41s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:28:09     41s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:28:09     41s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:28:09     41s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:28:09     41s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:28:09     41s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:28:09     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:09     41s] [NR-eGR] Read 424 PG shapes
[03/12 15:28:09     41s] [NR-eGR] Read 0 clock shapes
[03/12 15:28:09     41s] [NR-eGR] Read 0 other shapes
[03/12 15:28:09     41s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:28:09     41s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:28:09     41s] [NR-eGR] #PG Blockages       : 424
[03/12 15:28:09     41s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:28:09     41s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:28:09     41s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:28:09     41s] [NR-eGR] #Other Blockages    : 0
[03/12 15:28:09     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:28:09     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:28:09     41s] [NR-eGR] Read 563 nets ( ignored 0 )
[03/12 15:28:09     41s] (I)      early_global_route_priority property id does not exist.
[03/12 15:28:09     41s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:28:09     41s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:09     41s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:28:09     41s] (I)      Number of ignored nets                =      0
[03/12 15:28:09     41s] (I)      Number of connected nets              =      0
[03/12 15:28:09     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:28:09     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:28:09     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:28:09     41s] (I)      Ndr track 0 does not exist
[03/12 15:28:09     41s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:28:09     41s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:28:09     41s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:28:09     41s] (I)      Site width          :   400  (dbu)
[03/12 15:28:09     41s] (I)      Row height          :  3420  (dbu)
[03/12 15:28:09     41s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:28:09     41s] (I)      GCell width         : 17100  (dbu)
[03/12 15:28:09     41s] (I)      GCell height        : 17100  (dbu)
[03/12 15:28:09     41s] (I)      Grid                :   155    92    11
[03/12 15:28:09     41s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:28:09     41s] (I)      Vertical capacity   :     0 17100     0 17100     0 17100     0 17100     0 17100     0
[03/12 15:28:09     41s] (I)      Horizontal capacity :     0     0 17100     0 17100     0 17100     0 17100     0 17100
[03/12 15:28:09     41s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:28:09     41s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:28:09     41s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:28:09     41s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:28:09     41s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:28:09     41s] (I)      Num tracks per GCell: 71.25 42.75 45.00 42.75 45.00 42.75 45.00 42.75 45.00 17.10 18.00
[03/12 15:28:09     41s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:28:09     41s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:28:09     41s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:28:09     41s] (I)      --------------------------------------------------------
[03/12 15:28:09     41s] 
[03/12 15:28:09     41s] [NR-eGR] ============ Routing rule table ============
[03/12 15:28:09     41s] [NR-eGR] Rule id: 0  Nets: 529
[03/12 15:28:09     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:28:09     41s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:28:09     41s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:28:09     41s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     41s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:09     41s] [NR-eGR] ========================================
[03/12 15:28:09     41s] [NR-eGR] 
[03/12 15:28:09     41s] (I)      =============== Blocked Tracks ===============
[03/12 15:28:09     41s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:28:09     41s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     41s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:28:09     41s] (I)      |     2 |  607200 |   474066 |        78.07% |
[03/12 15:28:09     41s] (I)      |     3 |  636275 |   483209 |        75.94% |
[03/12 15:28:09     41s] (I)      |     4 |  607200 |   464468 |        76.49% |
[03/12 15:28:09     41s] (I)      |     5 |  636275 |   483209 |        75.94% |
[03/12 15:28:09     41s] (I)      |     6 |  607200 |   464468 |        76.49% |
[03/12 15:28:09     41s] (I)      |     7 |  636275 |   483209 |        75.94% |
[03/12 15:28:09     41s] (I)      |     8 |  607200 |   464468 |        76.49% |
[03/12 15:28:09     41s] (I)      |     9 |  636275 |   483209 |        75.94% |
[03/12 15:28:09     41s] (I)      |    10 |  242788 |   187381 |        77.18% |
[03/12 15:28:09     41s] (I)      |    11 |  254355 |   193245 |        75.97% |
[03/12 15:28:09     41s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:09     41s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2020.52 MB )
[03/12 15:28:09     41s] (I)      Reset routing kernel
[03/12 15:28:09     41s] (I)      numLocalWires=1039  numGlobalNetBranches=213  numLocalNetBranches=307
[03/12 15:28:09     41s] (I)      totalPins=1452  totalGlobalPin=681 (46.90%)
[03/12 15:28:09     41s] (I)      total 2D Cap : 1348979 = (691476 H, 657503 V)
[03/12 15:28:09     41s] (I)      
[03/12 15:28:09     41s] (I)      ============  Phase 1a Route ============
[03/12 15:28:09     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/12 15:28:09     41s] (I)      Usage: 1585 = (956 H, 629 V) = (0.14% H, 0.10% V) = (8.174e+03um H, 5.378e+03um V)
[03/12 15:28:09     41s] (I)      
[03/12 15:28:09     41s] (I)      ============  Phase 1b Route ============
[03/12 15:28:09     41s] (I)      Usage: 1585 = (956 H, 629 V) = (0.14% H, 0.10% V) = (8.174e+03um H, 5.378e+03um V)
[03/12 15:28:09     41s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/12 15:28:09     41s] 
[03/12 15:28:09     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:28:09     41s] Finished Early Global Route rough congestion estimation: mem = 2020.5M
[03/12 15:28:09     41s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.017, REAL:0.017, MEM:2020.5M, EPOCH TIME: 1741814889.785954
[03/12 15:28:09     41s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/12 15:28:09     41s] OPERPROF: Starting CDPad at level 1, MEM:2020.5M, EPOCH TIME: 1741814889.785980
[03/12 15:28:09     41s] CDPadU 0.007 -> 0.007. R=0.007, N=422, GS=8.550
[03/12 15:28:09     41s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.012, MEM:2020.5M, EPOCH TIME: 1741814889.798403
[03/12 15:28:09     41s] OPERPROF: Starting npMain at level 1, MEM:2020.5M, EPOCH TIME: 1741814889.798486
[03/12 15:28:09     41s] OPERPROF:   Starting npPlace at level 2, MEM:2020.5M, EPOCH TIME: 1741814889.799579
[03/12 15:28:09     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.011, REAL:0.011, MEM:2020.5M, EPOCH TIME: 1741814889.810183
[03/12 15:28:09     41s] OPERPROF: Finished npMain at level 1, CPU:0.012, REAL:0.012, MEM:2020.5M, EPOCH TIME: 1741814889.810914
[03/12 15:28:09     41s] Global placement CDP skipped at cutLevel 11.
[03/12 15:28:09     41s] Iteration 11: Total net bbox = 1.289e+04 (7.95e+03 4.94e+03)
[03/12 15:28:09     41s]               Est.  stn bbox = 1.483e+04 (9.54e+03 5.29e+03)
[03/12 15:28:09     41s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2020.5M
[03/12 15:28:09     41s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:10     41s] nrCritNet: 0.00% ( 0 / 563 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[03/12 15:28:10     41s] Iteration 12: Total net bbox = 1.289e+04 (7.95e+03 4.94e+03)
[03/12 15:28:10     41s]               Est.  stn bbox = 1.483e+04 (9.54e+03 5.29e+03)
[03/12 15:28:10     41s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2020.5M
[03/12 15:28:10     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.5M, EPOCH TIME: 1741814890.057593
[03/12 15:28:10     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:28:10     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1741814890.057654
[03/12 15:28:10     41s] Legalizing MH Cells... 0 / 0 (level 9)
[03/12 15:28:10     41s] No instances found in the vector
[03/12 15:28:10     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.5M, DRC: 0)
[03/12 15:28:10     41s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:28:10     41s] OPERPROF: Starting npMain at level 1, MEM:2020.5M, EPOCH TIME: 1741814890.057705
[03/12 15:28:10     41s] OPERPROF:   Starting npPlace at level 2, MEM:2020.5M, EPOCH TIME: 1741814890.059306
[03/12 15:28:10     41s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2024.9M, EPOCH TIME: 1741814890.308955
[03/12 15:28:10     41s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.309348
[03/12 15:28:10     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.246, REAL:0.250, MEM:2026.9M, EPOCH TIME: 1741814890.309445
[03/12 15:28:10     41s] OPERPROF: Finished npMain at level 1, CPU:0.248, REAL:0.253, MEM:2026.9M, EPOCH TIME: 1741814890.310355
[03/12 15:28:10     41s] Iteration 13: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
[03/12 15:28:10     41s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
[03/12 15:28:10     41s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2026.9M
[03/12 15:28:10     41s] Iteration 14: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
[03/12 15:28:10     41s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
[03/12 15:28:10     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2026.9M
[03/12 15:28:10     41s] [adp] clock
[03/12 15:28:10     41s] [adp] weight, nr nets, wire length
[03/12 15:28:10     41s] [adp]      0        0  0.000000
[03/12 15:28:10     41s] [adp] data
[03/12 15:28:10     41s] [adp] weight, nr nets, wire length
[03/12 15:28:10     41s] [adp]      0      563  13466.472000
[03/12 15:28:10     41s] [adp] 0.000000|0.000000|0.000000
[03/12 15:28:10     41s] Iteration 15: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
[03/12 15:28:10     41s]               Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
[03/12 15:28:10     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2026.9M
[03/12 15:28:10     41s] *** cost = 1.347e+04 (8.48e+03 4.99e+03) (cpu for global=0:00:01.4) real=0:00:03.0***
[03/12 15:28:10     41s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[03/12 15:28:10     41s] Saved padding area to DB
[03/12 15:28:10     41s] All LLGs are deleted
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2026.9M, EPOCH TIME: 1741814890.328548
[03/12 15:28:10     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.328598
[03/12 15:28:10     41s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[03/12 15:28:10     41s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
[03/12 15:28:10     41s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/12 15:28:10     41s] Type 'man IMPSP-9025' for more detail.
[03/12 15:28:10     41s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2026.9M, EPOCH TIME: 1741814890.329525
[03/12 15:28:10     41s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2026.9M, EPOCH TIME: 1741814890.329563
[03/12 15:28:10     41s] Processing tracks to init pin-track alignment.
[03/12 15:28:10     41s] z: 2, totalTracks: 1
[03/12 15:28:10     41s] z: 4, totalTracks: 1
[03/12 15:28:10     41s] z: 6, totalTracks: 1
[03/12 15:28:10     41s] z: 8, totalTracks: 1
[03/12 15:28:10     41s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:28:10     41s] All LLGs are deleted
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2026.9M, EPOCH TIME: 1741814890.330673
[03/12 15:28:10     41s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.330707
[03/12 15:28:10     41s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2026.9M, EPOCH TIME: 1741814890.330768
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2026.9M, EPOCH TIME: 1741814890.331406
[03/12 15:28:10     41s] Max number of tech site patterns supported in site array is 256.
[03/12 15:28:10     41s] Core basic site is CoreSite
[03/12 15:28:10     41s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2026.9M, EPOCH TIME: 1741814890.341709
[03/12 15:28:10     41s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:28:10     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:28:10     41s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.341882
[03/12 15:28:10     41s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:28:10     41s] Fast DP-INIT is on for default
[03/12 15:28:10     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:28:10     41s] Atter site array init, number of instance map data is 0.
[03/12 15:28:10     41s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2026.9M, EPOCH TIME: 1741814890.344198
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:10     41s] OPERPROF:       Starting CMU at level 4, MEM:2026.9M, EPOCH TIME: 1741814890.344775
[03/12 15:28:10     41s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.344873
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:28:10     41s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:2026.9M, EPOCH TIME: 1741814890.345094
[03/12 15:28:10     41s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2026.9M, EPOCH TIME: 1741814890.345107
[03/12 15:28:10     41s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1741814890.345309
[03/12 15:28:10     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.9MB).
[03/12 15:28:10     41s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.018, MEM:2026.9M, EPOCH TIME: 1741814890.347118
[03/12 15:28:10     41s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.018, MEM:2026.9M, EPOCH TIME: 1741814890.347135
[03/12 15:28:10     41s] TDRefine: refinePlace mode is spiral
[03/12 15:28:10     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.1
[03/12 15:28:10     41s] OPERPROF: Starting RefinePlace at level 1, MEM:2026.9M, EPOCH TIME: 1741814890.347164
[03/12 15:28:10     41s] *** Starting refinePlace (0:00:41.9 mem=2026.9M) ***
[03/12 15:28:10     41s] Total net bbox length = 1.347e+04 (8.480e+03 4.986e+03) (ext = 7.556e+03)
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:10     41s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:28:10     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:10     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:10     41s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2026.9M, EPOCH TIME: 1741814890.348757
[03/12 15:28:10     41s] Starting refinePlace ...
[03/12 15:28:10     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:10     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:10     41s]   Spread Effort: high, standalone mode, useDDP on.
[03/12 15:28:10     41s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2026.9MB) @(0:00:41.9 - 0:00:41.9).
[03/12 15:28:10     41s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:28:10     41s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:28:10     41s] Placement tweakage begins.
[03/12 15:28:10     41s] wire length = 1.412e+04
[03/12 15:28:10     41s] wire length = 1.411e+04
[03/12 15:28:10     41s] Placement tweakage ends.
[03/12 15:28:10     41s] Move report: tweak moves 21 insts, mean move: 1.92 um, max move: 8.85 um 
[03/12 15:28:10     41s] 	Max move on inst (polynomialCore/mult_55/U52): (632.12, 326.81) --> (629.11, 332.64)
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:28:10     41s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:28:10     41s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:28:10     41s] Move report: legalization moves 422 insts, mean move: 1.36 um, max move: 5.28 um spiral
[03/12 15:28:10     41s] 	Max move on inst (polynomialCore/U72): (628.74, 308.84) --> (627.80, 304.50)
[03/12 15:28:10     41s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:28:10     41s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:28:10     41s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1998.0MB) @(0:00:41.9 - 0:00:41.9).
[03/12 15:28:10     41s] Move report: Detail placement moves 422 insts, mean move: 1.43 um, max move: 9.05 um 
[03/12 15:28:10     41s] 	Max move on inst (polynomialCore/mult_55/U52): (632.12, 326.81) --> (629.00, 332.73)
[03/12 15:28:10     41s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.0MB
[03/12 15:28:10     41s] Statistics of distance of Instance movement in refine placement:
[03/12 15:28:10     41s]   maximum (X+Y) =         9.05 um
[03/12 15:28:10     41s]   inst (polynomialCore/mult_55/U52) with max move: (632.123, 326.805) -> (629, 332.73)
[03/12 15:28:10     41s]   mean    (X+Y) =         1.43 um
[03/12 15:28:10     41s] Summary Report:
[03/12 15:28:10     41s] Instances move: 422 (out of 422 movable)
[03/12 15:28:10     41s] Instances flipped: 0
[03/12 15:28:10     41s] Mean displacement: 1.43 um
[03/12 15:28:10     41s] Max displacement: 9.05 um (Instance: polynomialCore/mult_55/U52) (632.123, 326.805) -> (629, 332.73)
[03/12 15:28:10     41s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[03/12 15:28:10     41s] Total instances moved : 422
[03/12 15:28:10     41s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.016, MEM:1998.0M, EPOCH TIME: 1741814890.364952
[03/12 15:28:10     41s] Total net bbox length = 1.379e+04 (8.523e+03 5.271e+03) (ext = 7.559e+03)
[03/12 15:28:10     41s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.0MB
[03/12 15:28:10     41s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1998.0MB) @(0:00:41.9 - 0:00:41.9).
[03/12 15:28:10     41s] *** Finished refinePlace (0:00:41.9 mem=1998.0M) ***
[03/12 15:28:10     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.1
[03/12 15:28:10     41s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.018, MEM:1998.0M, EPOCH TIME: 1741814890.365081
[03/12 15:28:10     41s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1998.0M, EPOCH TIME: 1741814890.365092
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:424).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] All LLGs are deleted
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1998.0M, EPOCH TIME: 1741814890.365662
[03/12 15:28:10     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1998.0M, EPOCH TIME: 1741814890.365693
[03/12 15:28:10     41s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1992.0M, EPOCH TIME: 1741814890.366674
[03/12 15:28:10     41s] *** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=1992.0M) ***
[03/12 15:28:10     41s] Processing tracks to init pin-track alignment.
[03/12 15:28:10     41s] z: 2, totalTracks: 1
[03/12 15:28:10     41s] z: 4, totalTracks: 1
[03/12 15:28:10     41s] z: 6, totalTracks: 1
[03/12 15:28:10     41s] z: 8, totalTracks: 1
[03/12 15:28:10     41s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:28:10     41s] All LLGs are deleted
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1992.0M, EPOCH TIME: 1741814890.367801
[03/12 15:28:10     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1992.0M, EPOCH TIME: 1741814890.367832
[03/12 15:28:10     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1992.0M, EPOCH TIME: 1741814890.367887
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1992.0M, EPOCH TIME: 1741814890.368551
[03/12 15:28:10     41s] Max number of tech site patterns supported in site array is 256.
[03/12 15:28:10     41s] Core basic site is CoreSite
[03/12 15:28:10     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1992.0M, EPOCH TIME: 1741814890.379300
[03/12 15:28:10     41s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:28:10     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:28:10     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1992.0M, EPOCH TIME: 1741814890.379462
[03/12 15:28:10     41s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:28:10     41s] Fast DP-INIT is on for default
[03/12 15:28:10     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:28:10     41s] Atter site array init, number of instance map data is 0.
[03/12 15:28:10     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1992.0M, EPOCH TIME: 1741814890.381589
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:10     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1992.0M, EPOCH TIME: 1741814890.382345
[03/12 15:28:10     41s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1992.0M, EPOCH TIME: 1741814890.384084
[03/12 15:28:10     41s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1992.0M, EPOCH TIME: 1741814890.384407
[03/12 15:28:10     41s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2008.0M, EPOCH TIME: 1741814890.385411
[03/12 15:28:10     41s] default core: bins with density > 0.750 =  0.00 % ( 0 / 564 )
[03/12 15:28:10     41s] Density distribution unevenness ratio = 95.294%
[03/12 15:28:10     41s] Density distribution unevenness ratio (U70) = 0.000%
[03/12 15:28:10     41s] Density distribution unevenness ratio (U80) = 0.000%
[03/12 15:28:10     41s] Density distribution unevenness ratio (U90) = 0.000%
[03/12 15:28:10     41s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2008.0M, EPOCH TIME: 1741814890.385477
[03/12 15:28:10     41s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2008.0M, EPOCH TIME: 1741814890.385488
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] All LLGs are deleted
[03/12 15:28:10     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:10     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.0M, EPOCH TIME: 1741814890.386050
[03/12 15:28:10     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1741814890.386071
[03/12 15:28:10     41s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2008.0M, EPOCH TIME: 1741814890.386480
[03/12 15:28:10     41s] *** Free Virtual Timing Model ...(mem=2008.0M)
[03/12 15:28:10     41s] **INFO: Enable pre-place timing setting for timing analysis
[03/12 15:28:10     41s] Set Using Default Delay Limit as 101.
[03/12 15:28:10     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 15:28:10     41s] Set Default Net Delay as 0 ps.
[03/12 15:28:10     41s] Set Default Net Load as 0 pF. 
[03/12 15:28:10     41s] **INFO: Analyzing IO path groups for slack adjustment
[03/12 15:28:10     41s] **INFO: Disable pre-place timing setting for timing analysis
[03/12 15:28:10     41s] Set Using Default Delay Limit as 1000.
[03/12 15:28:10     41s] Set Default Net Delay as 1000 ps.
[03/12 15:28:10     41s] Set Default Net Load as 0.5 pF. 
[03/12 15:28:10     41s] Info: Disable timing driven in postCTS congRepair.
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s] Starting congRepair ...
[03/12 15:28:10     41s] User Input Parameters:
[03/12 15:28:10     41s] - Congestion Driven    : On
[03/12 15:28:10     41s] - Timing Driven        : Off
[03/12 15:28:10     41s] - Area-Violation Based : On
[03/12 15:28:10     41s] - Start Rollback Level : -5
[03/12 15:28:10     41s] - Legalized            : On
[03/12 15:28:10     41s] - Window Based         : Off
[03/12 15:28:10     41s] - eDen incr mode       : Off
[03/12 15:28:10     41s] - Small incr mode      : Off
[03/12 15:28:10     41s] 
[03/12 15:28:10     41s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1998.5M, EPOCH TIME: 1741814890.405738
[03/12 15:28:10     41s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1998.5M, EPOCH TIME: 1741814890.411170
[03/12 15:28:10     41s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1998.5M, EPOCH TIME: 1741814890.411203
[03/12 15:28:10     41s] Starting Early Global Route congestion estimation: mem = 1998.5M
[03/12 15:28:10     41s] (I)      ==================== Layers =====================
[03/12 15:28:10     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:10     41s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:28:10     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:10     41s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:28:10     41s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:28:10     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:10     41s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:28:10     41s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:28:10     41s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:28:10     41s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:28:10     41s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:28:10     41s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:28:10     41s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:28:10     41s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:28:10     41s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:28:10     41s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:28:10     41s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:28:10     41s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:28:10     41s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:28:10     41s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:28:10     41s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:10     41s] (I)      Started Import and model ( Curr Mem: 1998.48 MB )
[03/12 15:28:10     41s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:10     41s] (I)      == Non-default Options ==
[03/12 15:28:10     41s] (I)      Maximum routing layer                              : 11
[03/12 15:28:10     41s] (I)      Number of threads                                  : 1
[03/12 15:28:10     41s] (I)      Use non-blocking free Dbs wires                    : false
[03/12 15:28:10     41s] (I)      Method to set GCell size                           : row
[03/12 15:28:10     41s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:28:10     41s] (I)      Use row-based GCell size
[03/12 15:28:10     41s] (I)      Use row-based GCell align
[03/12 15:28:10     41s] (I)      layer 0 area = 80000
[03/12 15:28:10     41s] (I)      layer 1 area = 80000
[03/12 15:28:10     41s] (I)      layer 2 area = 80000
[03/12 15:28:10     41s] (I)      layer 3 area = 80000
[03/12 15:28:10     41s] (I)      layer 4 area = 80000
[03/12 15:28:10     41s] (I)      layer 5 area = 80000
[03/12 15:28:10     41s] (I)      layer 6 area = 80000
[03/12 15:28:10     41s] (I)      layer 7 area = 80000
[03/12 15:28:10     41s] (I)      layer 8 area = 80000
[03/12 15:28:10     41s] (I)      layer 9 area = 400000
[03/12 15:28:10     41s] (I)      layer 10 area = 400000
[03/12 15:28:10     41s] (I)      GCell unit size   : 3420
[03/12 15:28:10     41s] (I)      GCell multiplier  : 1
[03/12 15:28:10     41s] (I)      GCell row height  : 3420
[03/12 15:28:10     41s] (I)      Actual row height : 3420
[03/12 15:28:10     41s] (I)      GCell align ref   : 520000 520600
[03/12 15:28:10     41s] [NR-eGR] Track table information for default rule: 
[03/12 15:28:10     41s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:28:10     41s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:28:10     41s] (I)      ==================== Default via =====================
[03/12 15:28:10     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:10     41s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:28:10     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:10     41s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:28:10     41s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:28:10     41s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:28:10     41s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:28:10     41s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:28:10     41s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:28:10     41s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:28:10     41s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:28:10     41s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:28:10     41s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:28:10     41s] (I)      +----+------------------+----------------------------+
[03/12 15:28:10     41s] [NR-eGR] Read 424 PG shapes
[03/12 15:28:10     41s] [NR-eGR] Read 0 clock shapes
[03/12 15:28:10     41s] [NR-eGR] Read 0 other shapes
[03/12 15:28:10     41s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:28:10     41s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:28:10     41s] [NR-eGR] #PG Blockages       : 424
[03/12 15:28:10     41s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:28:10     41s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:28:10     41s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:28:10     41s] [NR-eGR] #Other Blockages    : 0
[03/12 15:28:10     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:28:10     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:28:10     41s] [NR-eGR] Read 563 nets ( ignored 0 )
[03/12 15:28:10     41s] (I)      early_global_route_priority property id does not exist.
[03/12 15:28:10     41s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:28:10     41s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:28:10     41s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:28:10     41s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:28:10     41s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:10     41s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:10     41s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:10     42s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:10     42s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:10     42s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:10     42s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:28:10     42s] (I)      Number of ignored nets                =      0
[03/12 15:28:10     42s] (I)      Number of connected nets              =      0
[03/12 15:28:10     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:28:10     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:28:10     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:28:10     42s] (I)      Ndr track 0 does not exist
[03/12 15:28:10     42s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:28:10     42s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:28:10     42s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:28:10     42s] (I)      Site width          :   400  (dbu)
[03/12 15:28:10     42s] (I)      Row height          :  3420  (dbu)
[03/12 15:28:10     42s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:28:10     42s] (I)      GCell width         :  3420  (dbu)
[03/12 15:28:10     42s] (I)      GCell height        :  3420  (dbu)
[03/12 15:28:10     42s] (I)      Grid                :   772   456    11
[03/12 15:28:10     42s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:28:10     42s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:28:10     42s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:28:10     42s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:28:10     42s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:28:10     42s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:28:10     42s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:28:10     42s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:28:10     42s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:28:10     42s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:28:10     42s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:28:10     42s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:28:10     42s] (I)      --------------------------------------------------------
[03/12 15:28:10     42s] 
[03/12 15:28:10     42s] [NR-eGR] ============ Routing rule table ============
[03/12 15:28:10     42s] [NR-eGR] Rule id: 0  Nets: 529
[03/12 15:28:10     42s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:28:10     42s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:28:10     42s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:28:10     42s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:10     42s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:10     42s] [NR-eGR] ========================================
[03/12 15:28:10     42s] [NR-eGR] 
[03/12 15:28:10     42s] (I)      =============== Blocked Tracks ===============
[03/12 15:28:10     42s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:10     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:28:10     42s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:10     42s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:28:10     42s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:28:10     42s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:10     42s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:10     42s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:10     42s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:10     42s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:10     42s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:10     42s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:10     42s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:28:10     42s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:28:10     42s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:10     42s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2042.14 MB )
[03/12 15:28:10     42s] (I)      Reset routing kernel
[03/12 15:28:10     42s] (I)      Started Global Routing ( Curr Mem: 2042.14 MB )
[03/12 15:28:10     42s] (I)      totalPins=1452  totalGlobalPin=1375 (94.70%)
[03/12 15:28:10     42s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:28:10     42s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1a Route ============
[03/12 15:28:10     42s] (I)      Usage: 8330 = (5096 H, 3234 V) = (0.15% H, 0.10% V) = (8.714e+03um H, 5.530e+03um V)
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1b Route ============
[03/12 15:28:10     42s] (I)      Usage: 8330 = (5096 H, 3234 V) = (0.15% H, 0.10% V) = (8.714e+03um H, 5.530e+03um V)
[03/12 15:28:10     42s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424430e+04um
[03/12 15:28:10     42s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:28:10     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1c Route ============
[03/12 15:28:10     42s] (I)      Usage: 8330 = (5096 H, 3234 V) = (0.15% H, 0.10% V) = (8.714e+03um H, 5.530e+03um V)
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1d Route ============
[03/12 15:28:10     42s] (I)      Usage: 8330 = (5096 H, 3234 V) = (0.15% H, 0.10% V) = (8.714e+03um H, 5.530e+03um V)
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1e Route ============
[03/12 15:28:10     42s] (I)      Usage: 8330 = (5096 H, 3234 V) = (0.15% H, 0.10% V) = (8.714e+03um H, 5.530e+03um V)
[03/12 15:28:10     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424430e+04um
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] (I)      ============  Phase 1l Route ============
[03/12 15:28:10     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:28:10     42s] (I)      Layer  2:     685065      1950         0     2292623      710650    (76.34%) 
[03/12 15:28:10     42s] (I)      Layer  3:     773021      4724         0     2386467      777717    (75.42%) 
[03/12 15:28:10     42s] (I)      Layer  4:     731912      1812         0     2262911      740362    (75.35%) 
[03/12 15:28:10     42s] (I)      Layer  5:     773030       377         0     2386440      777744    (75.42%) 
[03/12 15:28:10     42s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:28:10     42s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:28:10     42s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:28:10     42s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:28:10     42s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:28:10     42s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:28:10     42s] (I)      Total:       6573595      8863         0    20488565     6648241    (75.50%) 
[03/12 15:28:10     42s] (I)      
[03/12 15:28:10     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:28:10     42s] [NR-eGR]                        OverCon            
[03/12 15:28:10     42s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:28:10     42s] [NR-eGR]        Layer               (1)    OverCon
[03/12 15:28:10     42s] [NR-eGR] ----------------------------------------------
[03/12 15:28:10     42s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR] ----------------------------------------------
[03/12 15:28:10     42s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/12 15:28:10     42s] [NR-eGR] 
[03/12 15:28:10     42s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2052.89 MB )
[03/12 15:28:10     42s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:28:10     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:28:10     42s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2052.9M
[03/12 15:28:10     42s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.165, REAL:0.165, MEM:2052.9M, EPOCH TIME: 1741814890.576504
[03/12 15:28:10     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:2052.9M, EPOCH TIME: 1741814890.576536
[03/12 15:28:10     42s] [hotspot] +------------+---------------+---------------+
[03/12 15:28:10     42s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:28:10     42s] [hotspot] +------------+---------------+---------------+
[03/12 15:28:10     42s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:28:10     42s] [hotspot] +------------+---------------+---------------+
[03/12 15:28:10     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:28:10     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:28:10     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:2052.9M, EPOCH TIME: 1741814890.581199
[03/12 15:28:10     42s] Skipped repairing congestion.
[03/12 15:28:10     42s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2052.9M, EPOCH TIME: 1741814890.581246
[03/12 15:28:10     42s] Starting Early Global Route wiring: mem = 2052.9M
[03/12 15:28:10     42s] (I)      ============= Track Assignment ============
[03/12 15:28:10     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 2052.89 MB )
[03/12 15:28:10     42s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/12 15:28:10     42s] (I)      Run Multi-thread track assignment
[03/12 15:28:10     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2052.89 MB )
[03/12 15:28:10     42s] (I)      Started Export ( Curr Mem: 2052.89 MB )
[03/12 15:28:10     42s] [NR-eGR]                  Length (um)  Vias 
[03/12 15:28:10     42s] [NR-eGR] -----------------------------------
[03/12 15:28:10     42s] [NR-eGR]  Metal1   (1H)             0  1418 
[03/12 15:28:10     42s] [NR-eGR]  Metal2   (2V)          2589  1918 
[03/12 15:28:10     42s] [NR-eGR]  Metal3   (3H)          8141    81 
[03/12 15:28:10     42s] [NR-eGR]  Metal4   (4V)          3123     4 
[03/12 15:28:10     42s] [NR-eGR]  Metal5   (5H)           645     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal6   (6V)             0     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal7   (7H)             0     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal8   (8V)             0     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal9   (9H)             0     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal10  (10V)            0     0 
[03/12 15:28:10     42s] [NR-eGR]  Metal11  (11H)            0     0 
[03/12 15:28:10     42s] [NR-eGR] -----------------------------------
[03/12 15:28:10     42s] [NR-eGR]           Total        14499  3421 
[03/12 15:28:10     42s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:28:10     42s] [NR-eGR] Total half perimeter of net bounding box: 13801um
[03/12 15:28:10     42s] [NR-eGR] Total length: 14499um, number of vias: 3421
[03/12 15:28:10     42s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:28:10     42s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/12 15:28:10     42s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:28:10     42s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2052.89 MB )
[03/12 15:28:10     42s] Early Global Route wiring runtime: 0.05 seconds, mem = 2052.9M
[03/12 15:28:10     42s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.053, REAL:0.053, MEM:2052.9M, EPOCH TIME: 1741814890.634434
[03/12 15:28:10     42s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:28:10     42s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/12 15:28:10     42s] *** Finishing placeDesign default flow ***
[03/12 15:28:10     42s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 2005.9M **
[03/12 15:28:10     42s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:28:10     42s] 
[03/12 15:28:10     42s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:28:10     42s] Severity  ID               Count  Summary                                  
[03/12 15:28:10     42s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/12 15:28:10     42s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/12 15:28:10     42s] *** Message Summary: 3 warning(s), 0 error(s)
[03/12 15:28:10     42s] 
[03/12 15:28:10     42s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.9/0:00:03.9 (0.7), totSession cpu/real = 0:00:42.2/0:08:08.4 (0.1), mem = 2005.9M
[03/12 15:28:10     42s] 
[03/12 15:28:10     42s] =============================================================================================
[03/12 15:28:10     42s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[03/12 15:28:10     42s] =============================================================================================
[03/12 15:28:10     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:28:10     42s] ---------------------------------------------------------------------------------------------
[03/12 15:28:10     42s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:28:10     42s] [ TimingUpdate           ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.3
[03/12 15:28:10     42s] [ FullDelayCalc          ]      7   0:00:00.5  (  12.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:28:10     42s] [ MISC                   ]          0:00:03.4  (  86.6 % )     0:00:03.4 /  0:00:02.4    0.7
[03/12 15:28:10     42s] ---------------------------------------------------------------------------------------------
[03/12 15:28:10     42s]  placeDesign #1 TOTAL               0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:02.9    0.7
[03/12 15:28:10     42s] ---------------------------------------------------------------------------------------------
[03/12 15:28:10     42s] 
[03/12 15:28:56     44s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/12 15:28:56     44s] <CMD> setEndCapMode -reset
[03/12 15:28:56     44s] <CMD> setEndCapMode -boundary_tap false
[03/12 15:28:56     44s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/12 15:28:56     44s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[03/12 15:28:56     44s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/12 15:28:56     44s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/12 15:28:56     44s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0.1 -holdTargetSlack 0.1 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[03/12 15:28:59     44s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:28:59     44s] <CMD> optDesign -preCTS
[03/12 15:28:59     44s] Executing: place_opt_design -opt
[03/12 15:28:59     44s] **INFO: User settings:
[03/12 15:28:59     44s] setExtractRCMode -engine                          preRoute
[03/12 15:28:59     44s] setUsefulSkewMode -maxAllowedDelay                1
[03/12 15:28:59     44s] setUsefulSkewMode -noBoundary                     false
[03/12 15:28:59     44s] setDelayCalMode -engine                           aae
[03/12 15:28:59     44s] setDelayCalMode -ignoreNetLoad                    false
[03/12 15:28:59     44s] setOptMode -allEndPoints                          false
[03/12 15:28:59     44s] setOptMode -drcMargin                             0
[03/12 15:28:59     44s] setOptMode -effort                                high
[03/12 15:28:59     44s] setOptMode -fixCap                                true
[03/12 15:28:59     44s] setOptMode -fixFanoutLoad                         false
[03/12 15:28:59     44s] setOptMode -fixTran                               true
[03/12 15:28:59     44s] setOptMode -holdTargetSlack                       0.1
[03/12 15:28:59     44s] setOptMode -leakageToDynamicRatio                 1
[03/12 15:28:59     44s] setOptMode -maxDensity                            0.95
[03/12 15:28:59     44s] setOptMode -powerEffort                           none
[03/12 15:28:59     44s] setOptMode -reclaimArea                           true
[03/12 15:28:59     44s] setOptMode -setupTargetSlack                      0.1
[03/12 15:28:59     44s] setOptMode -simplifyNetlist                       true
[03/12 15:28:59     44s] setOptMode -usefulSkew                            true
[03/12 15:28:59     44s] setPlaceMode -place_design_floorplan_mode         false
[03/12 15:28:59     44s] setAnalysisMode -analysisType                     single
[03/12 15:28:59     44s] setAnalysisMode -clkSrcPath                       true
[03/12 15:28:59     44s] setAnalysisMode -clockPropagation                 sdcControl
[03/12 15:28:59     44s] setAnalysisMode -virtualIPO                       false
[03/12 15:28:59     44s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[03/12 15:28:59     44s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[03/12 15:28:59     44s] 
[03/12 15:28:59     44s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2010.0M
[03/12 15:28:59     44s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/12 15:28:59     44s] *** Starting GigaPlace ***
[03/12 15:28:59     44s] #optDebug: fT-E <X 2 3 1 0>
[03/12 15:28:59     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.0M, EPOCH TIME: 1741814939.099676
[03/12 15:28:59     44s] Processing tracks to init pin-track alignment.
[03/12 15:28:59     44s] z: 2, totalTracks: 1
[03/12 15:28:59     44s] z: 4, totalTracks: 1
[03/12 15:28:59     44s] z: 6, totalTracks: 1
[03/12 15:28:59     44s] z: 8, totalTracks: 1
[03/12 15:28:59     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:28:59     44s] All LLGs are deleted
[03/12 15:28:59     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.0M, EPOCH TIME: 1741814939.100908
[03/12 15:28:59     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2007.7M, EPOCH TIME: 1741814939.101012
[03/12 15:28:59     44s] # Building polynomial_top llgBox search-tree.
[03/12 15:28:59     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.7M, EPOCH TIME: 1741814939.101090
[03/12 15:28:59     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2007.7M, EPOCH TIME: 1741814939.101860
[03/12 15:28:59     44s] Max number of tech site patterns supported in site array is 256.
[03/12 15:28:59     44s] Core basic site is CoreSite
[03/12 15:28:59     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2007.7M, EPOCH TIME: 1741814939.112417
[03/12 15:28:59     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:28:59     45s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:28:59     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2007.7M, EPOCH TIME: 1741814939.112776
[03/12 15:28:59     45s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:28:59     45s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:28:59     45s] SiteArray: use 2,437,120 bytes
[03/12 15:28:59     45s] SiteArray: current memory after site array memory allocation 2010.0M
[03/12 15:28:59     45s] SiteArray: FP blocked sites are writable
[03/12 15:28:59     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:28:59     45s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2010.0M, EPOCH TIME: 1741814939.115777
[03/12 15:28:59     45s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1741814939.115949
[03/12 15:28:59     45s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:28:59     45s] Atter site array init, number of instance map data is 0.
[03/12 15:28:59     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.017, MEM:2010.0M, EPOCH TIME: 1741814939.118772
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:59     45s] OPERPROF:     Starting CMU at level 3, MEM:2010.0M, EPOCH TIME: 1741814939.120080
[03/12 15:28:59     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1741814939.120219
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:28:59     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.020, MEM:2010.0M, EPOCH TIME: 1741814939.120619
[03/12 15:28:59     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2010.0M, EPOCH TIME: 1741814939.120653
[03/12 15:28:59     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1741814939.120895
[03/12 15:28:59     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2010.0MB).
[03/12 15:28:59     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.024, MEM:2010.0M, EPOCH TIME: 1741814939.123763
[03/12 15:28:59     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2010.0M, EPOCH TIME: 1741814939.123783
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] All LLGs are deleted
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.0M, EPOCH TIME: 1741814939.124795
[03/12 15:28:59     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1741814939.124842
[03/12 15:28:59     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2006.0M, EPOCH TIME: 1741814939.125711
[03/12 15:28:59     45s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2006.0M
[03/12 15:28:59     45s] VSMManager cleared!
[03/12 15:28:59     45s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2006.0M
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] =============================================================================================
[03/12 15:28:59     45s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[03/12 15:28:59     45s] =============================================================================================
[03/12 15:28:59     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:28:59     45s] ---------------------------------------------------------------------------------------------
[03/12 15:28:59     45s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:28:59     45s] ---------------------------------------------------------------------------------------------
[03/12 15:28:59     45s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:28:59     45s] ---------------------------------------------------------------------------------------------
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Enable CTE adjustment.
[03/12 15:28:59     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1688.5M, totSessionCpu=0:00:45 **
[03/12 15:28:59     45s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:28:59     45s] GigaOpt running with 1 threads.
[03/12 15:28:59     45s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.0/0:08:56.9 (0.1), mem = 2006.0M
[03/12 15:28:59     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:2006.0M, EPOCH TIME: 1741814939.136667
[03/12 15:28:59     45s] Processing tracks to init pin-track alignment.
[03/12 15:28:59     45s] z: 2, totalTracks: 1
[03/12 15:28:59     45s] z: 4, totalTracks: 1
[03/12 15:28:59     45s] z: 6, totalTracks: 1
[03/12 15:28:59     45s] z: 8, totalTracks: 1
[03/12 15:28:59     45s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:28:59     45s] All LLGs are deleted
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2006.0M, EPOCH TIME: 1741814939.138222
[03/12 15:28:59     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2006.0M, EPOCH TIME: 1741814939.138278
[03/12 15:28:59     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2006.0M, EPOCH TIME: 1741814939.138379
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2006.0M, EPOCH TIME: 1741814939.139325
[03/12 15:28:59     45s] Max number of tech site patterns supported in site array is 256.
[03/12 15:28:59     45s] Core basic site is CoreSite
[03/12 15:28:59     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2006.0M, EPOCH TIME: 1741814939.150634
[03/12 15:28:59     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:28:59     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:28:59     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2006.0M, EPOCH TIME: 1741814939.150857
[03/12 15:28:59     45s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:28:59     45s] Fast DP-INIT is on for default
[03/12 15:28:59     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:28:59     45s] Atter site array init, number of instance map data is 0.
[03/12 15:28:59     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:2006.0M, EPOCH TIME: 1741814939.153099
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:59     45s] OPERPROF:     Starting CMU at level 3, MEM:2006.0M, EPOCH TIME: 1741814939.153707
[03/12 15:28:59     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2006.0M, EPOCH TIME: 1741814939.153745
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:28:59     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:2006.0M, EPOCH TIME: 1741814939.154013
[03/12 15:28:59     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2006.0M, EPOCH TIME: 1741814939.154027
[03/12 15:28:59     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2006.0M, EPOCH TIME: 1741814939.154217
[03/12 15:28:59     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2006.0MB).
[03/12 15:28:59     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2006.0M, EPOCH TIME: 1741814939.155877
[03/12 15:28:59     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2006.0M, EPOCH TIME: 1741814939.155905
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2006.0M, EPOCH TIME: 1741814939.157034
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Trim Metal Layers:
[03/12 15:28:59     45s] LayerId::1 widthSet size::4
[03/12 15:28:59     45s] LayerId::2 widthSet size::4
[03/12 15:28:59     45s] LayerId::3 widthSet size::4
[03/12 15:28:59     45s] LayerId::4 widthSet size::4
[03/12 15:28:59     45s] LayerId::5 widthSet size::4
[03/12 15:28:59     45s] LayerId::6 widthSet size::4
[03/12 15:28:59     45s] LayerId::7 widthSet size::4
[03/12 15:28:59     45s] LayerId::8 widthSet size::4
[03/12 15:28:59     45s] LayerId::9 widthSet size::4
[03/12 15:28:59     45s] LayerId::10 widthSet size::4
[03/12 15:28:59     45s] LayerId::11 widthSet size::3
[03/12 15:28:59     45s] Updating RC grid for preRoute extraction ...
[03/12 15:28:59     45s] eee: pegSigSF::1.070000
[03/12 15:28:59     45s] Initializing multi-corner resistance tables ...
[03/12 15:28:59     45s] eee: l::1 avDens::0.113331 usedTrk::8761.988304 availTrk::77313.018864 sigTrk::8761.988304
[03/12 15:28:59     45s] eee: l::2 avDens::0.023932 usedTrk::465.092688 availTrk::19433.868487 sigTrk::465.092688
[03/12 15:28:59     45s] eee: l::3 avDens::0.024422 usedTrk::476.109357 availTrk::19495.262604 sigTrk::476.109357
[03/12 15:28:59     45s] eee: l::4 avDens::0.011079 usedTrk::191.587427 availTrk::17293.499588 sigTrk::191.587427
[03/12 15:28:59     45s] eee: l::5 avDens::0.010771 usedTrk::37.738012 availTrk::3503.684235 sigTrk::37.738012
[03/12 15:28:59     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:28:59     45s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:28:59     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.259921 aWlH=0.000000 lMod=0 pMax=0.821900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Creating Lib Analyzer ...
[03/12 15:28:59     45s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/12 15:28:59     45s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/12 15:28:59     45s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:28:59     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.3 mem=2014.0M
[03/12 15:28:59     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.3 mem=2014.0M
[03/12 15:28:59     45s] Creating Lib Analyzer, finished. 
[03/12 15:28:59     45s] AAE DB initialization (MEM=2014.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/12 15:28:59     45s] #optDebug: fT-S <1 2 3 1 0>
[03/12 15:28:59     45s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/12 15:28:59     45s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/12 15:28:59     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1699.0M, totSessionCpu=0:00:45 **
[03/12 15:28:59     45s] *** optDesign -preCTS ***
[03/12 15:28:59     45s] DRC Margin: user margin 0.0; extra margin 0.2
[03/12 15:28:59     45s] Setup Target Slack: user slack 0.1; extra slack 0.0
[03/12 15:28:59     45s] Hold Target Slack: user slack 0.1
[03/12 15:28:59     45s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/12 15:28:59     45s] Type 'man IMPOPT-3195' for more detail.
[03/12 15:28:59     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2014.0M, EPOCH TIME: 1741814939.540923
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:28:59     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2014.0M, EPOCH TIME: 1741814939.554205
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] Multi-VT timing optimization disabled based on library information.
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:28:59     45s] Deleting Lib Analyzer.
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Deleting Cell Server End ...
[03/12 15:28:59     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:28:59     45s] Summary for sequential cells identification: 
[03/12 15:28:59     45s]   Identified SBFF number: 104
[03/12 15:28:59     45s]   Identified MBFF number: 0
[03/12 15:28:59     45s]   Identified SB Latch number: 0
[03/12 15:28:59     45s]   Identified MB Latch number: 0
[03/12 15:28:59     45s]   Not identified SBFF number: 16
[03/12 15:28:59     45s]   Not identified MBFF number: 0
[03/12 15:28:59     45s]   Not identified SB Latch number: 0
[03/12 15:28:59     45s]   Not identified MB Latch number: 0
[03/12 15:28:59     45s]   Number of sequential cells which are not FFs: 24
[03/12 15:28:59     45s]  Visiting view : Slow
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:28:59     45s]  Visiting view : Slow
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:28:59     45s] TLC MultiMap info (StdDelay):
[03/12 15:28:59     45s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:28:59     45s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:28:59     45s]  Setting StdDelay to: 37.8ps
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Deleting Cell Server End ...
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] Creating Lib Analyzer ...
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:28:59     45s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:28:59     45s] Summary for sequential cells identification: 
[03/12 15:28:59     45s]   Identified SBFF number: 104
[03/12 15:28:59     45s]   Identified MBFF number: 0
[03/12 15:28:59     45s]   Identified SB Latch number: 0
[03/12 15:28:59     45s]   Identified MB Latch number: 0
[03/12 15:28:59     45s]   Not identified SBFF number: 16
[03/12 15:28:59     45s]   Not identified MBFF number: 0
[03/12 15:28:59     45s]   Not identified SB Latch number: 0
[03/12 15:28:59     45s]   Not identified MB Latch number: 0
[03/12 15:28:59     45s]   Number of sequential cells which are not FFs: 24
[03/12 15:28:59     45s]  Visiting view : Slow
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:28:59     45s]  Visiting view : Slow
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[03/12 15:28:59     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:28:59     45s] TLC MultiMap info (StdDelay):
[03/12 15:28:59     45s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:28:59     45s]   : Slow + Slow + 1 + basic := 41.6ps
[03/12 15:28:59     45s]  Setting StdDelay to: 41.6ps
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:28:59     45s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:28:59     45s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:28:59     45s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:28:59     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.7 mem=2014.0M
[03/12 15:28:59     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.7 mem=2014.0M
[03/12 15:28:59     45s] Creating Lib Analyzer, finished. 
[03/12 15:28:59     45s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2014.0M, EPOCH TIME: 1741814939.850036
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] All LLGs are deleted
[03/12 15:28:59     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:28:59     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2014.0M, EPOCH TIME: 1741814939.850070
[03/12 15:28:59     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2014.0M, EPOCH TIME: 1741814939.850088
[03/12 15:28:59     45s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2014.0M, EPOCH TIME: 1741814939.850215
[03/12 15:28:59     45s] {MMLU 0 0 564}
[03/12 15:28:59     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.7 mem=2014.0M
[03/12 15:28:59     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.7 mem=2014.0M
[03/12 15:28:59     45s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2014.01 MB )
[03/12 15:28:59     45s] (I)      ==================== Layers =====================
[03/12 15:28:59     45s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:59     45s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:28:59     45s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:59     45s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:28:59     45s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:28:59     45s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:59     45s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:28:59     45s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:28:59     45s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:28:59     45s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:28:59     45s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:28:59     45s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:28:59     45s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:28:59     45s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:28:59     45s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:28:59     45s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:28:59     45s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:28:59     45s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:28:59     45s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:28:59     45s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:28:59     45s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:28:59     45s] (I)      Started Import and model ( Curr Mem: 2014.01 MB )
[03/12 15:28:59     45s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:28:59     45s] (I)      Number of ignored instance 0
[03/12 15:28:59     45s] (I)      Number of inbound cells 42
[03/12 15:28:59     45s] (I)      Number of opened ILM blockages 0
[03/12 15:28:59     45s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/12 15:28:59     45s] (I)      numMoveCells=422, numMacros=42  numPads=34  numMultiRowHeightInsts=0
[03/12 15:28:59     45s] (I)      cell height: 3420, count: 422
[03/12 15:28:59     45s] (I)      Number of nets = 563 ( 1 ignored )
[03/12 15:28:59     45s] (I)      Read rows... (mem=2014.0M)
[03/12 15:28:59     45s] (I)      Done Read rows (cpu=0.000s, mem=2014.0M)
[03/12 15:28:59     45s] (I)      Identified Clock instances: Flop 27, Clock buffer/inverter 0, Gate 0, Logic 0
[03/12 15:28:59     45s] (I)      Read module constraints... (mem=2014.0M)
[03/12 15:28:59     45s] (I)      Done Read module constraints (cpu=0.000s, mem=2014.0M)
[03/12 15:28:59     45s] (I)      == Non-default Options ==
[03/12 15:28:59     45s] (I)      Maximum routing layer                              : 11
[03/12 15:28:59     45s] (I)      Buffering-aware routing                            : true
[03/12 15:28:59     45s] (I)      Spread congestion away from blockages              : true
[03/12 15:28:59     45s] (I)      Number of threads                                  : 1
[03/12 15:28:59     45s] (I)      Overflow penalty cost                              : 10
[03/12 15:28:59     45s] (I)      Punch through distance                             : 2444.530000
[03/12 15:28:59     45s] (I)      Source-to-sink ratio                               : 0.300000
[03/12 15:28:59     45s] (I)      Method to set GCell size                           : row
[03/12 15:28:59     45s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:28:59     45s] (I)      Use row-based GCell size
[03/12 15:28:59     45s] (I)      Use row-based GCell align
[03/12 15:28:59     45s] (I)      layer 0 area = 80000
[03/12 15:28:59     45s] (I)      layer 1 area = 80000
[03/12 15:28:59     45s] (I)      layer 2 area = 80000
[03/12 15:28:59     45s] (I)      layer 3 area = 80000
[03/12 15:28:59     45s] (I)      layer 4 area = 80000
[03/12 15:28:59     45s] (I)      layer 5 area = 80000
[03/12 15:28:59     45s] (I)      layer 6 area = 80000
[03/12 15:28:59     45s] (I)      layer 7 area = 80000
[03/12 15:28:59     45s] (I)      layer 8 area = 80000
[03/12 15:28:59     45s] (I)      layer 9 area = 400000
[03/12 15:28:59     45s] (I)      layer 10 area = 400000
[03/12 15:28:59     45s] (I)      GCell unit size   : 3420
[03/12 15:28:59     45s] (I)      GCell multiplier  : 1
[03/12 15:28:59     45s] (I)      GCell row height  : 3420
[03/12 15:28:59     45s] (I)      Actual row height : 3420
[03/12 15:28:59     45s] (I)      GCell align ref   : 520000 520600
[03/12 15:28:59     45s] [NR-eGR] Track table information for default rule: 
[03/12 15:28:59     45s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:28:59     45s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:28:59     45s] (I)      ==================== Default via =====================
[03/12 15:28:59     45s] (I)      +----+------------------+----------------------------+
[03/12 15:28:59     45s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:28:59     45s] (I)      +----+------------------+----------------------------+
[03/12 15:28:59     45s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:28:59     45s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:28:59     45s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:28:59     45s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:28:59     45s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:28:59     45s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:28:59     45s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:28:59     45s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:28:59     45s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:28:59     45s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:28:59     45s] (I)      +----+------------------+----------------------------+
[03/12 15:28:59     45s] [NR-eGR] Read 424 PG shapes
[03/12 15:28:59     45s] [NR-eGR] Read 0 clock shapes
[03/12 15:28:59     45s] [NR-eGR] Read 0 other shapes
[03/12 15:28:59     45s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:28:59     45s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:28:59     45s] [NR-eGR] #PG Blockages       : 424
[03/12 15:28:59     45s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:28:59     45s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:28:59     45s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:28:59     45s] [NR-eGR] #Other Blockages    : 0
[03/12 15:28:59     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:28:59     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:28:59     45s] [NR-eGR] Read 563 nets ( ignored 0 )
[03/12 15:28:59     45s] (I)      early_global_route_priority property id does not exist.
[03/12 15:28:59     45s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:28:59     45s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:28:59     45s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:28:59     45s] (I)      Number of ignored nets                =      0
[03/12 15:28:59     45s] (I)      Number of connected nets              =      0
[03/12 15:28:59     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:28:59     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:28:59     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:28:59     45s] (I)      Constructing bin map
[03/12 15:28:59     45s] (I)      Initialize bin information with width=6840 height=6840
[03/12 15:28:59     45s] (I)      Done constructing bin map
[03/12 15:28:59     45s] (I)      Ndr track 0 does not exist
[03/12 15:28:59     45s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:28:59     45s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:28:59     45s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:28:59     45s] (I)      Site width          :   400  (dbu)
[03/12 15:28:59     45s] (I)      Row height          :  3420  (dbu)
[03/12 15:28:59     45s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:28:59     45s] (I)      GCell width         :  3420  (dbu)
[03/12 15:28:59     45s] (I)      GCell height        :  3420  (dbu)
[03/12 15:28:59     45s] (I)      Grid                :   772   456    11
[03/12 15:28:59     45s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:28:59     45s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:28:59     45s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:28:59     45s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:28:59     45s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:28:59     45s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:28:59     45s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:28:59     45s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:28:59     45s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:28:59     45s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:28:59     45s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:28:59     45s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:28:59     45s] (I)      --------------------------------------------------------
[03/12 15:28:59     45s] 
[03/12 15:28:59     45s] [NR-eGR] ============ Routing rule table ============
[03/12 15:28:59     45s] [NR-eGR] Rule id: 0  Nets: 529
[03/12 15:28:59     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:28:59     45s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:28:59     45s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:28:59     45s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:59     45s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:28:59     45s] [NR-eGR] ========================================
[03/12 15:28:59     45s] [NR-eGR] 
[03/12 15:28:59     45s] (I)      =============== Blocked Tracks ===============
[03/12 15:28:59     45s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:59     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:28:59     45s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:59     45s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:28:59     45s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:28:59     45s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:59     45s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:59     45s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:59     45s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:59     45s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:59     45s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:28:59     45s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:28:59     45s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:28:59     45s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:28:59     45s] (I)      +-------+---------+----------+---------------+
[03/12 15:28:59     45s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2061.70 MB )
[03/12 15:28:59     45s] (I)      Reset routing kernel
[03/12 15:28:59     45s] (I)      Started Global Routing ( Curr Mem: 2061.70 MB )
[03/12 15:28:59     45s] (I)      totalPins=1452  totalGlobalPin=1375 (94.70%)
[03/12 15:28:59     45s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:28:59     45s] (I)      #blocked areas for congestion spreading : 9
[03/12 15:28:59     45s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1a Route ============
[03/12 15:28:59     45s] (I)      Usage: 8345 = (5116 H, 3229 V) = (0.15% H, 0.10% V) = (8.748e+03um H, 5.522e+03um V)
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1b Route ============
[03/12 15:28:59     45s] (I)      Usage: 8345 = (5116 H, 3229 V) = (0.15% H, 0.10% V) = (8.748e+03um H, 5.522e+03um V)
[03/12 15:28:59     45s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426995e+04um
[03/12 15:28:59     45s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:28:59     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1c Route ============
[03/12 15:28:59     45s] (I)      Usage: 8345 = (5116 H, 3229 V) = (0.15% H, 0.10% V) = (8.748e+03um H, 5.522e+03um V)
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1d Route ============
[03/12 15:28:59     45s] (I)      Usage: 8345 = (5116 H, 3229 V) = (0.15% H, 0.10% V) = (8.748e+03um H, 5.522e+03um V)
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1e Route ============
[03/12 15:28:59     45s] (I)      Usage: 8345 = (5116 H, 3229 V) = (0.15% H, 0.10% V) = (8.748e+03um H, 5.522e+03um V)
[03/12 15:28:59     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426995e+04um
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] (I)      ============  Phase 1l Route ============
[03/12 15:28:59     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:28:59     45s] (I)      Layer  2:     685065      1956         0     2292623      710650    (76.34%) 
[03/12 15:28:59     45s] (I)      Layer  3:     773021      4743         0     2386467      777717    (75.42%) 
[03/12 15:28:59     45s] (I)      Layer  4:     731912      1803         0     2262911      740362    (75.35%) 
[03/12 15:28:59     45s] (I)      Layer  5:     773030       377         0     2386440      777744    (75.42%) 
[03/12 15:28:59     45s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:28:59     45s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:28:59     45s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:28:59     45s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:28:59     45s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:28:59     45s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:28:59     45s] (I)      Total:       6573595      8879         0    20488565     6648241    (75.50%) 
[03/12 15:28:59     45s] (I)      
[03/12 15:28:59     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:28:59     45s] [NR-eGR]                        OverCon            
[03/12 15:28:59     45s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:28:59     45s] [NR-eGR]        Layer               (1)    OverCon
[03/12 15:28:59     45s] [NR-eGR] ----------------------------------------------
[03/12 15:28:59     45s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR] ----------------------------------------------
[03/12 15:28:59     45s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/12 15:28:59     45s] [NR-eGR] 
[03/12 15:28:59     45s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2061.70 MB )
[03/12 15:29:00     45s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:29:00     45s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:29:00     45s] (I)      ============= Track Assignment ============
[03/12 15:29:00     45s] (I)      Started Track Assignment (1T) ( Curr Mem: 2061.70 MB )
[03/12 15:29:00     45s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/12 15:29:00     45s] (I)      Run Multi-thread track assignment
[03/12 15:29:00     45s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2073.20 MB )
[03/12 15:29:00     45s] (I)      Started Export ( Curr Mem: 2073.20 MB )
[03/12 15:29:00     45s] [NR-eGR]                  Length (um)  Vias 
[03/12 15:29:00     45s] [NR-eGR] -----------------------------------
[03/12 15:29:00     45s] [NR-eGR]  Metal1   (1H)             0  1418 
[03/12 15:29:00     45s] [NR-eGR]  Metal2   (2V)          2595  1934 
[03/12 15:29:00     45s] [NR-eGR]  Metal3   (3H)          8174    77 
[03/12 15:29:00     45s] [NR-eGR]  Metal4   (4V)          3109     4 
[03/12 15:29:00     45s] [NR-eGR]  Metal5   (5H)           645     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal6   (6V)             0     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal7   (7H)             0     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal8   (8V)             0     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal9   (9H)             0     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal10  (10V)            0     0 
[03/12 15:29:00     45s] [NR-eGR]  Metal11  (11H)            0     0 
[03/12 15:29:00     45s] [NR-eGR] -----------------------------------
[03/12 15:29:00     45s] [NR-eGR]           Total        14523  3433 
[03/12 15:29:00     45s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:00     45s] [NR-eGR] Total half perimeter of net bounding box: 13795um
[03/12 15:29:00     45s] [NR-eGR] Total length: 14523um, number of vias: 3433
[03/12 15:29:00     45s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:00     45s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/12 15:29:00     45s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:00     45s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2073.20 MB )
[03/12 15:29:00     45s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2073.20 MB )
[03/12 15:29:00     45s] (I)      ====================================== Runtime Summary =======================================
[03/12 15:29:00     45s] (I)       Step                                             %      Start     Finish      Real       CPU 
[03/12 15:29:00     45s] (I)      ----------------------------------------------------------------------------------------------
[03/12 15:29:00     45s] (I)       Early Global Route kernel                  100.00%  50.83 sec  51.06 sec  0.23 sec  0.23 sec 
[03/12 15:29:00     45s] (I)       +-Import and model                          30.74%  50.83 sec  50.90 sec  0.07 sec  0.07 sec 
[03/12 15:29:00     45s] (I)       | +-Create place DB                          0.31%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Import place data                      0.30%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read instances and placement         0.08%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read nets                            0.15%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Create route DB                         24.88%  50.83 sec  50.89 sec  0.06 sec  0.06 sec 
[03/12 15:29:00     45s] (I)       | | +-Import route data (1T)                24.82%  50.83 sec  50.89 sec  0.06 sec  0.06 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.13%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read routing blockages             0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read instance blockages            0.04%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read PG blockages                  0.02%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read clock blockages               0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read other blockages               0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read halo blockages                0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Read boundary cut boxes            0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read blackboxes                      0.00%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read prerouted                       0.01%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read unlegalized nets                0.01%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Read nets                            0.04%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Set up via pillars                   0.01%  50.83 sec  50.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Initialize 3D grid graph             2.29%  50.83 sec  50.84 sec  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)       | | | +-Model blockage capacity             21.97%  50.84 sec  50.89 sec  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Initialize 3D capacity            19.46%  50.84 sec  50.88 sec  0.04 sec  0.04 sec 
[03/12 15:29:00     45s] (I)       | +-Read aux data                            0.34%  50.89 sec  50.89 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Others data preparation                  0.22%  50.89 sec  50.89 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Create route kernel                      4.92%  50.89 sec  50.90 sec  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)       +-Global Routing                            31.21%  50.90 sec  50.97 sec  0.07 sec  0.07 sec 
[03/12 15:29:00     45s] (I)       | +-Initialization                           1.50%  50.90 sec  50.90 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Net group 1                             19.00%  50.90 sec  50.95 sec  0.04 sec  0.04 sec 
[03/12 15:29:00     45s] (I)       | | +-Generate topology                      0.09%  50.90 sec  50.90 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1a                               1.26%  50.92 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Pattern routing (1T)                 0.71%  50.92 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Add via demand to 2D                 0.52%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1b                               0.15%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1c                               0.00%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1d                               0.00%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1e                               0.29%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | +-Route legalization                   0.13%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Legalize Blockage Violations       0.02%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  50.93 sec  50.93 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Phase 1l                               7.95%  50.93 sec  50.95 sec  0.02 sec  0.02 sec 
[03/12 15:29:00     45s] (I)       | | | +-Layer assignment (1T)                2.92%  50.94 sec  50.95 sec  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)       | +-Clean cong LA                            0.00%  50.95 sec  50.95 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       +-Export 3D cong map                        12.77%  50.97 sec  51.00 sec  0.03 sec  0.03 sec 
[03/12 15:29:00     45s] (I)       | +-Export 2D cong map                       1.46%  51.00 sec  51.00 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       +-Extract Global 3D Wires                    0.06%  51.00 sec  51.00 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       +-Track Assignment (1T)                     23.18%  51.00 sec  51.05 sec  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)       | +-Initialization                           0.01%  51.00 sec  51.00 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Track Assignment Kernel                 23.00%  51.00 sec  51.05 sec  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)       | +-Free Memory                              0.00%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       +-Export                                     0.88%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Export DB wires                          0.38%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Export all nets                        0.27%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | | +-Set wire vias                          0.07%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Report wirelength                        0.31%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Update net boxes                         0.14%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       | +-Update timing                            0.00%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)       +-Postprocess design                         0.04%  51.05 sec  51.05 sec  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)      ====================== Summary by functions ======================
[03/12 15:29:00     45s] (I)       Lv  Step                                   %      Real       CPU 
[03/12 15:29:00     45s] (I)      ------------------------------------------------------------------
[03/12 15:29:00     45s] (I)        0  Early Global Route kernel        100.00%  0.23 sec  0.23 sec 
[03/12 15:29:00     45s] (I)        1  Global Routing                    31.21%  0.07 sec  0.07 sec 
[03/12 15:29:00     45s] (I)        1  Import and model                  30.74%  0.07 sec  0.07 sec 
[03/12 15:29:00     45s] (I)        1  Track Assignment (1T)             23.18%  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)        1  Export 3D cong map                12.77%  0.03 sec  0.03 sec 
[03/12 15:29:00     45s] (I)        1  Export                             0.88%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        1  Extract Global 3D Wires            0.06%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        1  Postprocess design                 0.04%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Create route DB                   24.88%  0.06 sec  0.06 sec 
[03/12 15:29:00     45s] (I)        2  Track Assignment Kernel           23.00%  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)        2  Net group 1                       19.00%  0.04 sec  0.04 sec 
[03/12 15:29:00     45s] (I)        2  Create route kernel                4.92%  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)        2  Initialization                     1.51%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Export 2D cong map                 1.46%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Export DB wires                    0.38%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Read aux data                      0.34%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Report wirelength                  0.31%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Create place DB                    0.31%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Others data preparation            0.22%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Update net boxes                   0.14%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Import route data (1T)            24.82%  0.06 sec  0.06 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1l                           7.95%  0.02 sec  0.02 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1a                           1.26%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Import place data                  0.30%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1e                           0.29%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Export all nets                    0.27%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1b                           0.15%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Generate topology                  0.09%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Set wire vias                      0.07%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Model blockage capacity           21.97%  0.05 sec  0.05 sec 
[03/12 15:29:00     45s] (I)        4  Layer assignment (1T)              2.92%  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)        4  Initialize 3D grid graph           2.29%  0.01 sec  0.01 sec 
[03/12 15:29:00     45s] (I)        4  Pattern routing (1T)               0.71%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Add via demand to 2D               0.52%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read nets                          0.19%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Route legalization                 0.13%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read blockages ( Layer 2-11 )      0.13%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read instances and placement       0.08%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read prerouted                     0.01%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Initialize 3D capacity            19.46%  0.04 sec  0.04 sec 
[03/12 15:29:00     45s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read instance blockages            0.04%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Legalize Blockage Violations       0.02%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read PG blockages                  0.02%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/12 15:29:00     45s] Extraction called for design 'polynomial_top' of instances=464 and nets=579 using extraction engine 'preRoute' .
[03/12 15:29:00     45s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:29:00     45s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:29:00     45s] PreRoute RC Extraction called for design polynomial_top.
[03/12 15:29:00     45s] RC Extraction called in multi-corner(1) mode.
[03/12 15:29:00     45s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:29:00     45s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:29:00     45s] RCMode: PreRoute
[03/12 15:29:00     45s]       RC Corner Indexes            0   
[03/12 15:29:00     45s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:29:00     45s] Resistance Scaling Factor    : 1.00000 
[03/12 15:29:00     45s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:29:00     45s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:29:00     45s] Shrink Factor                : 1.00000
[03/12 15:29:00     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:29:00     45s] Using capacitance table file ...
[03/12 15:29:00     45s] 
[03/12 15:29:00     45s] Trim Metal Layers:
[03/12 15:29:00     45s] LayerId::1 widthSet size::4
[03/12 15:29:00     45s] LayerId::2 widthSet size::4
[03/12 15:29:00     45s] LayerId::3 widthSet size::4
[03/12 15:29:00     45s] LayerId::4 widthSet size::4
[03/12 15:29:00     45s] LayerId::5 widthSet size::4
[03/12 15:29:00     45s] LayerId::6 widthSet size::4
[03/12 15:29:00     45s] LayerId::7 widthSet size::4
[03/12 15:29:00     45s] LayerId::8 widthSet size::4
[03/12 15:29:00     45s] LayerId::9 widthSet size::4
[03/12 15:29:00     45s] LayerId::10 widthSet size::4
[03/12 15:29:00     45s] LayerId::11 widthSet size::3
[03/12 15:29:00     45s] Updating RC grid for preRoute extraction ...
[03/12 15:29:00     45s] eee: pegSigSF::1.070000
[03/12 15:29:00     45s] Initializing multi-corner resistance tables ...
[03/12 15:29:00     45s] eee: l::1 avDens::0.113331 usedTrk::8761.988304 availTrk::77313.018864 sigTrk::8761.988304
[03/12 15:29:00     45s] eee: l::2 avDens::0.023950 usedTrk::465.439765 availTrk::19433.868487 sigTrk::465.439765
[03/12 15:29:00     45s] eee: l::3 avDens::0.024519 usedTrk::478.004096 availTrk::19495.262604 sigTrk::478.004096
[03/12 15:29:00     45s] eee: l::4 avDens::0.011139 usedTrk::190.720175 availTrk::17122.499588 sigTrk::190.720175
[03/12 15:29:00     45s] eee: l::5 avDens::0.010771 usedTrk::37.738012 availTrk::3503.684235 sigTrk::37.738012
[03/12 15:29:00     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:00     45s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:00     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.258479 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:29:00     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2073.203M)
[03/12 15:29:00     45s] All LLGs are deleted
[03/12 15:29:00     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2073.2M, EPOCH TIME: 1741814940.112237
[03/12 15:29:00     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2073.2M, EPOCH TIME: 1741814940.112284
[03/12 15:29:00     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.2M, EPOCH TIME: 1741814940.112349
[03/12 15:29:00     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2073.2M, EPOCH TIME: 1741814940.113035
[03/12 15:29:00     45s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:00     45s] Core basic site is CoreSite
[03/12 15:29:00     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2073.2M, EPOCH TIME: 1741814940.123519
[03/12 15:29:00     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:00     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:00     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2073.2M, EPOCH TIME: 1741814940.123871
[03/12 15:29:00     45s] Fast DP-INIT is on for default
[03/12 15:29:00     45s] Atter site array init, number of instance map data is 0.
[03/12 15:29:00     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2073.2M, EPOCH TIME: 1741814940.126232
[03/12 15:29:00     45s] 
[03/12 15:29:00     45s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:00     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2073.2M, EPOCH TIME: 1741814940.127047
[03/12 15:29:00     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:00     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     45s] Starting delay calculation for Setup views
[03/12 15:29:00     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/12 15:29:00     45s] #################################################################################
[03/12 15:29:00     45s] # Design Stage: PreRoute
[03/12 15:29:00     45s] # Design Name: polynomial_top
[03/12 15:29:00     45s] # Design Mode: 90nm
[03/12 15:29:00     45s] # Analysis Mode: MMMC Non-OCV 
[03/12 15:29:00     45s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:29:00     45s] # Signoff Settings: SI Off 
[03/12 15:29:00     45s] #################################################################################
[03/12 15:29:00     45s] Calculate delays in Single mode...
[03/12 15:29:00     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2071.2M, InitMEM = 2071.2M)
[03/12 15:29:00     45s] Start delay calculation (fullDC) (1 T). (MEM=2071.2)
[03/12 15:29:00     46s] siFlow : Timing analysis mode is single, using late cdB files
[03/12 15:29:00     46s] Start AAE Lib Loading. (MEM=2082.72)
[03/12 15:29:00     46s] End AAE Lib Loading. (MEM=2101.8 CPU=0:00:00.0 Real=0:00:00.0)
[03/12 15:29:00     46s] End AAE Lib Interpolated Model. (MEM=2101.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:00     46s] Total number of fetched objects 565
[03/12 15:29:00     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:00     46s] End delay calculation. (MEM=2198.73 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:29:00     46s] End delay calculation (fullDC). (MEM=2198.73 CPU=0:00:00.1 REAL=0:00:00.0)
[03/12 15:29:00     46s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2198.7M) ***
[03/12 15:29:00     46s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:46.1 mem=2190.7M)
[03/12 15:29:00     46s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     15 (46)      |   -0.791   |     15 (46)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.7M, EPOCH TIME: 1741814940.288042
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:00     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2206.7M, EPOCH TIME: 1741814940.302399
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] Density: 0.659%
------------------------------------------------------------------

[03/12 15:29:00     46s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1761.0M, totSessionCpu=0:00:46 **
[03/12 15:29:00     46s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:00:46.1/0:08:58.0 (0.1), mem = 2137.7M
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] =============================================================================================
[03/12 15:29:00     46s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[03/12 15:29:00     46s] =============================================================================================
[03/12 15:29:00     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:00     46s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  46.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:29:00     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (  19.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:00     46s] [ ExtractRC              ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/12 15:29:00     46s] [ TimingUpdate           ]      1   0:00:00.1  (   6.0 % )     0:00:00.2 /  0:00:00.1    0.9
[03/12 15:29:00     46s] [ FullDelayCalc          ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:00     46s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:00     46s] [ MISC                   ]          0:00:00.2  (  14.1 % )     0:00:00.2 /  0:00:00.1    0.7
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/12 15:29:00     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:00     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=2137.7M
[03/12 15:29:00     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2137.7M, EPOCH TIME: 1741814940.308479
[03/12 15:29:00     46s] Processing tracks to init pin-track alignment.
[03/12 15:29:00     46s] z: 2, totalTracks: 1
[03/12 15:29:00     46s] z: 4, totalTracks: 1
[03/12 15:29:00     46s] z: 6, totalTracks: 1
[03/12 15:29:00     46s] z: 8, totalTracks: 1
[03/12 15:29:00     46s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:00     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.7M, EPOCH TIME: 1741814940.309621
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:00     46s] OPERPROF:     Starting CMU at level 3, MEM:2137.7M, EPOCH TIME: 1741814940.323852
[03/12 15:29:00     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2137.7M, EPOCH TIME: 1741814940.323904
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:00     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2137.7M, EPOCH TIME: 1741814940.324149
[03/12 15:29:00     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2137.7M, EPOCH TIME: 1741814940.324163
[03/12 15:29:00     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2137.7M, EPOCH TIME: 1741814940.324382
[03/12 15:29:00     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2137.7MB).
[03/12 15:29:00     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2137.7M, EPOCH TIME: 1741814940.324430
[03/12 15:29:00     46s] TotalInstCnt at PhyDesignMc Initialization: 422
[03/12 15:29:00     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.1 mem=2137.7M
[03/12 15:29:00     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.7M, EPOCH TIME: 1741814940.324817
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2137.7M, EPOCH TIME: 1741814940.326285
[03/12 15:29:00     46s] TotalInstCnt at PhyDesignMc Destruction: 422
[03/12 15:29:00     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:00     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=2137.7M
[03/12 15:29:00     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2137.7M, EPOCH TIME: 1741814940.326467
[03/12 15:29:00     46s] Processing tracks to init pin-track alignment.
[03/12 15:29:00     46s] z: 2, totalTracks: 1
[03/12 15:29:00     46s] z: 4, totalTracks: 1
[03/12 15:29:00     46s] z: 6, totalTracks: 1
[03/12 15:29:00     46s] z: 8, totalTracks: 1
[03/12 15:29:00     46s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:00     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.7M, EPOCH TIME: 1741814940.327511
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:00     46s] OPERPROF:     Starting CMU at level 3, MEM:2137.7M, EPOCH TIME: 1741814940.341527
[03/12 15:29:00     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2137.7M, EPOCH TIME: 1741814940.341587
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:00     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2137.7M, EPOCH TIME: 1741814940.341829
[03/12 15:29:00     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2137.7M, EPOCH TIME: 1741814940.341842
[03/12 15:29:00     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2137.7M, EPOCH TIME: 1741814940.342038
[03/12 15:29:00     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2137.7MB).
[03/12 15:29:00     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2137.7M, EPOCH TIME: 1741814940.342085
[03/12 15:29:00     46s] TotalInstCnt at PhyDesignMc Initialization: 422
[03/12 15:29:00     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.2 mem=2137.7M
[03/12 15:29:00     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.7M, EPOCH TIME: 1741814940.342371
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2137.7M, EPOCH TIME: 1741814940.343824
[03/12 15:29:00     46s] TotalInstCnt at PhyDesignMc Destruction: 422
[03/12 15:29:00     46s] *** Starting optimizing excluded clock nets MEM= 2137.7M) ***
[03/12 15:29:00     46s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2137.7M) ***
[03/12 15:29:00     46s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/12 15:29:00     46s] Begin: GigaOpt Route Type Constraints Refinement
[03/12 15:29:00     46s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.2/0:08:58.1 (0.1), mem = 2137.7M
[03/12 15:29:00     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.1
[03/12 15:29:00     46s] ### Creating RouteCongInterface, started
[03/12 15:29:00     46s] ### Creating TopoMgr, started
[03/12 15:29:00     46s] ### Creating TopoMgr, finished
[03/12 15:29:00     46s] #optDebug: Start CG creation (mem=2137.7M)
[03/12 15:29:00     46s]  ...initializing CG  maxDriveDist 1160.440000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 116.044000 
[03/12 15:29:00     46s] (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPrt (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgEgp (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPbk (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgNrb(cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgObs (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgCon (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPdm (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2339.3M)
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] #optDebug: {0, 1.000}
[03/12 15:29:00     46s] ### Creating RouteCongInterface, finished
[03/12 15:29:00     46s] Updated routing constraints on 0 nets.
[03/12 15:29:00     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.1
[03/12 15:29:00     46s] Bottom Preferred Layer:
[03/12 15:29:00     46s]     None
[03/12 15:29:00     46s] Via Pillar Rule:
[03/12 15:29:00     46s]     None
[03/12 15:29:00     46s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:46.4/0:08:58.3 (0.1), mem = 2339.3M
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] =============================================================================================
[03/12 15:29:00     46s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.17-s075_1
[03/12 15:29:00     46s] =============================================================================================
[03/12 15:29:00     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  91.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:00     46s] [ MISC                   ]          0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:00     46s] ---------------------------------------------------------------------------------------------
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] End: GigaOpt Route Type Constraints Refinement
[03/12 15:29:00     46s] The useful skew maximum allowed delay set by user is: 1
[03/12 15:29:00     46s] Deleting Lib Analyzer.
[03/12 15:29:00     46s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.4/0:08:58.3 (0.1), mem = 2339.3M
[03/12 15:29:00     46s] Info: 34 io nets excluded
[03/12 15:29:00     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.4 mem=2339.3M
[03/12 15:29:00     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.4 mem=2339.3M
[03/12 15:29:00     46s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/12 15:29:00     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.2
[03/12 15:29:00     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:00     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.4 mem=2339.3M
[03/12 15:29:00     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2339.3M, EPOCH TIME: 1741814940.564628
[03/12 15:29:00     46s] Processing tracks to init pin-track alignment.
[03/12 15:29:00     46s] z: 2, totalTracks: 1
[03/12 15:29:00     46s] z: 4, totalTracks: 1
[03/12 15:29:00     46s] z: 6, totalTracks: 1
[03/12 15:29:00     46s] z: 8, totalTracks: 1
[03/12 15:29:00     46s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:00     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2339.3M, EPOCH TIME: 1741814940.565689
[03/12 15:29:00     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:00     46s] OPERPROF:     Starting CMU at level 3, MEM:2339.3M, EPOCH TIME: 1741814940.578355
[03/12 15:29:00     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2339.3M, EPOCH TIME: 1741814940.578409
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:00     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:2339.3M, EPOCH TIME: 1741814940.578652
[03/12 15:29:00     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2339.3M, EPOCH TIME: 1741814940.578667
[03/12 15:29:00     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2339.3M, EPOCH TIME: 1741814940.578992
[03/12 15:29:00     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2339.3MB).
[03/12 15:29:00     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2339.3M, EPOCH TIME: 1741814940.579089
[03/12 15:29:00     46s] TotalInstCnt at PhyDesignMc Initialization: 422
[03/12 15:29:00     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.4 mem=2339.3M
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] Footprint cell information for calculating maxBufDist
[03/12 15:29:00     46s] *info: There are 10 candidate Buffer cells
[03/12 15:29:00     46s] *info: There are 12 candidate Inverter cells
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] #optDebug: Start CG creation (mem=2339.3M)
[03/12 15:29:00     46s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[03/12 15:29:00     46s] (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPrt (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgEgp (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPbk (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgNrb(cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgObs (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgCon (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s]  ...processing cgPdm (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2339.3M)
[03/12 15:29:00     46s] ### Creating RouteCongInterface, started
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] Creating Lib Analyzer ...
[03/12 15:29:00     46s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:00     46s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:00     46s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:00     46s] 
[03/12 15:29:00     46s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:01     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.0 mem=2339.3M
[03/12 15:29:01     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.0 mem=2339.3M
[03/12 15:29:01     46s] Creating Lib Analyzer, finished. 
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug: {0, 1.000}
[03/12 15:29:01     47s] ### Creating RouteCongInterface, finished
[03/12 15:29:01     47s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:01     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2358.4M, EPOCH TIME: 1741814941.220016
[03/12 15:29:01     47s] Found 0 hard placement blockage before merging.
[03/12 15:29:01     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2358.4M, EPOCH TIME: 1741814941.220067
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Netlist preparation processing... 
[03/12 15:29:01     47s] Removed 1 instance
[03/12 15:29:01     47s] *info: Marking 0 isolation instances dont touch
[03/12 15:29:01     47s] *info: Marking 0 level shifter instances dont touch
[03/12 15:29:01     47s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:01     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2355.3M, EPOCH TIME: 1741814941.229749
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:424).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2261.3M, EPOCH TIME: 1741814941.231826
[03/12 15:29:01     47s] TotalInstCnt at PhyDesignMc Destruction: 421
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.2
[03/12 15:29:01     47s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:47.1/0:08:58.9 (0.1), mem = 2261.3M
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.17-s075_1
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  39.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:01     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  43.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ MISC                   ]          0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Deleting Lib Analyzer.
[03/12 15:29:01     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[03/12 15:29:01     47s] Info: 34 io nets excluded
[03/12 15:29:01     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.1 mem=2261.3M
[03/12 15:29:01     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.1 mem=2261.3M
[03/12 15:29:01     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/12 15:29:01     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:01     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.1 mem=2318.5M
[03/12 15:29:01     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2318.5M, EPOCH TIME: 1741814941.237962
[03/12 15:29:01     47s] Processing tracks to init pin-track alignment.
[03/12 15:29:01     47s] z: 2, totalTracks: 1
[03/12 15:29:01     47s] z: 4, totalTracks: 1
[03/12 15:29:01     47s] z: 6, totalTracks: 1
[03/12 15:29:01     47s] z: 8, totalTracks: 1
[03/12 15:29:01     47s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:01     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2318.5M, EPOCH TIME: 1741814941.239168
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:01     47s] OPERPROF:     Starting CMU at level 3, MEM:2318.5M, EPOCH TIME: 1741814941.252718
[03/12 15:29:01     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2318.5M, EPOCH TIME: 1741814941.252772
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:01     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:2318.5M, EPOCH TIME: 1741814941.253014
[03/12 15:29:01     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2318.5M, EPOCH TIME: 1741814941.253029
[03/12 15:29:01     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2318.5M, EPOCH TIME: 1741814941.253241
[03/12 15:29:01     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2318.5MB).
[03/12 15:29:01     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2318.5M, EPOCH TIME: 1741814941.253290
[03/12 15:29:01     47s] TotalInstCnt at PhyDesignMc Initialization: 421
[03/12 15:29:01     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.1 mem=2318.5M
[03/12 15:29:01     47s] Begin: Area Reclaim Optimization
[03/12 15:29:01     47s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.1/0:08:59.0 (0.1), mem = 2318.5M
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Creating Lib Analyzer ...
[03/12 15:29:01     47s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:01     47s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:01     47s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:01     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.3 mem=2318.5M
[03/12 15:29:01     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.3 mem=2318.5M
[03/12 15:29:01     47s] Creating Lib Analyzer, finished. 
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.3
[03/12 15:29:01     47s] ### Creating RouteCongInterface, started
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug: {0, 1.000}
[03/12 15:29:01     47s] ### Creating RouteCongInterface, finished
[03/12 15:29:01     47s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:01     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2318.5M, EPOCH TIME: 1741814941.591701
[03/12 15:29:01     47s] Found 0 hard placement blockage before merging.
[03/12 15:29:01     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2318.5M, EPOCH TIME: 1741814941.591742
[03/12 15:29:01     47s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.66
[03/12 15:29:01     47s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:01     47s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/12 15:29:01     47s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:01     47s] |    0.66%|        -|   0.100|   0.000|   0:00:00.0| 2318.5M|
[03/12 15:29:01     47s] Info: 34 io nets excluded
[03/12 15:29:01     47s] |    0.66%|        0|   0.100|   0.000|   0:00:00.0| 2318.5M|
[03/12 15:29:01     47s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:01     47s] |    0.66%|        1|   0.100|   0.000|   0:00:00.0| 2340.6M|
[03/12 15:29:01     47s] |    0.66%|        0|   0.100|   0.000|   0:00:00.0| 2340.6M|
[03/12 15:29:01     47s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:01     47s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:01     47s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.66
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 0 **
[03/12 15:29:01     47s] --------------------------------------------------------------
[03/12 15:29:01     47s] |                                   | Total     | Sequential |
[03/12 15:29:01     47s] --------------------------------------------------------------
[03/12 15:29:01     47s] | Num insts resized                 |       0  |       0    |
[03/12 15:29:01     47s] | Num insts undone                  |       0  |       0    |
[03/12 15:29:01     47s] | Num insts Downsized               |       0  |       0    |
[03/12 15:29:01     47s] | Num insts Samesized               |       0  |       0    |
[03/12 15:29:01     47s] | Num insts Upsized                 |       0  |       0    |
[03/12 15:29:01     47s] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 15:29:01     47s] --------------------------------------------------------------
[03/12 15:29:01     47s] Bottom Preferred Layer:
[03/12 15:29:01     47s]     None
[03/12 15:29:01     47s] Via Pillar Rule:
[03/12 15:29:01     47s]     None
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/12 15:29:01     47s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[03/12 15:29:01     47s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.3
[03/12 15:29:01     47s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.5/0:08:59.3 (0.1), mem = 2340.6M
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.17-s075_1
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  70.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:01     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:01     47s] [ OptSingleIteration     ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:01     47s] [ OptGetWeight           ]     96   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ OptEval                ]     96   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:01     47s] [ OptCommit              ]     96   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ PostCommitDelayUpdate  ]     96   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ MISC                   ]          0:00:00.0  (  12.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Executing incremental physical updates
[03/12 15:29:01     47s] Executing incremental physical updates
[03/12 15:29:01     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2321.5M, EPOCH TIME: 1741814941.628507
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:422).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2262.5M, EPOCH TIME: 1741814941.630315
[03/12 15:29:01     47s] TotalInstCnt at PhyDesignMc Destruction: 420
[03/12 15:29:01     47s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2262.52M, totSessionCpu=0:00:47).
[03/12 15:29:01     47s] Deleting Lib Analyzer.
[03/12 15:29:01     47s] Begin: GigaOpt high fanout net optimization
[03/12 15:29:01     47s] GigaOpt HFN: use maxLocalDensity 1.2
[03/12 15:29:01     47s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/12 15:29:01     47s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.5/0:08:59.4 (0.1), mem = 2262.5M
[03/12 15:29:01     47s] Info: 34 io nets excluded
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.4
[03/12 15:29:01     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:01     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.5 mem=2262.5M
[03/12 15:29:01     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:01     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2262.5M, EPOCH TIME: 1741814941.639040
[03/12 15:29:01     47s] Processing tracks to init pin-track alignment.
[03/12 15:29:01     47s] z: 2, totalTracks: 1
[03/12 15:29:01     47s] z: 4, totalTracks: 1
[03/12 15:29:01     47s] z: 6, totalTracks: 1
[03/12 15:29:01     47s] z: 8, totalTracks: 1
[03/12 15:29:01     47s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:01     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2262.5M, EPOCH TIME: 1741814941.640165
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:01     47s] OPERPROF:     Starting CMU at level 3, MEM:2262.5M, EPOCH TIME: 1741814941.654949
[03/12 15:29:01     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2262.5M, EPOCH TIME: 1741814941.655007
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:01     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2262.5M, EPOCH TIME: 1741814941.655261
[03/12 15:29:01     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2262.5M, EPOCH TIME: 1741814941.655275
[03/12 15:29:01     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2262.5M, EPOCH TIME: 1741814941.655465
[03/12 15:29:01     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2262.5MB).
[03/12 15:29:01     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2262.5M, EPOCH TIME: 1741814941.655517
[03/12 15:29:01     47s] TotalInstCnt at PhyDesignMc Initialization: 420
[03/12 15:29:01     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.5 mem=2262.5M
[03/12 15:29:01     47s] ### Creating RouteCongInterface, started
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] Creating Lib Analyzer ...
[03/12 15:29:01     47s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:01     47s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:01     47s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:01     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.7 mem=2264.5M
[03/12 15:29:01     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.7 mem=2264.5M
[03/12 15:29:01     47s] Creating Lib Analyzer, finished. 
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] #optDebug: {0, 1.000}
[03/12 15:29:01     47s] ### Creating RouteCongInterface, finished
[03/12 15:29:01     47s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:01     47s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:01     47s] Total-nets :: 562, Stn-nets :: 38, ratio :: 6.76157 %, Total-len 14499.2, Stn-len 90.195
[03/12 15:29:01     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.7M, EPOCH TIME: 1741814941.993693
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2264.7M, EPOCH TIME: 1741814941.995373
[03/12 15:29:01     47s] TotalInstCnt at PhyDesignMc Destruction: 420
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.4
[03/12 15:29:01     47s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.8/0:08:59.7 (0.1), mem = 2264.7M
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.17-s075_1
[03/12 15:29:01     47s] =============================================================================================
[03/12 15:29:01     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  71.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:01     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:01     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:01     47s] [ MISC                   ]          0:00:00.0  (  14.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:01     47s] ---------------------------------------------------------------------------------------------
[03/12 15:29:01     47s] 
[03/12 15:29:01     47s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/12 15:29:01     47s] End: GigaOpt high fanout net optimization
[03/12 15:29:01     47s] Begin: GigaOpt DRV Optimization
[03/12 15:29:01     47s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/12 15:29:01     47s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.8/0:08:59.7 (0.1), mem = 2264.7M
[03/12 15:29:01     47s] Info: 34 io nets excluded
[03/12 15:29:01     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.5
[03/12 15:29:01     47s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:01     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.8 mem=2264.7M
[03/12 15:29:01     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:01     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.7M, EPOCH TIME: 1741814941.996791
[03/12 15:29:01     47s] Processing tracks to init pin-track alignment.
[03/12 15:29:01     47s] z: 2, totalTracks: 1
[03/12 15:29:01     47s] z: 4, totalTracks: 1
[03/12 15:29:01     47s] z: 6, totalTracks: 1
[03/12 15:29:01     47s] z: 8, totalTracks: 1
[03/12 15:29:01     47s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:01     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.7M, EPOCH TIME: 1741814941.998016
[03/12 15:29:01     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:01     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     47s] 
[03/12 15:29:02     47s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:02     47s] OPERPROF:     Starting CMU at level 3, MEM:2264.7M, EPOCH TIME: 1741814942.010538
[03/12 15:29:02     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2264.7M, EPOCH TIME: 1741814942.010616
[03/12 15:29:02     47s] 
[03/12 15:29:02     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:02     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2264.7M, EPOCH TIME: 1741814942.010864
[03/12 15:29:02     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2264.7M, EPOCH TIME: 1741814942.010880
[03/12 15:29:02     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2264.7M, EPOCH TIME: 1741814942.011062
[03/12 15:29:02     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2264.7MB).
[03/12 15:29:02     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2264.7M, EPOCH TIME: 1741814942.011111
[03/12 15:29:02     47s] TotalInstCnt at PhyDesignMc Initialization: 420
[03/12 15:29:02     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.8 mem=2264.7M
[03/12 15:29:02     47s] ### Creating RouteCongInterface, started
[03/12 15:29:02     47s] 
[03/12 15:29:02     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/12 15:29:02     47s] 
[03/12 15:29:02     47s] #optDebug: {0, 1.000}
[03/12 15:29:02     47s] ### Creating RouteCongInterface, finished
[03/12 15:29:02     47s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:02     47s] [GPS-DRV] Optimizer parameters ============================= 
[03/12 15:29:02     47s] [GPS-DRV] maxDensity (design): 0.95
[03/12 15:29:02     47s] [GPS-DRV] maxLocalDensity: 1.2
[03/12 15:29:02     47s] [GPS-DRV] MaxBufDistForPlaceBlk: 44 Microns
[03/12 15:29:02     47s] [GPS-DRV] All active and enabled setup views
[03/12 15:29:02     47s] [GPS-DRV]     Slow
[03/12 15:29:02     47s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:02     47s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:02     47s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/12 15:29:02     47s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/12 15:29:02     47s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[03/12 15:29:02     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2321.9M, EPOCH TIME: 1741814942.089978
[03/12 15:29:02     47s] Found 0 hard placement blockage before merging.
[03/12 15:29:02     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2321.9M, EPOCH TIME: 1741814942.090014
[03/12 15:29:02     47s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:02     47s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/12 15:29:02     47s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:02     47s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/12 15:29:02     47s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:02     47s] Info: violation cost 123.922737 (cap = 0.000000, tran = 123.922737, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:02     47s] |    30|   124|    -0.85|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.66%|          |         |
[03/12 15:29:02     48s] Info: violation cost 0.111161 (cap = 0.000000, tran = 0.111161, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:02     48s] |     1|     1|    -0.02|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       1|      48|       5|  0.69%| 0:00:00.0|  2365.6M|
[03/12 15:29:02     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:02     48s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       1|  0.69%| 0:00:00.0|  2365.6M|
[03/12 15:29:02     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:02     48s] Bottom Preferred Layer:
[03/12 15:29:02     48s]     None
[03/12 15:29:02     48s] Via Pillar Rule:
[03/12 15:29:02     48s]     None
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2365.6M) ***
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:02     48s] Total-nets :: 611, Stn-nets :: 38, ratio :: 6.21931 %, Total-len 14501.3, Stn-len 90.195
[03/12 15:29:02     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.6M, EPOCH TIME: 1741814942.184133
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:471).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2274.6M, EPOCH TIME: 1741814942.186085
[03/12 15:29:02     48s] TotalInstCnt at PhyDesignMc Destruction: 469
[03/12 15:29:02     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.5
[03/12 15:29:02     48s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:48.0/0:08:59.9 (0.1), mem = 2274.6M
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] =============================================================================================
[03/12 15:29:02     48s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.17-s075_1
[03/12 15:29:02     48s] =============================================================================================
[03/12 15:29:02     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.4 % )     0:00:00.0 /  0:00:00.0    1.5
[03/12 15:29:02     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  15.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:02     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:29:02     48s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:02     48s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ OptEval                ]      3   0:00:00.0  (  14.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:02     48s] [ OptCommit              ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.0    1.0
[03/12 15:29:02     48s] [ IncrDelayCalc          ]     24   0:00:00.0  (  26.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:02     48s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ MISC                   ]          0:00:00.0  (  25.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] End: GigaOpt DRV Optimization
[03/12 15:29:02     48s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/12 15:29:02     48s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1879.8M, totSessionCpu=0:00:48 **
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Active setup views:
[03/12 15:29:02     48s]  Slow
[03/12 15:29:02     48s]   Dominating endpoints: 0
[03/12 15:29:02     48s]   Dominating TNS: -0.000
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:29:02     48s] Deleting Lib Analyzer.
[03/12 15:29:02     48s] Begin: GigaOpt Global Optimization
[03/12 15:29:02     48s] *info: use new DP (enabled)
[03/12 15:29:02     48s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/12 15:29:02     48s] Info: 34 io nets excluded
[03/12 15:29:02     48s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.0/0:08:59.9 (0.1), mem = 2312.7M
[03/12 15:29:02     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.6
[03/12 15:29:02     48s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:02     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.0 mem=2312.7M
[03/12 15:29:02     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:02     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2312.7M, EPOCH TIME: 1741814942.195700
[03/12 15:29:02     48s] Processing tracks to init pin-track alignment.
[03/12 15:29:02     48s] z: 2, totalTracks: 1
[03/12 15:29:02     48s] z: 4, totalTracks: 1
[03/12 15:29:02     48s] z: 6, totalTracks: 1
[03/12 15:29:02     48s] z: 8, totalTracks: 1
[03/12 15:29:02     48s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:02     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2312.7M, EPOCH TIME: 1741814942.196959
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:02     48s] OPERPROF:     Starting CMU at level 3, MEM:2312.7M, EPOCH TIME: 1741814942.211042
[03/12 15:29:02     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1741814942.211125
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:02     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2312.7M, EPOCH TIME: 1741814942.211384
[03/12 15:29:02     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2312.7M, EPOCH TIME: 1741814942.211399
[03/12 15:29:02     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2312.7M, EPOCH TIME: 1741814942.211592
[03/12 15:29:02     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2312.7MB).
[03/12 15:29:02     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2312.7M, EPOCH TIME: 1741814942.211677
[03/12 15:29:02     48s] TotalInstCnt at PhyDesignMc Initialization: 469
[03/12 15:29:02     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.0 mem=2312.7M
[03/12 15:29:02     48s] ### Creating RouteCongInterface, started
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Creating Lib Analyzer ...
[03/12 15:29:02     48s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:02     48s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:02     48s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:02     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.3 mem=2312.7M
[03/12 15:29:02     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.3 mem=2312.7M
[03/12 15:29:02     48s] Creating Lib Analyzer, finished. 
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] #optDebug: {0, 1.000}
[03/12 15:29:02     48s] ### Creating RouteCongInterface, finished
[03/12 15:29:02     48s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:02     48s] *info: 34 io nets excluded
[03/12 15:29:02     48s] *info: 14 no-driver nets excluded.
[03/12 15:29:02     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2350.9M, EPOCH TIME: 1741814942.560546
[03/12 15:29:02     48s] Found 0 hard placement blockage before merging.
[03/12 15:29:02     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2350.9M, EPOCH TIME: 1741814942.560760
[03/12 15:29:02     48s] ** GigaOpt Global Opt WNS Slack 0.100  TNS Slack 0.000 
[03/12 15:29:02     48s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[03/12 15:29:02     48s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[03/12 15:29:02     48s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[03/12 15:29:02     48s] |   0.100|   0.000|    0.69%|   0:00:00.0| 2350.9M|      Slow|       NA| NA            |
[03/12 15:29:02     48s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2350.9M) ***
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2350.9M) ***
[03/12 15:29:02     48s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:02     48s] Bottom Preferred Layer:
[03/12 15:29:02     48s]     None
[03/12 15:29:02     48s] Via Pillar Rule:
[03/12 15:29:02     48s]     None
[03/12 15:29:02     48s] ** GigaOpt Global Opt End WNS Slack 0.100  TNS Slack 0.000 
[03/12 15:29:02     48s] Total-nets :: 611, Stn-nets :: 38, ratio :: 6.21931 %, Total-len 14501.3, Stn-len 90.195
[03/12 15:29:02     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2331.8M, EPOCH TIME: 1741814942.600578
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:471).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2280.8M, EPOCH TIME: 1741814942.602455
[03/12 15:29:02     48s] TotalInstCnt at PhyDesignMc Destruction: 469
[03/12 15:29:02     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.6
[03/12 15:29:02     48s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.4/0:09:00.3 (0.1), mem = 2280.8M
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] =============================================================================================
[03/12 15:29:02     48s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.17-s075_1
[03/12 15:29:02     48s] =============================================================================================
[03/12 15:29:02     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  61.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:02     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:02     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:02     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:02     48s] [ TransformInit          ]      1   0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:02     48s] [ MISC                   ]          0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:02     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] End: GigaOpt Global Optimization
[03/12 15:29:02     48s] *** Check timing (0:00:00.0)
[03/12 15:29:02     48s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:29:02     48s] Deleting Lib Analyzer.
[03/12 15:29:02     48s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/12 15:29:02     48s] Info: 34 io nets excluded
[03/12 15:29:02     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.4 mem=2280.8M
[03/12 15:29:02     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.4 mem=2280.8M
[03/12 15:29:02     48s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/12 15:29:02     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:02     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.4 mem=2338.0M
[03/12 15:29:02     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2338.0M, EPOCH TIME: 1741814942.610774
[03/12 15:29:02     48s] Processing tracks to init pin-track alignment.
[03/12 15:29:02     48s] z: 2, totalTracks: 1
[03/12 15:29:02     48s] z: 4, totalTracks: 1
[03/12 15:29:02     48s] z: 6, totalTracks: 1
[03/12 15:29:02     48s] z: 8, totalTracks: 1
[03/12 15:29:02     48s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:02     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2338.0M, EPOCH TIME: 1741814942.611866
[03/12 15:29:02     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:02     48s] OPERPROF:     Starting CMU at level 3, MEM:2338.0M, EPOCH TIME: 1741814942.625291
[03/12 15:29:02     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2338.0M, EPOCH TIME: 1741814942.625347
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:02     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:2338.0M, EPOCH TIME: 1741814942.625644
[03/12 15:29:02     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2338.0M, EPOCH TIME: 1741814942.625663
[03/12 15:29:02     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2338.0M, EPOCH TIME: 1741814942.625846
[03/12 15:29:02     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2338.0MB).
[03/12 15:29:02     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2338.0M, EPOCH TIME: 1741814942.625897
[03/12 15:29:02     48s] TotalInstCnt at PhyDesignMc Initialization: 469
[03/12 15:29:02     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.5 mem=2338.0M
[03/12 15:29:02     48s] Begin: Area Reclaim Optimization
[03/12 15:29:02     48s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.5/0:09:00.3 (0.1), mem = 2338.0M
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] Creating Lib Analyzer ...
[03/12 15:29:02     48s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:02     48s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:02     48s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:02     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.7 mem=2340.0M
[03/12 15:29:02     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.7 mem=2340.0M
[03/12 15:29:02     48s] Creating Lib Analyzer, finished. 
[03/12 15:29:02     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.7
[03/12 15:29:02     48s] ### Creating RouteCongInterface, started
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:02     48s] 
[03/12 15:29:02     48s] #optDebug: {0, 1.000}
[03/12 15:29:02     48s] ### Creating RouteCongInterface, finished
[03/12 15:29:02     48s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:02     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2340.0M, EPOCH TIME: 1741814942.948347
[03/12 15:29:02     48s] Found 0 hard placement blockage before merging.
[03/12 15:29:02     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2340.0M, EPOCH TIME: 1741814942.948386
[03/12 15:29:02     48s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.69
[03/12 15:29:02     48s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:02     48s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/12 15:29:02     48s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:02     48s] |    0.69%|        -|   0.100|   0.000|   0:00:00.0| 2340.0M|
[03/12 15:29:02     48s] Info: 34 io nets excluded
[03/12 15:29:02     48s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2341.0M|
[03/12 15:29:02     48s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:02     48s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2341.0M|
[03/12 15:29:02     48s] |    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2361.1M|
[03/12 15:29:03     48s] |    0.69%|        3|   0.100|   0.000|   0:00:01.0| 2365.6M|
[03/12 15:29:03     48s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2365.6M|
[03/12 15:29:03     48s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:03     48s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2365.6M|
[03/12 15:29:03     48s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:03     48s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.69
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 3 **
[03/12 15:29:03     48s] --------------------------------------------------------------
[03/12 15:29:03     48s] |                                   | Total     | Sequential |
[03/12 15:29:03     48s] --------------------------------------------------------------
[03/12 15:29:03     48s] | Num insts resized                 |       3  |       0    |
[03/12 15:29:03     48s] | Num insts undone                  |       0  |       0    |
[03/12 15:29:03     48s] | Num insts Downsized               |       3  |       0    |
[03/12 15:29:03     48s] | Num insts Samesized               |       0  |       0    |
[03/12 15:29:03     48s] | Num insts Upsized                 |       0  |       0    |
[03/12 15:29:03     48s] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 15:29:03     48s] --------------------------------------------------------------
[03/12 15:29:03     48s] Bottom Preferred Layer:
[03/12 15:29:03     48s]     None
[03/12 15:29:03     48s] Via Pillar Rule:
[03/12 15:29:03     48s]     None
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/12 15:29:03     48s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[03/12 15:29:03     48s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:03     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.7
[03/12 15:29:03     48s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.8/0:09:00.7 (0.1), mem = 2365.6M
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] =============================================================================================
[03/12 15:29:03     48s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.17-s075_1
[03/12 15:29:03     48s] =============================================================================================
[03/12 15:29:03     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:03     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:03     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  63.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:03     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:03     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:03     48s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:03     48s] [ OptGetWeight           ]    128   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ OptEval                ]    128   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.5
[03/12 15:29:03     48s] [ OptCommit              ]    128   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ PostCommitDelayUpdate  ]    128   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:03     48s] [ IncrDelayCalc          ]     21   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    0.6
[03/12 15:29:03     48s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:03     48s] [ MISC                   ]          0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.1    1.3
[03/12 15:29:03     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:03     48s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:03     48s] ---------------------------------------------------------------------------------------------
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] Executing incremental physical updates
[03/12 15:29:03     48s] Executing incremental physical updates
[03/12 15:29:03     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.6M, EPOCH TIME: 1741814943.018436
[03/12 15:29:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:470).
[03/12 15:29:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2283.6M, EPOCH TIME: 1741814943.020228
[03/12 15:29:03     48s] TotalInstCnt at PhyDesignMc Destruction: 468
[03/12 15:29:03     48s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2283.55M, totSessionCpu=0:00:49).
[03/12 15:29:03     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.6M, EPOCH TIME: 1741814943.025321
[03/12 15:29:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:03     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2283.6M, EPOCH TIME: 1741814943.039700
[03/12 15:29:03     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:03     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     48s] **INFO: Flow update: Design is easy to close.
[03/12 15:29:03     48s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:09:00.8 (0.1), mem = 2283.6M
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] *** Start incrementalPlace ***
[03/12 15:29:03     48s] User Input Parameters:
[03/12 15:29:03     48s] - Congestion Driven    : On
[03/12 15:29:03     48s] - Timing Driven        : On
[03/12 15:29:03     48s] - Area-Violation Based : On
[03/12 15:29:03     48s] - Start Rollback Level : -5
[03/12 15:29:03     48s] - Legalized            : On
[03/12 15:29:03     48s] - Window Based         : Off
[03/12 15:29:03     48s] - eDen incr mode       : Off
[03/12 15:29:03     48s] - Small incr mode      : Off
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] no activity file in design. spp won't run.
[03/12 15:29:03     48s] Effort level <high> specified for reg2reg path_group
[03/12 15:29:03     48s] No Views given, use default active views for adaptive view pruning
[03/12 15:29:03     48s] SKP will enable view:
[03/12 15:29:03     48s]   Slow
[03/12 15:29:03     48s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2285.6M, EPOCH TIME: 1741814943.078677
[03/12 15:29:03     48s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2285.6M, EPOCH TIME: 1741814943.082671
[03/12 15:29:03     48s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2285.6M, EPOCH TIME: 1741814943.082705
[03/12 15:29:03     48s] Starting Early Global Route congestion estimation: mem = 2285.6M
[03/12 15:29:03     48s] (I)      ==================== Layers =====================
[03/12 15:29:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     48s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:29:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     48s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:29:03     48s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:29:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     48s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:29:03     48s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:29:03     48s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:29:03     48s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:29:03     48s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:29:03     48s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:29:03     48s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:29:03     48s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:29:03     48s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:29:03     48s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:29:03     48s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:29:03     48s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:29:03     48s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:29:03     48s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:29:03     48s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     48s] (I)      Started Import and model ( Curr Mem: 2285.55 MB )
[03/12 15:29:03     48s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:03     48s] (I)      == Non-default Options ==
[03/12 15:29:03     48s] (I)      Maximum routing layer                              : 11
[03/12 15:29:03     48s] (I)      Number of threads                                  : 1
[03/12 15:29:03     48s] (I)      Use non-blocking free Dbs wires                    : false
[03/12 15:29:03     48s] (I)      Method to set GCell size                           : row
[03/12 15:29:03     48s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:29:03     48s] (I)      Use row-based GCell size
[03/12 15:29:03     48s] (I)      Use row-based GCell align
[03/12 15:29:03     48s] (I)      layer 0 area = 80000
[03/12 15:29:03     48s] (I)      layer 1 area = 80000
[03/12 15:29:03     48s] (I)      layer 2 area = 80000
[03/12 15:29:03     48s] (I)      layer 3 area = 80000
[03/12 15:29:03     48s] (I)      layer 4 area = 80000
[03/12 15:29:03     48s] (I)      layer 5 area = 80000
[03/12 15:29:03     48s] (I)      layer 6 area = 80000
[03/12 15:29:03     48s] (I)      layer 7 area = 80000
[03/12 15:29:03     48s] (I)      layer 8 area = 80000
[03/12 15:29:03     48s] (I)      layer 9 area = 400000
[03/12 15:29:03     48s] (I)      layer 10 area = 400000
[03/12 15:29:03     48s] (I)      GCell unit size   : 3420
[03/12 15:29:03     48s] (I)      GCell multiplier  : 1
[03/12 15:29:03     48s] (I)      GCell row height  : 3420
[03/12 15:29:03     48s] (I)      Actual row height : 3420
[03/12 15:29:03     48s] (I)      GCell align ref   : 520000 520600
[03/12 15:29:03     48s] [NR-eGR] Track table information for default rule: 
[03/12 15:29:03     48s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:29:03     48s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:29:03     48s] (I)      ==================== Default via =====================
[03/12 15:29:03     48s] (I)      +----+------------------+----------------------------+
[03/12 15:29:03     48s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:29:03     48s] (I)      +----+------------------+----------------------------+
[03/12 15:29:03     48s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:29:03     48s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:29:03     48s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:29:03     48s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:29:03     48s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:29:03     48s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:29:03     48s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:29:03     48s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:29:03     48s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:29:03     48s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:29:03     48s] (I)      +----+------------------+----------------------------+
[03/12 15:29:03     48s] [NR-eGR] Read 424 PG shapes
[03/12 15:29:03     48s] [NR-eGR] Read 0 clock shapes
[03/12 15:29:03     48s] [NR-eGR] Read 0 other shapes
[03/12 15:29:03     48s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:29:03     48s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:29:03     48s] [NR-eGR] #PG Blockages       : 424
[03/12 15:29:03     48s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:29:03     48s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:29:03     48s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:29:03     48s] [NR-eGR] #Other Blockages    : 0
[03/12 15:29:03     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:29:03     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:29:03     48s] [NR-eGR] Read 610 nets ( ignored 0 )
[03/12 15:29:03     48s] (I)      early_global_route_priority property id does not exist.
[03/12 15:29:03     48s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:29:03     48s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:03     48s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:29:03     48s] (I)      Number of ignored nets                =      0
[03/12 15:29:03     48s] (I)      Number of connected nets              =      0
[03/12 15:29:03     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:29:03     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:29:03     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:29:03     48s] (I)      Ndr track 0 does not exist
[03/12 15:29:03     48s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:29:03     48s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:29:03     48s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:29:03     48s] (I)      Site width          :   400  (dbu)
[03/12 15:29:03     48s] (I)      Row height          :  3420  (dbu)
[03/12 15:29:03     48s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:29:03     48s] (I)      GCell width         :  3420  (dbu)
[03/12 15:29:03     48s] (I)      GCell height        :  3420  (dbu)
[03/12 15:29:03     48s] (I)      Grid                :   772   456    11
[03/12 15:29:03     48s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:29:03     48s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:29:03     48s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:29:03     48s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:29:03     48s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:29:03     48s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:29:03     48s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:29:03     48s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:29:03     48s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:29:03     48s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:29:03     48s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:29:03     48s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:29:03     48s] (I)      --------------------------------------------------------
[03/12 15:29:03     48s] 
[03/12 15:29:03     48s] [NR-eGR] ============ Routing rule table ============
[03/12 15:29:03     48s] [NR-eGR] Rule id: 0  Nets: 576
[03/12 15:29:03     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:29:03     48s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:29:03     48s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:29:03     48s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:03     48s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:03     48s] [NR-eGR] ========================================
[03/12 15:29:03     48s] [NR-eGR] 
[03/12 15:29:03     48s] (I)      =============== Blocked Tracks ===============
[03/12 15:29:03     48s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:03     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:29:03     48s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:03     48s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:29:03     48s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:29:03     48s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:03     48s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:03     48s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:03     48s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:03     48s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:03     48s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:03     48s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:03     48s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:29:03     48s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:29:03     48s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:03     48s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2335.25 MB )
[03/12 15:29:03     48s] (I)      Reset routing kernel
[03/12 15:29:03     48s] (I)      Started Global Routing ( Curr Mem: 2335.25 MB )
[03/12 15:29:03     48s] (I)      totalPins=1543  totalGlobalPin=1432 (92.81%)
[03/12 15:29:03     48s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:29:03     48s] [NR-eGR] Layer group 1: route 576 net(s) in layer range [2, 11]
[03/12 15:29:03     48s] (I)      
[03/12 15:29:03     48s] (I)      ============  Phase 1a Route ============
[03/12 15:29:03     48s] (I)      Usage: 8329 = (5098 H, 3231 V) = (0.15% H, 0.10% V) = (8.718e+03um H, 5.525e+03um V)
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] (I)      ============  Phase 1b Route ============
[03/12 15:29:03     49s] (I)      Usage: 8329 = (5098 H, 3231 V) = (0.15% H, 0.10% V) = (8.718e+03um H, 5.525e+03um V)
[03/12 15:29:03     49s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424259e+04um
[03/12 15:29:03     49s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:29:03     49s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] (I)      ============  Phase 1c Route ============
[03/12 15:29:03     49s] (I)      Usage: 8329 = (5098 H, 3231 V) = (0.15% H, 0.10% V) = (8.718e+03um H, 5.525e+03um V)
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] (I)      ============  Phase 1d Route ============
[03/12 15:29:03     49s] (I)      Usage: 8329 = (5098 H, 3231 V) = (0.15% H, 0.10% V) = (8.718e+03um H, 5.525e+03um V)
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] (I)      ============  Phase 1e Route ============
[03/12 15:29:03     49s] (I)      Usage: 8329 = (5098 H, 3231 V) = (0.15% H, 0.10% V) = (8.718e+03um H, 5.525e+03um V)
[03/12 15:29:03     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424259e+04um
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] (I)      ============  Phase 1l Route ============
[03/12 15:29:03     49s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:29:03     49s] (I)      Layer  2:     685065      2394         0     2292623      710650    (76.34%) 
[03/12 15:29:03     49s] (I)      Layer  3:     773021      4733         0     2386467      777717    (75.42%) 
[03/12 15:29:03     49s] (I)      Layer  4:     731912      1412         0     2262911      740362    (75.35%) 
[03/12 15:29:03     49s] (I)      Layer  5:     773030       377         0     2386440      777744    (75.42%) 
[03/12 15:29:03     49s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:03     49s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:03     49s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:03     49s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:03     49s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:29:03     49s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:29:03     49s] (I)      Total:       6573595      8916         0    20488565     6648241    (75.50%) 
[03/12 15:29:03     49s] (I)      
[03/12 15:29:03     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:29:03     49s] [NR-eGR]                        OverCon           OverCon            
[03/12 15:29:03     49s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/12 15:29:03     49s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/12 15:29:03     49s] [NR-eGR] ---------------------------------------------------------------
[03/12 15:29:03     49s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR] ---------------------------------------------------------------
[03/12 15:29:03     49s] [NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:03     49s] [NR-eGR] 
[03/12 15:29:03     49s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2335.25 MB )
[03/12 15:29:03     49s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:29:03     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:29:03     49s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2335.2M
[03/12 15:29:03     49s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.165, REAL:0.166, MEM:2335.2M, EPOCH TIME: 1741814943.248570
[03/12 15:29:03     49s] OPERPROF: Starting HotSpotCal at level 1, MEM:2335.2M, EPOCH TIME: 1741814943.248588
[03/12 15:29:03     49s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:03     49s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:29:03     49s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:03     49s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:29:03     49s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:03     49s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:29:03     49s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:29:03     49s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:2335.2M, EPOCH TIME: 1741814943.253357
[03/12 15:29:03     49s] 
[03/12 15:29:03     49s] === incrementalPlace Internal Loop 1 ===
[03/12 15:29:03     49s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/12 15:29:03     49s] OPERPROF: Starting IPInitSPData at level 1, MEM:2335.2M, EPOCH TIME: 1741814943.253736
[03/12 15:29:03     49s] Processing tracks to init pin-track alignment.
[03/12 15:29:03     49s] z: 2, totalTracks: 1
[03/12 15:29:03     49s] z: 4, totalTracks: 1
[03/12 15:29:03     49s] z: 6, totalTracks: 1
[03/12 15:29:03     49s] z: 8, totalTracks: 1
[03/12 15:29:03     49s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:03     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2335.2M, EPOCH TIME: 1741814943.255101
[03/12 15:29:03     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:03     49s] 
[03/12 15:29:03     49s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:03     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2335.2M, EPOCH TIME: 1741814943.268065
[03/12 15:29:03     49s] OPERPROF:   Starting post-place ADS at level 2, MEM:2335.2M, EPOCH TIME: 1741814943.268096
[03/12 15:29:03     49s] ADSU 0.007 -> 0.007. site 468000.000 -> 468000.000. GS 13.680
[03/12 15:29:03     49s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.010, MEM:2335.2M, EPOCH TIME: 1741814943.277779
[03/12 15:29:03     49s] OPERPROF:   Starting spMPad at level 2, MEM:2290.2M, EPOCH TIME: 1741814943.278537
[03/12 15:29:03     49s] OPERPROF:     Starting spContextMPad at level 3, MEM:2290.2M, EPOCH TIME: 1741814943.278587
[03/12 15:29:03     49s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2290.2M, EPOCH TIME: 1741814943.278597
[03/12 15:29:03     49s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2290.2M, EPOCH TIME: 1741814943.281005
[03/12 15:29:03     49s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2290.2M, EPOCH TIME: 1741814943.282991
[03/12 15:29:03     49s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2290.2M, EPOCH TIME: 1741814943.283044
[03/12 15:29:03     49s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2290.2M, EPOCH TIME: 1741814943.283074
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] [spp] 0
[03/12 15:29:03     49s] [adp] 0:1:1:3
[03/12 15:29:03     49s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2290.2M, EPOCH TIME: 1741814943.283151
[03/12 15:29:03     49s] SP #FI/SF FL/PI 0/0 468/0
[03/12 15:29:03     49s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.029, REAL:0.029, MEM:2290.2M, EPOCH TIME: 1741814943.283191
[03/12 15:29:03     49s] PP off. flexM 0
[03/12 15:29:03     49s] OPERPROF: Starting CDPad at level 1, MEM:2290.2M, EPOCH TIME: 1741814943.285959
[03/12 15:29:03     49s] 3DP is on.
[03/12 15:29:03     49s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/12 15:29:03     49s] design sh 0.007. rd 0.200
[03/12 15:29:03     49s] design sh 0.007. rd 0.200
[03/12 15:29:03     49s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/12 15:29:03     49s] design sh 0.007. rd 0.200
[03/12 15:29:03     49s] CDPadU 0.016 -> 0.008. R=0.007, N=468, GS=1.710
[03/12 15:29:03     49s] OPERPROF: Finished CDPad at level 1, CPU:0.141, REAL:0.142, MEM:2301.9M, EPOCH TIME: 1741814943.428335
[03/12 15:29:03     49s] OPERPROF: Starting InitSKP at level 1, MEM:2301.9M, EPOCH TIME: 1741814943.428389
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[03/12 15:29:03     49s] SKP cleared!
[03/12 15:29:03     49s] OPERPROF: Finished InitSKP at level 1, CPU:0.011, REAL:0.011, MEM:2285.9M, EPOCH TIME: 1741814943.439738
[03/12 15:29:03     49s] NP #FI/FS/SF FL/PI: 0/42/0 468/0
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] 
[03/12 15:29:03     49s] AB Est...
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2285.9M, EPOCH TIME: 1741814943.440472
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2269.9M, EPOCH TIME: 1741814943.450624
[03/12 15:29:03     49s] Iteration  4: Skipped, with CDP Off
[03/12 15:29:03     49s] 
[03/12 15:29:03     49s] AB Est...
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2269.9M, EPOCH TIME: 1741814943.451151
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2269.9M, EPOCH TIME: 1741814943.460962
[03/12 15:29:03     49s] Iteration  5: Skipped, with CDP Off
[03/12 15:29:03     49s] 
[03/12 15:29:03     49s] AB Est...
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2269.9M, EPOCH TIME: 1741814943.461389
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2269.9M, EPOCH TIME: 1741814943.471467
[03/12 15:29:03     49s] Iteration  6: Skipped, with CDP Off
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2285.9M, EPOCH TIME: 1741814943.472874
[03/12 15:29:03     49s] Iteration  7: Total net bbox = 1.238e+04 (7.62e+03 4.76e+03)
[03/12 15:29:03     49s]               Est.  stn bbox = 1.428e+04 (9.21e+03 5.08e+03)
[03/12 15:29:03     49s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2296.9M
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.067, REAL:0.067, MEM:2296.9M, EPOCH TIME: 1741814943.540351
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] NP #FI/FS/SF FL/PI: 0/42/0 468/0
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2288.9M, EPOCH TIME: 1741814943.543014
[03/12 15:29:03     49s] Iteration  8: Total net bbox = 1.259e+04 (7.63e+03 4.96e+03)
[03/12 15:29:03     49s]               Est.  stn bbox = 1.452e+04 (9.22e+03 5.30e+03)
[03/12 15:29:03     49s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2288.9M
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.069, REAL:0.070, MEM:2288.9M, EPOCH TIME: 1741814943.613501
[03/12 15:29:03     49s] Legalizing MH Cells... 0 / 0 (level 6)
[03/12 15:29:03     49s] No instances found in the vector
[03/12 15:29:03     49s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9M, DRC: 0)
[03/12 15:29:03     49s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] NP #FI/FS/SF FL/PI: 0/42/0 468/0
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2288.9M, EPOCH TIME: 1741814943.617162
[03/12 15:29:03     49s] Iteration  9: Total net bbox = 1.275e+04 (7.81e+03 4.94e+03)
[03/12 15:29:03     49s]               Est.  stn bbox = 1.468e+04 (9.41e+03 5.27e+03)
[03/12 15:29:03     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2288.9M
[03/12 15:29:03     49s] OPERPROF: Finished npPlace at level 1, CPU:0.072, REAL:0.073, MEM:2288.9M, EPOCH TIME: 1741814943.690205
[03/12 15:29:03     49s] Legalizing MH Cells... 0 / 0 (level 7)
[03/12 15:29:03     49s] No instances found in the vector
[03/12 15:29:03     49s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9M, DRC: 0)
[03/12 15:29:03     49s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] NP #FI/FS/SF FL/PI: 0/42/0 468/0
[03/12 15:29:03     49s] no activity file in design. spp won't run.
[03/12 15:29:03     49s] OPERPROF: Starting npPlace at level 1, MEM:2288.9M, EPOCH TIME: 1741814943.692976
[03/12 15:29:03     49s] Starting Early Global Route supply map. mem = 2294.9M
[03/12 15:29:03     49s] (I)      ==================== Layers =====================
[03/12 15:29:03     49s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     49s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:29:03     49s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     49s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:29:03     49s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:29:03     49s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     49s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:29:03     49s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:29:03     49s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:29:03     49s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:29:03     49s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:29:03     49s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:29:03     49s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:29:03     49s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:29:03     49s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:29:03     49s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:29:03     49s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:29:03     49s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:29:03     49s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:29:03     49s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:29:03     49s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:03     49s] Finished Early Global Route supply map. mem = 2355.0M
[03/12 15:29:04     50s] Iteration 10: Total net bbox = 1.286e+04 (7.93e+03 4.92e+03)
[03/12 15:29:04     50s]               Est.  stn bbox = 1.480e+04 (9.55e+03 5.25e+03)
[03/12 15:29:04     50s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2309.0M
[03/12 15:29:04     50s] OPERPROF: Finished npPlace at level 1, CPU:0.562, REAL:0.568, MEM:2309.0M, EPOCH TIME: 1741814944.261142
[03/12 15:29:04     50s] Legalizing MH Cells... 0 / 0 (level 8)
[03/12 15:29:04     50s] No instances found in the vector
[03/12 15:29:04     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2309.0M, DRC: 0)
[03/12 15:29:04     50s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:29:04     50s] no activity file in design. spp won't run.
[03/12 15:29:04     50s] NP #FI/FS/SF FL/PI: 0/42/0 468/0
[03/12 15:29:04     50s] no activity file in design. spp won't run.
[03/12 15:29:04     50s] OPERPROF: Starting npPlace at level 1, MEM:2309.0M, EPOCH TIME: 1741814944.264037
[03/12 15:29:04     50s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2309.0M, EPOCH TIME: 1741814944.493213
[03/12 15:29:04     50s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2309.0M, EPOCH TIME: 1741814944.493397
[03/12 15:29:04     50s] Iteration 11: Total net bbox = 1.340e+04 (8.40e+03 5.01e+03)
[03/12 15:29:04     50s]               Est.  stn bbox = 1.538e+04 (1.00e+04 5.33e+03)
[03/12 15:29:04     50s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2302.0M
[03/12 15:29:04     50s] OPERPROF: Finished npPlace at level 1, CPU:0.228, REAL:0.230, MEM:2302.0M, EPOCH TIME: 1741814944.494064
[03/12 15:29:04     50s] Legalizing MH Cells... 0 / 0 (level 9)
[03/12 15:29:04     50s] No instances found in the vector
[03/12 15:29:04     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2302.0M, DRC: 0)
[03/12 15:29:04     50s] 0 (out of 0) MH cells were successfully legalized.
[03/12 15:29:04     50s] Move report: Timing Driven Placement moves 468 insts, mean move: 8.20 um, max move: 232.42 um 
[03/12 15:29:04     50s] 	Max move on inst (polynomialCore/U47): (609.40, 297.37) --> (377.95, 296.40)
[03/12 15:29:04     50s] no activity file in design. spp won't run.
[03/12 15:29:04     50s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2302.0M, EPOCH TIME: 1741814944.495286
[03/12 15:29:04     50s] Saved padding area to DB
[03/12 15:29:04     50s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2302.0M, EPOCH TIME: 1741814944.495329
[03/12 15:29:04     50s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.002, REAL:0.002, MEM:2302.0M, EPOCH TIME: 1741814944.497434
[03/12 15:29:04     50s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2302.0M, EPOCH TIME: 1741814944.498739
[03/12 15:29:04     50s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:29:04     50s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.498787
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2302.0M, EPOCH TIME: 1741814944.499223
[03/12 15:29:04     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.499258
[03/12 15:29:04     50s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.005, REAL:0.005, MEM:2302.0M, EPOCH TIME: 1741814944.499849
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] Finished Incremental Placement (cpu=0:00:01.2, real=0:00:01.0, mem=2302.0M)
[03/12 15:29:04     50s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/12 15:29:04     50s] Type 'man IMPSP-9025' for more detail.
[03/12 15:29:04     50s] CongRepair sets shifter mode to gplace
[03/12 15:29:04     50s] TDRefine: refinePlace mode is spiral
[03/12 15:29:04     50s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2302.0M, EPOCH TIME: 1741814944.500451
[03/12 15:29:04     50s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2302.0M, EPOCH TIME: 1741814944.500473
[03/12 15:29:04     50s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2302.0M, EPOCH TIME: 1741814944.500491
[03/12 15:29:04     50s] Processing tracks to init pin-track alignment.
[03/12 15:29:04     50s] z: 2, totalTracks: 1
[03/12 15:29:04     50s] z: 4, totalTracks: 1
[03/12 15:29:04     50s] z: 6, totalTracks: 1
[03/12 15:29:04     50s] z: 8, totalTracks: 1
[03/12 15:29:04     50s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:04     50s] All LLGs are deleted
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2302.0M, EPOCH TIME: 1741814944.501701
[03/12 15:29:04     50s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.501733
[03/12 15:29:04     50s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2302.0M, EPOCH TIME: 1741814944.501809
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2302.0M, EPOCH TIME: 1741814944.502430
[03/12 15:29:04     50s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:04     50s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[03/12 15:29:04     50s] Core basic site is CoreSite
[03/12 15:29:04     50s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2302.0M, EPOCH TIME: 1741814944.512996
[03/12 15:29:04     50s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:04     50s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:04     50s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.513158
[03/12 15:29:04     50s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:29:04     50s] Fast DP-INIT is on for default
[03/12 15:29:04     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:29:04     50s] Atter site array init, number of instance map data is 0.
[03/12 15:29:04     50s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.013, REAL:0.013, MEM:2302.0M, EPOCH TIME: 1741814944.515712
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:04     50s] OPERPROF:         Starting CMU at level 5, MEM:2302.0M, EPOCH TIME: 1741814944.516302
[03/12 15:29:04     50s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.516358
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:04     50s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.014, REAL:0.015, MEM:2302.0M, EPOCH TIME: 1741814944.516590
[03/12 15:29:04     50s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2302.0M, EPOCH TIME: 1741814944.516603
[03/12 15:29:04     50s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1741814944.516803
[03/12 15:29:04     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2302.0MB).
[03/12 15:29:04     50s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.016, REAL:0.016, MEM:2302.0M, EPOCH TIME: 1741814944.516853
[03/12 15:29:04     50s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.016, REAL:0.016, MEM:2302.0M, EPOCH TIME: 1741814944.516863
[03/12 15:29:04     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.2
[03/12 15:29:04     50s] OPERPROF:   Starting RefinePlace at level 2, MEM:2302.0M, EPOCH TIME: 1741814944.516883
[03/12 15:29:04     50s] *** Starting refinePlace (0:00:50.3 mem=2302.0M) ***
[03/12 15:29:04     50s] Total net bbox length = 1.357e+04 (8.586e+03 4.981e+03) (ext = 4.489e+03)
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:04     50s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:04     50s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:04     50s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:04     50s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2302.0M, EPOCH TIME: 1741814944.518389
[03/12 15:29:04     50s] Starting refinePlace ...
[03/12 15:29:04     50s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:04     50s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:04     50s]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:29:04     50s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2302.0MB) @(0:00:50.3 - 0:00:50.3).
[03/12 15:29:04     50s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:04     50s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:29:04     50s] Placement tweakage begins.
[03/12 15:29:04     50s] wire length = 1.425e+04
[03/12 15:29:04     50s] wire length = 1.425e+04
[03/12 15:29:04     50s] Placement tweakage ends.
[03/12 15:29:04     50s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:29:04     50s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:29:04     50s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:29:04     50s] Move report: legalization moves 468 insts, mean move: 1.27 um, max move: 5.55 um spiral
[03/12 15:29:04     50s] 	Max move on inst (polynomialCore/mult_55/U28): (650.72, 305.33) --> (646.00, 304.50)
[03/12 15:29:04     50s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:04     50s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:04     50s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2273.0MB) @(0:00:50.3 - 0:00:50.3).
[03/12 15:29:04     50s] Move report: Detail placement moves 468 insts, mean move: 1.27 um, max move: 5.55 um 
[03/12 15:29:04     50s] 	Max move on inst (polynomialCore/mult_55/U28): (650.72, 305.33) --> (646.00, 304.50)
[03/12 15:29:04     50s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2273.0MB
[03/12 15:29:04     50s] Statistics of distance of Instance movement in refine placement:
[03/12 15:29:04     50s]   maximum (X+Y) =         5.55 um
[03/12 15:29:04     50s]   inst (polynomialCore/mult_55/U28) with max move: (650.722, 305.33) -> (646, 304.5)
[03/12 15:29:04     50s]   mean    (X+Y) =         1.27 um
[03/12 15:29:04     50s] Summary Report:
[03/12 15:29:04     50s] Instances move: 468 (out of 468 movable)
[03/12 15:29:04     50s] Instances flipped: 0
[03/12 15:29:04     50s] Mean displacement: 1.27 um
[03/12 15:29:04     50s] Max displacement: 5.55 um (Instance: polynomialCore/mult_55/U28) (650.722, 305.33) -> (646, 304.5)
[03/12 15:29:04     50s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[03/12 15:29:04     50s] Total instances moved : 468
[03/12 15:29:04     50s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.014, REAL:0.013, MEM:2273.0M, EPOCH TIME: 1741814944.531322
[03/12 15:29:04     50s] Total net bbox length = 1.382e+04 (8.658e+03 5.165e+03) (ext = 4.492e+03)
[03/12 15:29:04     50s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2273.0MB
[03/12 15:29:04     50s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2273.0MB) @(0:00:50.3 - 0:00:50.3).
[03/12 15:29:04     50s] *** Finished refinePlace (0:00:50.3 mem=2273.0M) ***
[03/12 15:29:04     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.2
[03/12 15:29:04     50s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.016, REAL:0.015, MEM:2273.0M, EPOCH TIME: 1741814944.531460
[03/12 15:29:04     50s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2273.0M, EPOCH TIME: 1741814944.531473
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:470).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2267.0M, EPOCH TIME: 1741814944.533250
[03/12 15:29:04     50s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.034, REAL:0.033, MEM:2267.0M, EPOCH TIME: 1741814944.533273
[03/12 15:29:04     50s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2267.0M, EPOCH TIME: 1741814944.533586
[03/12 15:29:04     50s] Starting Early Global Route congestion estimation: mem = 2267.0M
[03/12 15:29:04     50s] (I)      ==================== Layers =====================
[03/12 15:29:04     50s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:04     50s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:29:04     50s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:04     50s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:29:04     50s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:29:04     50s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:04     50s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:29:04     50s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:29:04     50s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:29:04     50s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:29:04     50s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:29:04     50s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:29:04     50s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:29:04     50s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:29:04     50s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:29:04     50s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:29:04     50s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:29:04     50s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:29:04     50s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:29:04     50s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:29:04     50s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:04     50s] (I)      Started Import and model ( Curr Mem: 2267.03 MB )
[03/12 15:29:04     50s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:04     50s] (I)      == Non-default Options ==
[03/12 15:29:04     50s] (I)      Maximum routing layer                              : 11
[03/12 15:29:04     50s] (I)      Number of threads                                  : 1
[03/12 15:29:04     50s] (I)      Use non-blocking free Dbs wires                    : false
[03/12 15:29:04     50s] (I)      Method to set GCell size                           : row
[03/12 15:29:04     50s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:29:04     50s] (I)      Use row-based GCell size
[03/12 15:29:04     50s] (I)      Use row-based GCell align
[03/12 15:29:04     50s] (I)      layer 0 area = 80000
[03/12 15:29:04     50s] (I)      layer 1 area = 80000
[03/12 15:29:04     50s] (I)      layer 2 area = 80000
[03/12 15:29:04     50s] (I)      layer 3 area = 80000
[03/12 15:29:04     50s] (I)      layer 4 area = 80000
[03/12 15:29:04     50s] (I)      layer 5 area = 80000
[03/12 15:29:04     50s] (I)      layer 6 area = 80000
[03/12 15:29:04     50s] (I)      layer 7 area = 80000
[03/12 15:29:04     50s] (I)      layer 8 area = 80000
[03/12 15:29:04     50s] (I)      layer 9 area = 400000
[03/12 15:29:04     50s] (I)      layer 10 area = 400000
[03/12 15:29:04     50s] (I)      GCell unit size   : 3420
[03/12 15:29:04     50s] (I)      GCell multiplier  : 1
[03/12 15:29:04     50s] (I)      GCell row height  : 3420
[03/12 15:29:04     50s] (I)      Actual row height : 3420
[03/12 15:29:04     50s] (I)      GCell align ref   : 520000 520600
[03/12 15:29:04     50s] [NR-eGR] Track table information for default rule: 
[03/12 15:29:04     50s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:29:04     50s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:29:04     50s] (I)      ==================== Default via =====================
[03/12 15:29:04     50s] (I)      +----+------------------+----------------------------+
[03/12 15:29:04     50s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:29:04     50s] (I)      +----+------------------+----------------------------+
[03/12 15:29:04     50s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:29:04     50s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:29:04     50s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:29:04     50s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:29:04     50s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:29:04     50s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:29:04     50s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:29:04     50s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:29:04     50s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:29:04     50s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:29:04     50s] (I)      +----+------------------+----------------------------+
[03/12 15:29:04     50s] [NR-eGR] Read 424 PG shapes
[03/12 15:29:04     50s] [NR-eGR] Read 0 clock shapes
[03/12 15:29:04     50s] [NR-eGR] Read 0 other shapes
[03/12 15:29:04     50s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:29:04     50s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:29:04     50s] [NR-eGR] #PG Blockages       : 424
[03/12 15:29:04     50s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:29:04     50s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:29:04     50s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:29:04     50s] [NR-eGR] #Other Blockages    : 0
[03/12 15:29:04     50s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:29:04     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:29:04     50s] [NR-eGR] Read 610 nets ( ignored 0 )
[03/12 15:29:04     50s] (I)      early_global_route_priority property id does not exist.
[03/12 15:29:04     50s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:29:04     50s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:04     50s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:29:04     50s] (I)      Number of ignored nets                =      0
[03/12 15:29:04     50s] (I)      Number of connected nets              =      0
[03/12 15:29:04     50s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:29:04     50s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:29:04     50s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:29:04     50s] (I)      Ndr track 0 does not exist
[03/12 15:29:04     50s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:29:04     50s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:29:04     50s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:29:04     50s] (I)      Site width          :   400  (dbu)
[03/12 15:29:04     50s] (I)      Row height          :  3420  (dbu)
[03/12 15:29:04     50s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:29:04     50s] (I)      GCell width         :  3420  (dbu)
[03/12 15:29:04     50s] (I)      GCell height        :  3420  (dbu)
[03/12 15:29:04     50s] (I)      Grid                :   772   456    11
[03/12 15:29:04     50s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:29:04     50s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:29:04     50s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:29:04     50s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:29:04     50s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:29:04     50s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:29:04     50s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:29:04     50s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:29:04     50s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:29:04     50s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:29:04     50s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:29:04     50s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:29:04     50s] (I)      --------------------------------------------------------
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] [NR-eGR] ============ Routing rule table ============
[03/12 15:29:04     50s] [NR-eGR] Rule id: 0  Nets: 576
[03/12 15:29:04     50s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:29:04     50s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:29:04     50s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:29:04     50s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:04     50s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:04     50s] [NR-eGR] ========================================
[03/12 15:29:04     50s] [NR-eGR] 
[03/12 15:29:04     50s] (I)      =============== Blocked Tracks ===============
[03/12 15:29:04     50s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:04     50s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:29:04     50s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:04     50s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:29:04     50s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:29:04     50s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:04     50s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:04     50s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:04     50s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:04     50s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:04     50s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:04     50s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:04     50s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:29:04     50s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:29:04     50s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:04     50s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2313.38 MB )
[03/12 15:29:04     50s] (I)      Reset routing kernel
[03/12 15:29:04     50s] (I)      Started Global Routing ( Curr Mem: 2313.38 MB )
[03/12 15:29:04     50s] (I)      totalPins=1543  totalGlobalPin=1469 (95.20%)
[03/12 15:29:04     50s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:29:04     50s] [NR-eGR] Layer group 1: route 576 net(s) in layer range [2, 11]
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1a Route ============
[03/12 15:29:04     50s] (I)      Usage: 8404 = (5227 H, 3177 V) = (0.15% H, 0.10% V) = (8.938e+03um H, 5.433e+03um V)
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1b Route ============
[03/12 15:29:04     50s] (I)      Usage: 8404 = (5227 H, 3177 V) = (0.15% H, 0.10% V) = (8.938e+03um H, 5.433e+03um V)
[03/12 15:29:04     50s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437084e+04um
[03/12 15:29:04     50s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:29:04     50s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1c Route ============
[03/12 15:29:04     50s] (I)      Usage: 8404 = (5227 H, 3177 V) = (0.15% H, 0.10% V) = (8.938e+03um H, 5.433e+03um V)
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1d Route ============
[03/12 15:29:04     50s] (I)      Usage: 8404 = (5227 H, 3177 V) = (0.15% H, 0.10% V) = (8.938e+03um H, 5.433e+03um V)
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1e Route ============
[03/12 15:29:04     50s] (I)      Usage: 8404 = (5227 H, 3177 V) = (0.15% H, 0.10% V) = (8.938e+03um H, 5.433e+03um V)
[03/12 15:29:04     50s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437084e+04um
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] (I)      ============  Phase 1l Route ============
[03/12 15:29:04     50s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:29:04     50s] (I)      Layer  2:     685065      2683         5     2292623      710650    (76.34%) 
[03/12 15:29:04     50s] (I)      Layer  3:     773021      5151         0     2386467      777717    (75.42%) 
[03/12 15:29:04     50s] (I)      Layer  4:     731912      1110         0     2262911      740362    (75.35%) 
[03/12 15:29:04     50s] (I)      Layer  5:     773030        81         0     2386440      777744    (75.42%) 
[03/12 15:29:04     50s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:04     50s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:04     50s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:04     50s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:04     50s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:29:04     50s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:29:04     50s] (I)      Total:       6573595      9025         5    20488565     6648241    (75.50%) 
[03/12 15:29:04     50s] (I)      
[03/12 15:29:04     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:29:04     50s] [NR-eGR]                        OverCon            
[03/12 15:29:04     50s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:29:04     50s] [NR-eGR]        Layer             (1-2)    OverCon
[03/12 15:29:04     50s] [NR-eGR] ----------------------------------------------
[03/12 15:29:04     50s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR] ----------------------------------------------
[03/12 15:29:04     50s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[03/12 15:29:04     50s] [NR-eGR] 
[03/12 15:29:04     50s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2326.76 MB )
[03/12 15:29:04     50s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:29:04     50s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:29:04     50s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2326.8M
[03/12 15:29:04     50s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.166, REAL:0.166, MEM:2326.8M, EPOCH TIME: 1741814944.700040
[03/12 15:29:04     50s] OPERPROF: Starting HotSpotCal at level 1, MEM:2326.8M, EPOCH TIME: 1741814944.700057
[03/12 15:29:04     50s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:04     50s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:29:04     50s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:04     50s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:29:04     50s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:04     50s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:29:04     50s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:29:04     50s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:2342.8M, EPOCH TIME: 1741814944.704830
[03/12 15:29:04     50s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2342.8M, EPOCH TIME: 1741814944.704904
[03/12 15:29:04     50s] Starting Early Global Route wiring: mem = 2342.8M
[03/12 15:29:04     50s] (I)      ============= Track Assignment ============
[03/12 15:29:04     50s] (I)      Started Track Assignment (1T) ( Curr Mem: 2342.76 MB )
[03/12 15:29:04     50s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/12 15:29:04     50s] (I)      Run Multi-thread track assignment
[03/12 15:29:04     50s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2357.28 MB )
[03/12 15:29:04     50s] (I)      Started Export ( Curr Mem: 2357.28 MB )
[03/12 15:29:04     50s] [NR-eGR]                  Length (um)  Vias 
[03/12 15:29:04     50s] [NR-eGR] -----------------------------------
[03/12 15:29:04     50s] [NR-eGR]  Metal1   (1H)             0  1509 
[03/12 15:29:04     50s] [NR-eGR]  Metal2   (2V)          3722  1882 
[03/12 15:29:04     50s] [NR-eGR]  Metal3   (3H)          8797    89 
[03/12 15:29:04     50s] [NR-eGR]  Metal4   (4V)          1918     2 
[03/12 15:29:04     50s] [NR-eGR]  Metal5   (5H)           138     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal6   (6V)             0     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal7   (7H)             0     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal8   (8V)             0     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal9   (9H)             0     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal10  (10V)            0     0 
[03/12 15:29:04     50s] [NR-eGR]  Metal11  (11H)            0     0 
[03/12 15:29:04     50s] [NR-eGR] -----------------------------------
[03/12 15:29:04     50s] [NR-eGR]           Total        14575  3482 
[03/12 15:29:04     50s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:04     50s] [NR-eGR] Total half perimeter of net bounding box: 13824um
[03/12 15:29:04     50s] [NR-eGR] Total length: 14575um, number of vias: 3482
[03/12 15:29:04     50s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:04     50s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/12 15:29:04     50s] [NR-eGR] --------------------------------------------------------------------------
[03/12 15:29:04     50s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2347.77 MB )
[03/12 15:29:04     50s] Early Global Route wiring runtime: 0.07 seconds, mem = 2347.8M
[03/12 15:29:04     50s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.067, REAL:0.067, MEM:2347.8M, EPOCH TIME: 1741814944.771979
[03/12 15:29:04     50s] Tdgp not successfully inited but do clear! skip clearing
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] *** Finished incrementalPlace (cpu=0:00:01.7, real=0:00:01.0)***
[03/12 15:29:04     50s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2347.8M, EPOCH TIME: 1741814944.779339
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] All LLGs are deleted
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2347.8M, EPOCH TIME: 1741814944.779383
[03/12 15:29:04     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2347.8M, EPOCH TIME: 1741814944.779401
[03/12 15:29:04     50s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2277.8M, EPOCH TIME: 1741814944.781169
[03/12 15:29:04     50s] Start to check current routing status for nets...
[03/12 15:29:04     50s] All nets are already routed correctly.
[03/12 15:29:04     50s] End to check current routing status for nets (mem=2277.8M)
[03/12 15:29:04     50s] Extraction called for design 'polynomial_top' of instances=510 and nets=626 using extraction engine 'preRoute' .
[03/12 15:29:04     50s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:29:04     50s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:29:04     50s] PreRoute RC Extraction called for design polynomial_top.
[03/12 15:29:04     50s] RC Extraction called in multi-corner(1) mode.
[03/12 15:29:04     50s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:29:04     50s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:29:04     50s] RCMode: PreRoute
[03/12 15:29:04     50s]       RC Corner Indexes            0   
[03/12 15:29:04     50s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:29:04     50s] Resistance Scaling Factor    : 1.00000 
[03/12 15:29:04     50s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:29:04     50s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:29:04     50s] Shrink Factor                : 1.00000
[03/12 15:29:04     50s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:29:04     50s] Using capacitance table file ...
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] Trim Metal Layers:
[03/12 15:29:04     50s] LayerId::1 widthSet size::4
[03/12 15:29:04     50s] LayerId::2 widthSet size::4
[03/12 15:29:04     50s] LayerId::3 widthSet size::4
[03/12 15:29:04     50s] LayerId::4 widthSet size::4
[03/12 15:29:04     50s] LayerId::5 widthSet size::4
[03/12 15:29:04     50s] LayerId::6 widthSet size::4
[03/12 15:29:04     50s] LayerId::7 widthSet size::4
[03/12 15:29:04     50s] LayerId::8 widthSet size::4
[03/12 15:29:04     50s] LayerId::9 widthSet size::4
[03/12 15:29:04     50s] LayerId::10 widthSet size::4
[03/12 15:29:04     50s] LayerId::11 widthSet size::3
[03/12 15:29:04     50s] Updating RC grid for preRoute extraction ...
[03/12 15:29:04     50s] eee: pegSigSF::1.070000
[03/12 15:29:04     50s] Initializing multi-corner resistance tables ...
[03/12 15:29:04     50s] eee: l::1 avDens::0.113331 usedTrk::8761.988304 availTrk::77313.018864 sigTrk::8761.988304
[03/12 15:29:04     50s] eee: l::2 avDens::0.020250 usedTrk::531.315791 availTrk::26237.868461 sigTrk::531.315791
[03/12 15:29:04     50s] eee: l::3 avDens::0.019972 usedTrk::514.452047 availTrk::25758.946609 sigTrk::514.452047
[03/12 15:29:04     50s] eee: l::4 avDens::0.010680 usedTrk::121.097076 availTrk::11338.499637 sigTrk::121.097076
[03/12 15:29:04     50s] eee: l::5 avDens::0.010036 usedTrk::8.097076 availTrk::806.842117 sigTrk::8.097076
[03/12 15:29:04     50s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:04     50s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:04     50s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.141092 aWlH=0.000000 lMod=0 pMax=0.810500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:29:04     50s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2277.766M)
[03/12 15:29:04     50s] Compute RC Scale Done ...
[03/12 15:29:04     50s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1873.6M, totSessionCpu=0:00:51 **
[03/12 15:29:04     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/12 15:29:04     50s] #################################################################################
[03/12 15:29:04     50s] # Design Stage: PreRoute
[03/12 15:29:04     50s] # Design Name: polynomial_top
[03/12 15:29:04     50s] # Design Mode: 90nm
[03/12 15:29:04     50s] # Analysis Mode: MMMC Non-OCV 
[03/12 15:29:04     50s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:29:04     50s] # Signoff Settings: SI Off 
[03/12 15:29:04     50s] #################################################################################
[03/12 15:29:04     50s] Calculate delays in Single mode...
[03/12 15:29:04     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2271.9M, InitMEM = 2271.9M)
[03/12 15:29:04     50s] Start delay calculation (fullDC) (1 T). (MEM=2271.86)
[03/12 15:29:04     50s] End AAE Lib Interpolated Model. (MEM=2283.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:04     50s] Total number of fetched objects 611
[03/12 15:29:04     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:04     50s] End delay calculation. (MEM=2307.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:29:04     50s] End delay calculation (fullDC). (MEM=2307.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:29:04     50s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2307.1M) ***
[03/12 15:29:04     50s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:50.8/0:09:02.7 (0.1), mem = 2307.1M
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] =============================================================================================
[03/12 15:29:04     50s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.17-s075_1
[03/12 15:29:04     50s] =============================================================================================
[03/12 15:29:04     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:04     50s] ---------------------------------------------------------------------------------------------
[03/12 15:29:04     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:04     50s] [ ExtractRC              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:29:04     50s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:04     50s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.8
[03/12 15:29:04     50s] [ MISC                   ]          0:00:01.9  (  95.6 % )     0:00:01.9 /  0:00:01.8    1.0
[03/12 15:29:04     50s] ---------------------------------------------------------------------------------------------
[03/12 15:29:04     50s]  IncrReplace #1 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[03/12 15:29:04     50s] ---------------------------------------------------------------------------------------------
[03/12 15:29:04     50s] 
[03/12 15:29:04     50s] Deleting Lib Analyzer.
[03/12 15:29:04     50s] Begin: GigaOpt DRV Optimization
[03/12 15:29:04     50s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[03/12 15:29:04     50s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.8/0:09:02.7 (0.1), mem = 2323.1M
[03/12 15:29:04     50s] Info: 34 io nets excluded
[03/12 15:29:04     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.8
[03/12 15:29:04     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:04     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.8 mem=2323.1M
[03/12 15:29:04     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:04     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.1M, EPOCH TIME: 1741814944.989924
[03/12 15:29:04     50s] Processing tracks to init pin-track alignment.
[03/12 15:29:04     50s] z: 2, totalTracks: 1
[03/12 15:29:04     50s] z: 4, totalTracks: 1
[03/12 15:29:04     50s] z: 6, totalTracks: 1
[03/12 15:29:04     50s] z: 8, totalTracks: 1
[03/12 15:29:04     50s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:04     50s] All LLGs are deleted
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2323.1M, EPOCH TIME: 1741814944.991029
[03/12 15:29:04     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2323.1M, EPOCH TIME: 1741814944.991064
[03/12 15:29:04     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.1M, EPOCH TIME: 1741814944.991160
[03/12 15:29:04     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:04     50s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2323.1M, EPOCH TIME: 1741814944.991826
[03/12 15:29:04     50s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:04     50s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[03/12 15:29:04     50s] Core basic site is CoreSite
[03/12 15:29:05     50s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2323.1M, EPOCH TIME: 1741814945.001940
[03/12 15:29:05     50s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:05     50s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:05     50s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2323.1M, EPOCH TIME: 1741814945.002168
[03/12 15:29:05     50s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:29:05     50s] Fast DP-INIT is on for default
[03/12 15:29:05     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:29:05     50s] Atter site array init, number of instance map data is 0.
[03/12 15:29:05     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2323.1M, EPOCH TIME: 1741814945.004615
[03/12 15:29:05     50s] 
[03/12 15:29:05     50s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     50s] OPERPROF:     Starting CMU at level 3, MEM:2323.1M, EPOCH TIME: 1741814945.005223
[03/12 15:29:05     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2323.1M, EPOCH TIME: 1741814945.005265
[03/12 15:29:05     50s] 
[03/12 15:29:05     50s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:05     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2323.1M, EPOCH TIME: 1741814945.005513
[03/12 15:29:05     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.1M, EPOCH TIME: 1741814945.005527
[03/12 15:29:05     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.1M, EPOCH TIME: 1741814945.005764
[03/12 15:29:05     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2323.1MB).
[03/12 15:29:05     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2323.1M, EPOCH TIME: 1741814945.005817
[03/12 15:29:05     50s] TotalInstCnt at PhyDesignMc Initialization: 468
[03/12 15:29:05     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.8 mem=2323.1M
[03/12 15:29:05     50s] ### Creating RouteCongInterface, started
[03/12 15:29:05     50s] 
[03/12 15:29:05     50s] Creating Lib Analyzer ...
[03/12 15:29:05     50s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:05     50s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:05     50s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:05     50s] 
[03/12 15:29:05     50s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:05     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.1 mem=2323.1M
[03/12 15:29:05     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.1 mem=2323.1M
[03/12 15:29:05     51s] Creating Lib Analyzer, finished. 
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] #optDebug: {0, 1.000}
[03/12 15:29:05     51s] ### Creating RouteCongInterface, finished
[03/12 15:29:05     51s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:05     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.1 mem=2323.1M
[03/12 15:29:05     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.1 mem=2323.1M
[03/12 15:29:05     51s] [GPS-DRV] Optimizer parameters ============================= 
[03/12 15:29:05     51s] [GPS-DRV] maxDensity (design): 0.95
[03/12 15:29:05     51s] [GPS-DRV] maxLocalDensity: 1.2
[03/12 15:29:05     51s] [GPS-DRV] MaxBufDistForPlaceBlk: 44 Microns
[03/12 15:29:05     51s] [GPS-DRV] All active and enabled setup views
[03/12 15:29:05     51s] [GPS-DRV]     Slow
[03/12 15:29:05     51s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:05     51s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:05     51s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/12 15:29:05     51s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/12 15:29:05     51s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[03/12 15:29:05     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2342.1M, EPOCH TIME: 1741814945.365810
[03/12 15:29:05     51s] Found 0 hard placement blockage before merging.
[03/12 15:29:05     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2342.1M, EPOCH TIME: 1741814945.365847
[03/12 15:29:05     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:05     51s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/12 15:29:05     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:05     51s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/12 15:29:05     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:05     51s] Info: violation cost 21.889286 (cap = 0.000000, tran = 21.889286, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:05     51s] |     6|    12|    -0.65|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
[03/12 15:29:05     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:05     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       2|       4|       2|  0.69%| 0:00:00.0|  2385.2M|
[03/12 15:29:05     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:05     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2385.2M|
[03/12 15:29:05     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:05     51s] Bottom Preferred Layer:
[03/12 15:29:05     51s]     None
[03/12 15:29:05     51s] Via Pillar Rule:
[03/12 15:29:05     51s]     None
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2385.2M) ***
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.2M, EPOCH TIME: 1741814945.389483
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:476).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2383.2M, EPOCH TIME: 1741814945.391101
[03/12 15:29:05     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2383.2M, EPOCH TIME: 1741814945.391146
[03/12 15:29:05     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2383.2M, EPOCH TIME: 1741814945.391165
[03/12 15:29:05     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2383.2M, EPOCH TIME: 1741814945.392267
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF:       Starting CMU at level 4, MEM:2383.2M, EPOCH TIME: 1741814945.405646
[03/12 15:29:05     51s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2383.2M, EPOCH TIME: 1741814945.405724
[03/12 15:29:05     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:2383.2M, EPOCH TIME: 1741814945.405965
[03/12 15:29:05     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2383.2M, EPOCH TIME: 1741814945.405979
[03/12 15:29:05     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2383.2M, EPOCH TIME: 1741814945.406193
[03/12 15:29:05     51s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2383.2M, EPOCH TIME: 1741814945.406231
[03/12 15:29:05     51s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2383.2M, EPOCH TIME: 1741814945.406264
[03/12 15:29:05     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2383.2M, EPOCH TIME: 1741814945.406283
[03/12 15:29:05     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2383.2M, EPOCH TIME: 1741814945.406292
[03/12 15:29:05     51s] TDRefine: refinePlace mode is spiral
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.3
[03/12 15:29:05     51s] OPERPROF: Starting RefinePlace at level 1, MEM:2383.2M, EPOCH TIME: 1741814945.406316
[03/12 15:29:05     51s] *** Starting refinePlace (0:00:51.2 mem=2383.2M) ***
[03/12 15:29:05     51s] Total net bbox length = 1.382e+04 (8.657e+03 5.167e+03) (ext = 4.492e+03)
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:05     51s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:05     51s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:05     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2383.2M, EPOCH TIME: 1741814945.407876
[03/12 15:29:05     51s] Starting refinePlace ...
[03/12 15:29:05     51s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:05     51s] One DDP V2 for no tweak run.
[03/12 15:29:05     51s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:05     51s]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:29:05     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2383.2MB) @(0:00:51.2 - 0:00:51.2).
[03/12 15:29:05     51s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:05     51s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:29:05     51s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:29:05     51s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:29:05     51s] Move report: legalization moves 4 insts, mean move: 0.60 um, max move: 0.60 um spiral
[03/12 15:29:05     51s] 	Max move on inst (polynomialCore/FE_OFC51_N60): (434.80, 292.95) --> (434.20, 292.95)
[03/12 15:29:05     51s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:05     51s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:05     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2367.2MB) @(0:00:51.2 - 0:00:51.2).
[03/12 15:29:05     51s] Move report: Detail placement moves 4 insts, mean move: 0.60 um, max move: 0.60 um 
[03/12 15:29:05     51s] 	Max move on inst (polynomialCore/FE_OFC51_N60): (434.80, 292.95) --> (434.20, 292.95)
[03/12 15:29:05     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.2MB
[03/12 15:29:05     51s] Statistics of distance of Instance movement in refine placement:
[03/12 15:29:05     51s]   maximum (X+Y) =         0.60 um
[03/12 15:29:05     51s]   inst (polynomialCore/FE_OFC51_N60) with max move: (434.8, 292.95) -> (434.2, 292.95)
[03/12 15:29:05     51s]   mean    (X+Y) =         0.60 um
[03/12 15:29:05     51s] Summary Report:
[03/12 15:29:05     51s] Instances move: 4 (out of 474 movable)
[03/12 15:29:05     51s] Instances flipped: 0
[03/12 15:29:05     51s] Mean displacement: 0.60 um
[03/12 15:29:05     51s] Max displacement: 0.60 um (Instance: polynomialCore/FE_OFC51_N60) (434.8, 292.95) -> (434.2, 292.95)
[03/12 15:29:05     51s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[03/12 15:29:05     51s] Total instances moved : 4
[03/12 15:29:05     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.009, REAL:0.009, MEM:2367.2M, EPOCH TIME: 1741814945.416425
[03/12 15:29:05     51s] Total net bbox length = 1.383e+04 (8.659e+03 5.167e+03) (ext = 4.492e+03)
[03/12 15:29:05     51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.2MB
[03/12 15:29:05     51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2367.2MB) @(0:00:51.2 - 0:00:51.2).
[03/12 15:29:05     51s] *** Finished refinePlace (0:00:51.2 mem=2367.2M) ***
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.3
[03/12 15:29:05     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.011, REAL:0.010, MEM:2367.2M, EPOCH TIME: 1741814945.416563
[03/12 15:29:05     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2367.2M, EPOCH TIME: 1741814945.417424
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:476).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2367.2M, EPOCH TIME: 1741814945.418832
[03/12 15:29:05     51s] *** maximum move = 0.60 um ***
[03/12 15:29:05     51s] *** Finished re-routing un-routed nets (2367.2M) ***
[03/12 15:29:05     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2367.2M, EPOCH TIME: 1741814945.422411
[03/12 15:29:05     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2367.2M, EPOCH TIME: 1741814945.423636
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF:     Starting CMU at level 3, MEM:2367.2M, EPOCH TIME: 1741814945.436420
[03/12 15:29:05     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2367.2M, EPOCH TIME: 1741814945.436470
[03/12 15:29:05     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2367.2M, EPOCH TIME: 1741814945.436705
[03/12 15:29:05     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2367.2M, EPOCH TIME: 1741814945.436719
[03/12 15:29:05     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2383.2M, EPOCH TIME: 1741814945.436984
[03/12 15:29:05     51s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2383.2M, EPOCH TIME: 1741814945.437025
[03/12 15:29:05     51s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2383.2M, EPOCH TIME: 1741814945.437055
[03/12 15:29:05     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2383.2M, EPOCH TIME: 1741814945.437074
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2383.2M) ***
[03/12 15:29:05     51s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:05     51s] Total-nets :: 616, Stn-nets :: 34, ratio :: 5.51948 %, Total-len 14574.3, Stn-len 0
[03/12 15:29:05     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2364.1M, EPOCH TIME: 1741814945.444663
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2303.1M, EPOCH TIME: 1741814945.446197
[03/12 15:29:05     51s] TotalInstCnt at PhyDesignMc Destruction: 474
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.8
[03/12 15:29:05     51s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:51.2/0:09:03.2 (0.1), mem = 2303.1M
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] =============================================================================================
[03/12 15:29:05     51s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.17-s075_1
[03/12 15:29:05     51s] =============================================================================================
[03/12 15:29:05     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  60.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:05     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:05     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:05     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/12 15:29:05     51s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[03/12 15:29:05     51s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ OptEval                ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ RefinePlace            ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/12 15:29:05     51s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.0    0.8
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s]  DrvOpt #3 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] End: GigaOpt DRV Optimization
[03/12 15:29:05     51s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/12 15:29:05     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2303.1M, EPOCH TIME: 1741814945.447879
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2303.1M, EPOCH TIME: 1741814945.460308
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
------------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=2303.1M)
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:05     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2351.3M, EPOCH TIME: 1741814945.470137
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2351.3M, EPOCH TIME: 1741814945.483041
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] Density: 0.693%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/12 15:29:05     51s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1902.3M, totSessionCpu=0:00:51 **
[03/12 15:29:05     51s] *** Check timing (0:00:00.0)
[03/12 15:29:05     51s] Deleting Lib Analyzer.
[03/12 15:29:05     51s] Begin: GigaOpt Optimization in WNS mode
[03/12 15:29:05     51s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/12 15:29:05     51s] Info: 34 io nets excluded
[03/12 15:29:05     51s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:09:03.2 (0.1), mem = 2303.3M
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.9
[03/12 15:29:05     51s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:05     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.3 mem=2303.3M
[03/12 15:29:05     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:05     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2303.3M, EPOCH TIME: 1741814945.495026
[03/12 15:29:05     51s] Processing tracks to init pin-track alignment.
[03/12 15:29:05     51s] z: 2, totalTracks: 1
[03/12 15:29:05     51s] z: 4, totalTracks: 1
[03/12 15:29:05     51s] z: 6, totalTracks: 1
[03/12 15:29:05     51s] z: 8, totalTracks: 1
[03/12 15:29:05     51s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:05     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2303.3M, EPOCH TIME: 1741814945.496061
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF:     Starting CMU at level 3, MEM:2303.3M, EPOCH TIME: 1741814945.508905
[03/12 15:29:05     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2303.3M, EPOCH TIME: 1741814945.508960
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:05     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2303.3M, EPOCH TIME: 1741814945.509208
[03/12 15:29:05     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2303.3M, EPOCH TIME: 1741814945.509222
[03/12 15:29:05     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2303.3M, EPOCH TIME: 1741814945.509371
[03/12 15:29:05     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2303.3MB).
[03/12 15:29:05     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2303.3M, EPOCH TIME: 1741814945.509420
[03/12 15:29:05     51s] TotalInstCnt at PhyDesignMc Initialization: 474
[03/12 15:29:05     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.3 mem=2303.3M
[03/12 15:29:05     51s] ### Creating RouteCongInterface, started
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] Creating Lib Analyzer ...
[03/12 15:29:05     51s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:05     51s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:05     51s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:05     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.6 mem=2303.3M
[03/12 15:29:05     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.6 mem=2303.3M
[03/12 15:29:05     51s] Creating Lib Analyzer, finished. 
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] #optDebug: {0, 1.000}
[03/12 15:29:05     51s] ### Creating RouteCongInterface, finished
[03/12 15:29:05     51s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:05     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.6 mem=2303.3M
[03/12 15:29:05     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.6 mem=2303.3M
[03/12 15:29:05     51s] *info: 34 io nets excluded
[03/12 15:29:05     51s] *info: 14 no-driver nets excluded.
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.429646.1
[03/12 15:29:05     51s] PathGroup :  reg2reg  TargetSlack : 0.1416 
[03/12 15:29:05     51s] ** GigaOpt Optimizer WNS Slack 0.162 TNS Slack 0.000 Density 0.69
[03/12 15:29:05     51s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/12 15:29:05     51s] Bottom Preferred Layer:
[03/12 15:29:05     51s]     None
[03/12 15:29:05     51s] Via Pillar Rule:
[03/12 15:29:05     51s]     None
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2360.5M) ***
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.429646.1
[03/12 15:29:05     51s] Total-nets :: 616, Stn-nets :: 34, ratio :: 5.51948 %, Total-len 14574.3, Stn-len 0
[03/12 15:29:05     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2341.5M, EPOCH TIME: 1741814945.903898
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2301.5M, EPOCH TIME: 1741814945.905748
[03/12 15:29:05     51s] TotalInstCnt at PhyDesignMc Destruction: 474
[03/12 15:29:05     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.9
[03/12 15:29:05     51s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:51.7/0:09:03.6 (0.1), mem = 2301.5M
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] =============================================================================================
[03/12 15:29:05     51s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.17-s075_1
[03/12 15:29:05     51s] =============================================================================================
[03/12 15:29:05     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  65.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:05     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.5
[03/12 15:29:05     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:05     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:05     51s] [ TransformInit          ]      1   0:00:00.1  (  16.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:29:05     51s] [ TimingUpdate           ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:05     51s] [ MISC                   ]          0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.7
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s]  WnsOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:05     51s] ---------------------------------------------------------------------------------------------
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] End: GigaOpt Optimization in WNS mode
[03/12 15:29:05     51s] *** Check timing (0:00:00.0)
[03/12 15:29:05     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:29:05     51s] Deleting Lib Analyzer.
[03/12 15:29:05     51s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[03/12 15:29:05     51s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/12 15:29:05     51s] Info: 34 io nets excluded
[03/12 15:29:05     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.7 mem=2297.5M
[03/12 15:29:05     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.7 mem=2297.5M
[03/12 15:29:05     51s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/12 15:29:05     51s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:05     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.7 mem=2354.7M
[03/12 15:29:05     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2354.7M, EPOCH TIME: 1741814945.916360
[03/12 15:29:05     51s] Processing tracks to init pin-track alignment.
[03/12 15:29:05     51s] z: 2, totalTracks: 1
[03/12 15:29:05     51s] z: 4, totalTracks: 1
[03/12 15:29:05     51s] z: 6, totalTracks: 1
[03/12 15:29:05     51s] z: 8, totalTracks: 1
[03/12 15:29:05     51s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:05     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2354.7M, EPOCH TIME: 1741814945.917435
[03/12 15:29:05     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:05     51s] OPERPROF:     Starting CMU at level 3, MEM:2354.7M, EPOCH TIME: 1741814945.929715
[03/12 15:29:05     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2354.7M, EPOCH TIME: 1741814945.929760
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:05     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:2354.7M, EPOCH TIME: 1741814945.929978
[03/12 15:29:05     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2354.7M, EPOCH TIME: 1741814945.929992
[03/12 15:29:05     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2354.7M, EPOCH TIME: 1741814945.930193
[03/12 15:29:05     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2354.7MB).
[03/12 15:29:05     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2354.7M, EPOCH TIME: 1741814945.930244
[03/12 15:29:05     51s] TotalInstCnt at PhyDesignMc Initialization: 474
[03/12 15:29:05     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.7 mem=2354.7M
[03/12 15:29:05     51s] Begin: Area Reclaim Optimization
[03/12 15:29:05     51s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.7/0:09:03.7 (0.1), mem = 2354.7M
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] Creating Lib Analyzer ...
[03/12 15:29:05     51s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:29:05     51s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:29:05     51s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:29:05     51s] 
[03/12 15:29:05     51s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:06     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.0 mem=2360.7M
[03/12 15:29:06     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.0 mem=2360.7M
[03/12 15:29:06     52s] Creating Lib Analyzer, finished. 
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.10
[03/12 15:29:06     52s] ### Creating RouteCongInterface, started
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] #optDebug: {0, 1.000}
[03/12 15:29:06     52s] ### Creating RouteCongInterface, finished
[03/12 15:29:06     52s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:06     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.0 mem=2360.7M
[03/12 15:29:06     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.0 mem=2360.7M
[03/12 15:29:06     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2360.7M, EPOCH TIME: 1741814946.264257
[03/12 15:29:06     52s] Found 0 hard placement blockage before merging.
[03/12 15:29:06     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2360.7M, EPOCH TIME: 1741814946.264295
[03/12 15:29:06     52s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.69
[03/12 15:29:06     52s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:06     52s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/12 15:29:06     52s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:06     52s] |    0.69%|        -|   0.100|   0.000|   0:00:00.0| 2360.7M|
[03/12 15:29:06     52s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:06     52s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2360.7M|
[03/12 15:29:06     52s] |    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2379.8M|
[03/12 15:29:06     52s] |    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2384.3M|
[03/12 15:29:06     52s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2384.3M|
[03/12 15:29:06     52s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[03/12 15:29:06     52s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[03/12 15:29:06     52s] |    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2384.3M|
[03/12 15:29:06     52s] +---------+---------+--------+--------+------------+--------+
[03/12 15:29:06     52s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.69
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 1 **
[03/12 15:29:06     52s] --------------------------------------------------------------
[03/12 15:29:06     52s] |                                   | Total     | Sequential |
[03/12 15:29:06     52s] --------------------------------------------------------------
[03/12 15:29:06     52s] | Num insts resized                 |       1  |       0    |
[03/12 15:29:06     52s] | Num insts undone                  |       0  |       0    |
[03/12 15:29:06     52s] | Num insts Downsized               |       1  |       0    |
[03/12 15:29:06     52s] | Num insts Samesized               |       0  |       0    |
[03/12 15:29:06     52s] | Num insts Upsized                 |       0  |       0    |
[03/12 15:29:06     52s] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 15:29:06     52s] --------------------------------------------------------------
[03/12 15:29:06     52s] Bottom Preferred Layer:
[03/12 15:29:06     52s]     None
[03/12 15:29:06     52s] Via Pillar Rule:
[03/12 15:29:06     52s]     None
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[03/12 15:29:06     52s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[03/12 15:29:06     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2384.3M, EPOCH TIME: 1741814946.300241
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2384.3M, EPOCH TIME: 1741814946.301832
[03/12 15:29:06     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2384.3M, EPOCH TIME: 1741814946.302233
[03/12 15:29:06     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2384.3M, EPOCH TIME: 1741814946.302263
[03/12 15:29:06     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2384.3M, EPOCH TIME: 1741814946.303338
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] OPERPROF:       Starting CMU at level 4, MEM:2384.3M, EPOCH TIME: 1741814946.316279
[03/12 15:29:06     52s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1741814946.316335
[03/12 15:29:06     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2384.3M, EPOCH TIME: 1741814946.316571
[03/12 15:29:06     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2384.3M, EPOCH TIME: 1741814946.316586
[03/12 15:29:06     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1741814946.316717
[03/12 15:29:06     52s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2384.3M, EPOCH TIME: 1741814946.316758
[03/12 15:29:06     52s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1741814946.316790
[03/12 15:29:06     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.015, MEM:2384.3M, EPOCH TIME: 1741814946.316809
[03/12 15:29:06     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.015, MEM:2384.3M, EPOCH TIME: 1741814946.316827
[03/12 15:29:06     52s] TDRefine: refinePlace mode is spiral
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.4
[03/12 15:29:06     52s] OPERPROF: Starting RefinePlace at level 1, MEM:2384.3M, EPOCH TIME: 1741814946.316850
[03/12 15:29:06     52s] *** Starting refinePlace (0:00:52.1 mem=2384.3M) ***
[03/12 15:29:06     52s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2384.3M, EPOCH TIME: 1741814946.318387
[03/12 15:29:06     52s] Starting refinePlace ...
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] One DDP V2 for no tweak run.
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:29:06     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:29:06     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:29:06     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/12 15:29:06     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:06     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:06     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2368.3MB) @(0:00:52.1 - 0:00:52.1).
[03/12 15:29:06     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:06     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2368.3MB
[03/12 15:29:06     52s] Statistics of distance of Instance movement in refine placement:
[03/12 15:29:06     52s]   maximum (X+Y) =         0.00 um
[03/12 15:29:06     52s]   mean    (X+Y) =         0.00 um
[03/12 15:29:06     52s] Summary Report:
[03/12 15:29:06     52s] Instances move: 0 (out of 473 movable)
[03/12 15:29:06     52s] Instances flipped: 0
[03/12 15:29:06     52s] Mean displacement: 0.00 um
[03/12 15:29:06     52s] Max displacement: 0.00 um 
[03/12 15:29:06     52s] Total instances moved : 0
[03/12 15:29:06     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.007, MEM:2368.3M, EPOCH TIME: 1741814946.324940
[03/12 15:29:06     52s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:29:06     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2368.3MB
[03/12 15:29:06     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2368.3MB) @(0:00:52.1 - 0:00:52.1).
[03/12 15:29:06     52s] *** Finished refinePlace (0:00:52.1 mem=2368.3M) ***
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.4
[03/12 15:29:06     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.008, MEM:2368.3M, EPOCH TIME: 1741814946.325074
[03/12 15:29:06     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2368.3M, EPOCH TIME: 1741814946.325929
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2368.3M, EPOCH TIME: 1741814946.327202
[03/12 15:29:06     52s] *** maximum move = 0.00 um ***
[03/12 15:29:06     52s] *** Finished re-routing un-routed nets (2368.3M) ***
[03/12 15:29:06     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2368.3M, EPOCH TIME: 1741814946.331045
[03/12 15:29:06     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2368.3M, EPOCH TIME: 1741814946.332175
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] OPERPROF:     Starting CMU at level 3, MEM:2368.3M, EPOCH TIME: 1741814946.344835
[03/12 15:29:06     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2368.3M, EPOCH TIME: 1741814946.344886
[03/12 15:29:06     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2368.3M, EPOCH TIME: 1741814946.345129
[03/12 15:29:06     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2368.3M, EPOCH TIME: 1741814946.345144
[03/12 15:29:06     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1741814946.345388
[03/12 15:29:06     52s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2384.3M, EPOCH TIME: 1741814946.345430
[03/12 15:29:06     52s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1741814946.345460
[03/12 15:29:06     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2384.3M, EPOCH TIME: 1741814946.345479
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2384.3M) ***
[03/12 15:29:06     52s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.10
[03/12 15:29:06     52s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:52.2/0:09:04.1 (0.1), mem = 2384.3M
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] =============================================================================================
[03/12 15:29:06     52s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.17-s075_1
[03/12 15:29:06     52s] =============================================================================================
[03/12 15:29:06     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  61.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:06     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:06     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:06     52s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:06     52s] [ OptGetWeight           ]     96   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ OptEval                ]     96   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.9
[03/12 15:29:06     52s] [ OptCommit              ]     96   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ PostCommitDelayUpdate  ]     96   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/12 15:29:06     52s] [ IncrDelayCalc          ]      7   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:06     52s] [ RefinePlace            ]      1   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/12 15:29:06     52s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ MISC                   ]          0:00:00.0  (  11.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s]  AreaOpt #3 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.2M, EPOCH TIME: 1741814946.352049
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2304.2M, EPOCH TIME: 1741814946.353336
[03/12 15:29:06     52s] TotalInstCnt at PhyDesignMc Destruction: 473
[03/12 15:29:06     52s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2304.25M, totSessionCpu=0:00:52).
[03/12 15:29:06     52s] OPTC: user 20.0
[03/12 15:29:06     52s] Begin: GigaOpt postEco DRV Optimization
[03/12 15:29:06     52s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[03/12 15:29:06     52s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.2/0:09:04.1 (0.1), mem = 2304.2M
[03/12 15:29:06     52s] Info: 34 io nets excluded
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.11
[03/12 15:29:06     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:29:06     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.2 mem=2304.2M
[03/12 15:29:06     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.2M, EPOCH TIME: 1741814946.363766
[03/12 15:29:06     52s] Processing tracks to init pin-track alignment.
[03/12 15:29:06     52s] z: 2, totalTracks: 1
[03/12 15:29:06     52s] z: 4, totalTracks: 1
[03/12 15:29:06     52s] z: 6, totalTracks: 1
[03/12 15:29:06     52s] z: 8, totalTracks: 1
[03/12 15:29:06     52s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:06     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.2M, EPOCH TIME: 1741814946.364818
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] OPERPROF:     Starting CMU at level 3, MEM:2304.2M, EPOCH TIME: 1741814946.377343
[03/12 15:29:06     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1741814946.377388
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:06     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2304.2M, EPOCH TIME: 1741814946.377618
[03/12 15:29:06     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.2M, EPOCH TIME: 1741814946.377632
[03/12 15:29:06     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.2M, EPOCH TIME: 1741814946.377778
[03/12 15:29:06     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2304.2MB).
[03/12 15:29:06     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2304.2M, EPOCH TIME: 1741814946.377828
[03/12 15:29:06     52s] TotalInstCnt at PhyDesignMc Initialization: 473
[03/12 15:29:06     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.2 mem=2304.2M
[03/12 15:29:06     52s] ### Creating RouteCongInterface, started
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] #optDebug: {0, 1.000}
[03/12 15:29:06     52s] ### Creating RouteCongInterface, finished
[03/12 15:29:06     52s] {MG  {8 0 16.7 0.40371}  {10 0 37.3 0.897703} }
[03/12 15:29:06     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.2 mem=2304.2M
[03/12 15:29:06     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.2 mem=2304.2M
[03/12 15:29:06     52s] [GPS-DRV] Optimizer parameters ============================= 
[03/12 15:29:06     52s] [GPS-DRV] maxDensity (design): 0.95
[03/12 15:29:06     52s] [GPS-DRV] maxLocalDensity: 0.98
[03/12 15:29:06     52s] [GPS-DRV] MaxBufDistForPlaceBlk: 44 Microns
[03/12 15:29:06     52s] [GPS-DRV] All active and enabled setup views
[03/12 15:29:06     52s] [GPS-DRV]     Slow
[03/12 15:29:06     52s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:06     52s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:29:06     52s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/12 15:29:06     52s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/12 15:29:06     52s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[03/12 15:29:06     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2361.5M, EPOCH TIME: 1741814946.458848
[03/12 15:29:06     52s] Found 0 hard placement blockage before merging.
[03/12 15:29:06     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2361.5M, EPOCH TIME: 1741814946.458884
[03/12 15:29:06     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:06     52s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/12 15:29:06     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:06     52s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/12 15:29:06     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:06     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:06     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
[03/12 15:29:06     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:29:06     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2361.5M|
[03/12 15:29:06     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:29:06     52s] Bottom Preferred Layer:
[03/12 15:29:06     52s]     None
[03/12 15:29:06     52s] Via Pillar Rule:
[03/12 15:29:06     52s]     None
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2361.5M) ***
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:29:06     52s] Total-nets :: 615, Stn-nets :: 37, ratio :: 6.01626 %, Total-len 14571, Stn-len 78.03
[03/12 15:29:06     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2342.4M, EPOCH TIME: 1741814946.462619
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2304.4M, EPOCH TIME: 1741814946.463968
[03/12 15:29:06     52s] TotalInstCnt at PhyDesignMc Destruction: 473
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.11
[03/12 15:29:06     52s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:52.3/0:09:04.2 (0.1), mem = 2304.4M
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] =============================================================================================
[03/12 15:29:06     52s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.17-s075_1
[03/12 15:29:06     52s] =============================================================================================
[03/12 15:29:06     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  19.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:06     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  30.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:29:06     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:06     52s] [ MISC                   ]          0:00:00.0  (  46.7 % )     0:00:00.0 /  0:00:00.1    1.1
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s]  DrvOpt #4 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:29:06     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] End: GigaOpt postEco DRV Optimization
[03/12 15:29:06     52s] **INFO: Flow update: High effort is not optimizable.
[03/12 15:29:06     52s] Running refinePlace -preserveRouting true -hardFence false
[03/12 15:29:06     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2304.4M, EPOCH TIME: 1741814946.467380
[03/12 15:29:06     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2304.4M, EPOCH TIME: 1741814946.467404
[03/12 15:29:06     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2304.4M, EPOCH TIME: 1741814946.467421
[03/12 15:29:06     52s] Processing tracks to init pin-track alignment.
[03/12 15:29:06     52s] z: 2, totalTracks: 1
[03/12 15:29:06     52s] z: 4, totalTracks: 1
[03/12 15:29:06     52s] z: 6, totalTracks: 1
[03/12 15:29:06     52s] z: 8, totalTracks: 1
[03/12 15:29:06     52s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:29:06     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2304.4M, EPOCH TIME: 1741814946.468489
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] OPERPROF:         Starting CMU at level 5, MEM:2304.4M, EPOCH TIME: 1741814946.480722
[03/12 15:29:06     52s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2304.4M, EPOCH TIME: 1741814946.480766
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:29:06     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2304.4M, EPOCH TIME: 1741814946.480980
[03/12 15:29:06     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2304.4M, EPOCH TIME: 1741814946.480993
[03/12 15:29:06     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2304.4M, EPOCH TIME: 1741814946.481190
[03/12 15:29:06     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2304.4MB).
[03/12 15:29:06     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.014, MEM:2304.4M, EPOCH TIME: 1741814946.481255
[03/12 15:29:06     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.014, REAL:0.014, MEM:2304.4M, EPOCH TIME: 1741814946.481264
[03/12 15:29:06     52s] TDRefine: refinePlace mode is spiral
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.5
[03/12 15:29:06     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2304.4M, EPOCH TIME: 1741814946.481285
[03/12 15:29:06     52s] *** Starting refinePlace (0:00:52.3 mem=2304.4M) ***
[03/12 15:29:06     52s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Starting Small incrNP...
[03/12 15:29:06     52s] User Input Parameters:
[03/12 15:29:06     52s] - Congestion Driven    : Off
[03/12 15:29:06     52s] - Timing Driven        : Off
[03/12 15:29:06     52s] - Area-Violation Based : Off
[03/12 15:29:06     52s] - Start Rollback Level : -5
[03/12 15:29:06     52s] - Legalized            : On
[03/12 15:29:06     52s] - Window Based         : Off
[03/12 15:29:06     52s] - eDen incr mode       : Off
[03/12 15:29:06     52s] - Small incr mode      : On
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2304.4M, EPOCH TIME: 1741814946.482864
[03/12 15:29:06     52s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2304.4M, EPOCH TIME: 1741814946.483090
[03/12 15:29:06     52s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2304.4M, EPOCH TIME: 1741814946.484067
[03/12 15:29:06     52s] default core: bins with density > 0.750 =  0.00 % ( 0 / 564 )
[03/12 15:29:06     52s] Density distribution unevenness ratio = 91.877%
[03/12 15:29:06     52s] Density distribution unevenness ratio (U70) = 0.000%
[03/12 15:29:06     52s] Density distribution unevenness ratio (U80) = 0.000%
[03/12 15:29:06     52s] Density distribution unevenness ratio (U90) = 0.000%
[03/12 15:29:06     52s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:2304.4M, EPOCH TIME: 1741814946.484130
[03/12 15:29:06     52s] cost 0.610465, thresh 1.000000
[03/12 15:29:06     52s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2304.4M)
[03/12 15:29:06     52s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:06     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2304.4M, EPOCH TIME: 1741814946.484207
[03/12 15:29:06     52s] Starting refinePlace ...
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] One DDP V2 for no tweak run.
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:29:06     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2304.4MB) @(0:00:52.3 - 0:00:52.3).
[03/12 15:29:06     52s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:06     52s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:29:06     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:29:06     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:29:06     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/12 15:29:06     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:06     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:29:06     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2272.4MB) @(0:00:52.3 - 0:00:52.3).
[03/12 15:29:06     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:29:06     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2272.4MB
[03/12 15:29:06     52s] Statistics of distance of Instance movement in refine placement:
[03/12 15:29:06     52s]   maximum (X+Y) =         0.00 um
[03/12 15:29:06     52s]   mean    (X+Y) =         0.00 um
[03/12 15:29:06     52s] Summary Report:
[03/12 15:29:06     52s] Instances move: 0 (out of 473 movable)
[03/12 15:29:06     52s] Instances flipped: 0
[03/12 15:29:06     52s] Mean displacement: 0.00 um
[03/12 15:29:06     52s] Max displacement: 0.00 um 
[03/12 15:29:06     52s] Total instances moved : 0
[03/12 15:29:06     52s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.009, REAL:0.009, MEM:2272.4M, EPOCH TIME: 1741814946.492786
[03/12 15:29:06     52s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:29:06     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2272.4MB
[03/12 15:29:06     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2272.4MB) @(0:00:52.3 - 0:00:52.3).
[03/12 15:29:06     52s] *** Finished refinePlace (0:00:52.3 mem=2272.4M) ***
[03/12 15:29:06     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.5
[03/12 15:29:06     52s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.013, REAL:0.012, MEM:2272.4M, EPOCH TIME: 1741814946.492944
[03/12 15:29:06     52s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2272.4M, EPOCH TIME: 1741814946.492956
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2272.4M, EPOCH TIME: 1741814946.494345
[03/12 15:29:06     52s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.028, REAL:0.027, MEM:2272.4M, EPOCH TIME: 1741814946.494369
[03/12 15:29:06     52s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[03/12 15:29:06     52s] GigaOpt: Skipping nonLegal postEco optimization
[03/12 15:29:06     52s] **INFO: Flow update: High effort is not optimizable.
[03/12 15:29:06     52s] VT info 11.992853621 9
[03/12 15:29:06     52s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/12 15:29:06     52s] Register exp ratio and priority group on 0 nets on 615 nets : 
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Active setup views:
[03/12 15:29:06     52s]  Slow
[03/12 15:29:06     52s]   Dominating endpoints: 0
[03/12 15:29:06     52s]   Dominating TNS: -0.000
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'preRoute' .
[03/12 15:29:06     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:29:06     52s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:29:06     52s] PreRoute RC Extraction called for design polynomial_top.
[03/12 15:29:06     52s] RC Extraction called in multi-corner(1) mode.
[03/12 15:29:06     52s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:29:06     52s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:29:06     52s] RCMode: PreRoute
[03/12 15:29:06     52s]       RC Corner Indexes            0   
[03/12 15:29:06     52s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:29:06     52s] Resistance Scaling Factor    : 1.00000 
[03/12 15:29:06     52s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:29:06     52s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:29:06     52s] Shrink Factor                : 1.00000
[03/12 15:29:06     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:29:06     52s] Using capacitance table file ...
[03/12 15:29:06     52s] RC Grid backup saved.
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] Trim Metal Layers:
[03/12 15:29:06     52s] LayerId::1 widthSet size::4
[03/12 15:29:06     52s] LayerId::2 widthSet size::4
[03/12 15:29:06     52s] LayerId::3 widthSet size::4
[03/12 15:29:06     52s] LayerId::4 widthSet size::4
[03/12 15:29:06     52s] LayerId::5 widthSet size::4
[03/12 15:29:06     52s] LayerId::6 widthSet size::4
[03/12 15:29:06     52s] LayerId::7 widthSet size::4
[03/12 15:29:06     52s] LayerId::8 widthSet size::4
[03/12 15:29:06     52s] LayerId::9 widthSet size::4
[03/12 15:29:06     52s] LayerId::10 widthSet size::4
[03/12 15:29:06     52s] LayerId::11 widthSet size::3
[03/12 15:29:06     52s] Skipped RC grid update for preRoute extraction.
[03/12 15:29:06     52s] eee: pegSigSF::1.070000
[03/12 15:29:06     52s] Initializing multi-corner resistance tables ...
[03/12 15:29:06     52s] eee: l::1 avDens::0.113331 usedTrk::8761.988304 availTrk::77313.018864 sigTrk::8761.988304
[03/12 15:29:06     52s] eee: l::2 avDens::0.020250 usedTrk::531.315791 availTrk::26237.868461 sigTrk::531.315791
[03/12 15:29:06     52s] eee: l::3 avDens::0.019972 usedTrk::514.452047 availTrk::25758.946609 sigTrk::514.452047
[03/12 15:29:06     52s] eee: l::4 avDens::0.010680 usedTrk::121.097076 availTrk::11338.499637 sigTrk::121.097076
[03/12 15:29:06     52s] eee: l::5 avDens::0.010036 usedTrk::8.097076 availTrk::806.842117 sigTrk::8.097076
[03/12 15:29:06     52s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:29:06     52s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:29:06     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:29:06     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2333.047M)
[03/12 15:29:06     52s] Skewing Data Summary (End_of_FINAL)
[03/12 15:29:06     52s] --------------------------------------------------
[03/12 15:29:06     52s]  Total skewed count:0
[03/12 15:29:06     52s] --------------------------------------------------
[03/12 15:29:06     52s] Starting delay calculation for Setup views
[03/12 15:29:06     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/12 15:29:06     52s] #################################################################################
[03/12 15:29:06     52s] # Design Stage: PreRoute
[03/12 15:29:06     52s] # Design Name: polynomial_top
[03/12 15:29:06     52s] # Design Mode: 90nm
[03/12 15:29:06     52s] # Analysis Mode: MMMC Non-OCV 
[03/12 15:29:06     52s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:29:06     52s] # Signoff Settings: SI Off 
[03/12 15:29:06     52s] #################################################################################
[03/12 15:29:06     52s] Calculate delays in Single mode...
[03/12 15:29:06     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 2323.0M, InitMEM = 2323.0M)
[03/12 15:29:06     52s] Start delay calculation (fullDC) (1 T). (MEM=2323.05)
[03/12 15:29:06     52s] End AAE Lib Interpolated Model. (MEM=2334.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:06     52s] Total number of fetched objects 616
[03/12 15:29:06     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:29:06     52s] End delay calculation. (MEM=2309.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:29:06     52s] End delay calculation (fullDC). (MEM=2309.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:29:06     52s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2309.1M) ***
[03/12 15:29:06     52s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:52.5 mem=2309.1M)
[03/12 15:29:06     52s] OPTC: user 20.0
[03/12 15:29:06     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2309.09 MB )
[03/12 15:29:06     52s] (I)      ==================== Layers =====================
[03/12 15:29:06     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:06     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/12 15:29:06     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:06     52s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[03/12 15:29:06     52s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[03/12 15:29:06     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:06     52s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/12 15:29:06     52s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[03/12 15:29:06     52s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[03/12 15:29:06     52s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[03/12 15:29:06     52s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[03/12 15:29:06     52s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[03/12 15:29:06     52s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[03/12 15:29:06     52s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[03/12 15:29:06     52s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[03/12 15:29:06     52s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[03/12 15:29:06     52s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[03/12 15:29:06     52s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[03/12 15:29:06     52s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/12 15:29:06     52s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[03/12 15:29:06     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/12 15:29:06     52s] (I)      Started Import and model ( Curr Mem: 2309.09 MB )
[03/12 15:29:06     52s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:29:06     52s] (I)      == Non-default Options ==
[03/12 15:29:06     52s] (I)      Build term to term wires                           : false
[03/12 15:29:06     52s] (I)      Maximum routing layer                              : 11
[03/12 15:29:06     52s] (I)      Number of threads                                  : 1
[03/12 15:29:06     52s] (I)      Method to set GCell size                           : row
[03/12 15:29:06     52s] (I)      Counted 956 PG shapes. We will not process PG shapes layer by layer.
[03/12 15:29:06     52s] (I)      Use row-based GCell size
[03/12 15:29:06     52s] (I)      Use row-based GCell align
[03/12 15:29:06     52s] (I)      layer 0 area = 80000
[03/12 15:29:06     52s] (I)      layer 1 area = 80000
[03/12 15:29:06     52s] (I)      layer 2 area = 80000
[03/12 15:29:06     52s] (I)      layer 3 area = 80000
[03/12 15:29:06     52s] (I)      layer 4 area = 80000
[03/12 15:29:06     52s] (I)      layer 5 area = 80000
[03/12 15:29:06     52s] (I)      layer 6 area = 80000
[03/12 15:29:06     52s] (I)      layer 7 area = 80000
[03/12 15:29:06     52s] (I)      layer 8 area = 80000
[03/12 15:29:06     52s] (I)      layer 9 area = 400000
[03/12 15:29:06     52s] (I)      layer 10 area = 400000
[03/12 15:29:06     52s] (I)      GCell unit size   : 3420
[03/12 15:29:06     52s] (I)      GCell multiplier  : 1
[03/12 15:29:06     52s] (I)      GCell row height  : 3420
[03/12 15:29:06     52s] (I)      Actual row height : 3420
[03/12 15:29:06     52s] (I)      GCell align ref   : 520000 520600
[03/12 15:29:06     52s] [NR-eGR] Track table information for default rule: 
[03/12 15:29:06     52s] [NR-eGR] Metal1 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal2 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal3 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal4 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal5 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal6 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal7 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal8 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal9 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal10 has single uniform track structure
[03/12 15:29:06     52s] [NR-eGR] Metal11 has single uniform track structure
[03/12 15:29:06     52s] (I)      ==================== Default via =====================
[03/12 15:29:06     52s] (I)      +----+------------------+----------------------------+
[03/12 15:29:06     52s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[03/12 15:29:06     52s] (I)      +----+------------------+----------------------------+
[03/12 15:29:06     52s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[03/12 15:29:06     52s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[03/12 15:29:06     52s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[03/12 15:29:06     52s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[03/12 15:29:06     52s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[03/12 15:29:06     52s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[03/12 15:29:06     52s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[03/12 15:29:06     52s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[03/12 15:29:06     52s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[03/12 15:29:06     52s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[03/12 15:29:06     52s] (I)      +----+------------------+----------------------------+
[03/12 15:29:06     52s] [NR-eGR] Read 424 PG shapes
[03/12 15:29:06     52s] [NR-eGR] Read 0 clock shapes
[03/12 15:29:06     52s] [NR-eGR] Read 0 other shapes
[03/12 15:29:06     52s] [NR-eGR] #Routing Blockages  : 0
[03/12 15:29:06     52s] [NR-eGR] #Instance Blockages : 1324
[03/12 15:29:06     52s] [NR-eGR] #PG Blockages       : 424
[03/12 15:29:06     52s] [NR-eGR] #Halo Blockages     : 0
[03/12 15:29:06     52s] [NR-eGR] #Boundary Blockages : 0
[03/12 15:29:06     52s] [NR-eGR] #Clock Blockages    : 0
[03/12 15:29:06     52s] [NR-eGR] #Other Blockages    : 0
[03/12 15:29:06     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/12 15:29:06     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/12 15:29:06     52s] [NR-eGR] Read 615 nets ( ignored 0 )
[03/12 15:29:06     52s] (I)      early_global_route_priority property id does not exist.
[03/12 15:29:06     52s] (I)      Read Num Blocks=1748  Num Prerouted Wires=0  Num CS=0
[03/12 15:29:06     52s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 3 (V) : #blockages 882 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 4 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 5 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 6 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 7 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 9 (V) : #blockages 42 : #preroutes 0
[03/12 15:29:06     52s] (I)      Layer 10 (H) : #blockages 76 : #preroutes 0
[03/12 15:29:06     52s] (I)      Number of ignored nets                =      0
[03/12 15:29:06     52s] (I)      Number of connected nets              =      0
[03/12 15:29:06     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/12 15:29:06     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/12 15:29:06     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:29:06     52s] (I)      Ndr track 0 does not exist
[03/12 15:29:06     52s] (I)      ---------------------Grid Graph Info--------------------
[03/12 15:29:06     52s] (I)      Routing area        : (0, 0) - (2640000, 1560000)
[03/12 15:29:06     52s] (I)      Core area           : (520000, 520600) - (2120000, 1036740)
[03/12 15:29:06     52s] (I)      Site width          :   400  (dbu)
[03/12 15:29:06     52s] (I)      Row height          :  3420  (dbu)
[03/12 15:29:06     52s] (I)      GCell row height    :  3420  (dbu)
[03/12 15:29:06     52s] (I)      GCell width         :  3420  (dbu)
[03/12 15:29:06     52s] (I)      GCell height        :  3420  (dbu)
[03/12 15:29:06     52s] (I)      Grid                :   772   456    11
[03/12 15:29:06     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/12 15:29:06     52s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/12 15:29:06     52s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/12 15:29:06     52s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/12 15:29:06     52s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/12 15:29:06     52s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/12 15:29:06     52s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/12 15:29:06     52s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1140
[03/12 15:29:06     52s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/12 15:29:06     52s] (I)      Total num of tracks :  4105  6600  4105  6600  4105  6600  4105  6600  4105  2639  1641
[03/12 15:29:06     52s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[03/12 15:29:06     52s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[03/12 15:29:06     52s] (I)      --------------------------------------------------------
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s] [NR-eGR] ============ Routing rule table ============
[03/12 15:29:06     52s] [NR-eGR] Rule id: 0  Nets: 581
[03/12 15:29:06     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/12 15:29:06     52s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[03/12 15:29:06     52s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[03/12 15:29:06     52s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:06     52s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[03/12 15:29:06     52s] [NR-eGR] ========================================
[03/12 15:29:06     52s] [NR-eGR] 
[03/12 15:29:06     52s] (I)      =============== Blocked Tracks ===============
[03/12 15:29:06     52s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:06     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/12 15:29:06     52s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:06     52s] (I)      |     1 |       0 |        0 |         0.00% |
[03/12 15:29:06     52s] (I)      |     2 | 3009600 |  2326365 |        77.30% |
[03/12 15:29:06     52s] (I)      |     3 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:06     52s] (I)      |     4 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:06     52s] (I)      |     5 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:06     52s] (I)      |     6 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:06     52s] (I)      |     7 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:06     52s] (I)      |     8 | 3009600 |  2279148 |        75.73% |
[03/12 15:29:06     52s] (I)      |     9 | 3169060 |  2397418 |        75.65% |
[03/12 15:29:06     52s] (I)      |    10 | 1203384 |   912917 |        75.86% |
[03/12 15:29:06     52s] (I)      |    11 | 1266852 |   958782 |        75.68% |
[03/12 15:29:06     52s] (I)      +-------+---------+----------+---------------+
[03/12 15:29:06     52s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2323.20 MB )
[03/12 15:29:06     52s] (I)      Reset routing kernel
[03/12 15:29:06     52s] (I)      Started Global Routing ( Curr Mem: 2323.20 MB )
[03/12 15:29:06     52s] (I)      totalPins=1552  totalGlobalPin=1474 (94.97%)
[03/12 15:29:06     52s] (I)      total 2D Cap : 6576292 = (3402341 H, 3173951 V)
[03/12 15:29:06     52s] [NR-eGR] Layer group 1: route 581 net(s) in layer range [2, 11]
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1a Route ============
[03/12 15:29:06     52s] (I)      Usage: 8405 = (5230 H, 3175 V) = (0.15% H, 0.10% V) = (8.943e+03um H, 5.429e+03um V)
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1b Route ============
[03/12 15:29:06     52s] (I)      Usage: 8405 = (5230 H, 3175 V) = (0.15% H, 0.10% V) = (8.943e+03um H, 5.429e+03um V)
[03/12 15:29:06     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437255e+04um
[03/12 15:29:06     52s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/12 15:29:06     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1c Route ============
[03/12 15:29:06     52s] (I)      Usage: 8405 = (5230 H, 3175 V) = (0.15% H, 0.10% V) = (8.943e+03um H, 5.429e+03um V)
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1d Route ============
[03/12 15:29:06     52s] (I)      Usage: 8405 = (5230 H, 3175 V) = (0.15% H, 0.10% V) = (8.943e+03um H, 5.429e+03um V)
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1e Route ============
[03/12 15:29:06     52s] (I)      Usage: 8405 = (5230 H, 3175 V) = (0.15% H, 0.10% V) = (8.943e+03um H, 5.429e+03um V)
[03/12 15:29:06     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437255e+04um
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] (I)      ============  Phase 1l Route ============
[03/12 15:29:06     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/12 15:29:06     52s] (I)      Layer  2:     685065      2688         5     2292623      710650    (76.34%) 
[03/12 15:29:06     52s] (I)      Layer  3:     773021      5154         0     2386467      777717    (75.42%) 
[03/12 15:29:06     52s] (I)      Layer  4:     731912      1110         0     2262911      740362    (75.35%) 
[03/12 15:29:06     52s] (I)      Layer  5:     773030        81         0     2386440      777744    (75.42%) 
[03/12 15:29:06     52s] (I)      Layer  6:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:06     52s] (I)      Layer  7:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:06     52s] (I)      Layer  8:     731912         0         0     2262911      740362    (75.35%) 
[03/12 15:29:06     52s] (I)      Layer  9:     773030         0         0     2386440      777744    (75.42%) 
[03/12 15:29:06     52s] (I)      Layer 10:     292109         0         0      906847      294462    (75.49%) 
[03/12 15:29:06     52s] (I)      Layer 11:     308574         0         0      954576      311098    (75.42%) 
[03/12 15:29:06     52s] (I)      Total:       6573595      9033         5    20488565     6648241    (75.50%) 
[03/12 15:29:06     52s] (I)      
[03/12 15:29:06     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/12 15:29:06     52s] [NR-eGR]                        OverCon            
[03/12 15:29:06     52s] [NR-eGR]                         #Gcell     %Gcell
[03/12 15:29:06     52s] [NR-eGR]        Layer             (1-2)    OverCon
[03/12 15:29:06     52s] [NR-eGR] ----------------------------------------------
[03/12 15:29:06     52s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR] ----------------------------------------------
[03/12 15:29:06     52s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[03/12 15:29:06     52s] [NR-eGR] 
[03/12 15:29:06     52s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2331.20 MB )
[03/12 15:29:06     52s] (I)      total 2D Cap : 6577898 = (3402505 H, 3175393 V)
[03/12 15:29:06     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/12 15:29:06     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2331.20 MB )
[03/12 15:29:06     52s] (I)      ===================================== Runtime Summary =====================================
[03/12 15:29:06     52s] (I)       Step                                          %      Start     Finish      Real       CPU 
[03/12 15:29:06     52s] (I)      -------------------------------------------------------------------------------------------
[03/12 15:29:06     52s] (I)       Early Global Route kernel               100.00%  57.67 sec  57.83 sec  0.16 sec  0.16 sec 
[03/12 15:29:06     52s] (I)       +-Import and model                       40.75%  57.67 sec  57.73 sec  0.07 sec  0.07 sec 
[03/12 15:29:06     52s] (I)       | +-Create place DB                       0.39%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Import place data                   0.38%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read instances and placement      0.13%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read nets                         0.21%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | +-Create route DB                      33.27%  57.67 sec  57.72 sec  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)       | | +-Import route data (1T)             33.19%  57.67 sec  57.72 sec  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.19%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read routing blockages          0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read instance blockages         0.06%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read PG blockages               0.02%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read clock blockages            0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read other blockages            0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read halo blockages             0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Read boundary cut boxes         0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read blackboxes                   0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read prerouted                    0.05%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read unlegalized nets             0.01%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Read nets                         0.06%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Set up via pillars                0.00%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Initialize 3D grid graph          1.96%  57.67 sec  57.67 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Model blockage capacity          30.40%  57.67 sec  57.72 sec  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Initialize 3D capacity         27.02%  57.67 sec  57.72 sec  0.04 sec  0.04 sec 
[03/12 15:29:06     52s] (I)       | +-Read aux data                         0.00%  57.72 sec  57.72 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | +-Others data preparation               0.18%  57.72 sec  57.72 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | +-Create route kernel                   6.81%  57.72 sec  57.73 sec  0.01 sec  0.01 sec 
[03/12 15:29:06     52s] (I)       +-Global Routing                         40.87%  57.73 sec  57.80 sec  0.07 sec  0.07 sec 
[03/12 15:29:06     52s] (I)       | +-Initialization                        0.53%  57.73 sec  57.73 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | +-Net group 1                          25.23%  57.73 sec  57.78 sec  0.04 sec  0.04 sec 
[03/12 15:29:06     52s] (I)       | | +-Generate topology                   0.11%  57.74 sec  57.74 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1a                            1.92%  57.75 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Pattern routing (1T)              1.02%  57.75 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Add via demand to 2D              0.85%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1b                            0.21%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1c                            0.00%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1d                            0.00%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1e                            0.25%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | +-Route legalization                0.04%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | | | +-Legalize Blockage Violations    0.03%  57.76 sec  57.76 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       | | +-Phase 1l                           11.18%  57.76 sec  57.78 sec  0.02 sec  0.02 sec 
[03/12 15:29:06     52s] (I)       | | | +-Layer assignment (1T)             4.12%  57.77 sec  57.78 sec  0.01 sec  0.01 sec 
[03/12 15:29:06     52s] (I)       | +-Clean cong LA                         0.00%  57.78 sec  57.78 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)       +-Export 3D cong map                     17.18%  57.80 sec  57.83 sec  0.03 sec  0.03 sec 
[03/12 15:29:06     52s] (I)       | +-Export 2D cong map                    1.95%  57.83 sec  57.83 sec  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)      ===================== Summary by functions =====================
[03/12 15:29:06     52s] (I)       Lv  Step                                 %      Real       CPU 
[03/12 15:29:06     52s] (I)      ----------------------------------------------------------------
[03/12 15:29:06     52s] (I)        0  Early Global Route kernel      100.00%  0.16 sec  0.16 sec 
[03/12 15:29:06     52s] (I)        1  Global Routing                  40.87%  0.07 sec  0.07 sec 
[03/12 15:29:06     52s] (I)        1  Import and model                40.75%  0.07 sec  0.07 sec 
[03/12 15:29:06     52s] (I)        1  Export 3D cong map              17.18%  0.03 sec  0.03 sec 
[03/12 15:29:06     52s] (I)        2  Create route DB                 33.27%  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)        2  Net group 1                     25.23%  0.04 sec  0.04 sec 
[03/12 15:29:06     52s] (I)        2  Create route kernel              6.81%  0.01 sec  0.01 sec 
[03/12 15:29:06     52s] (I)        2  Export 2D cong map               1.95%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        2  Initialization                   0.53%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        2  Create place DB                  0.39%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        2  Others data preparation          0.18%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Import route data (1T)          33.19%  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1l                        11.18%  0.02 sec  0.02 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1a                         1.92%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Import place data                0.38%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1e                         0.25%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1b                         0.21%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Generate topology                0.11%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Model blockage capacity         30.40%  0.05 sec  0.05 sec 
[03/12 15:29:06     52s] (I)        4  Layer assignment (1T)            4.12%  0.01 sec  0.01 sec 
[03/12 15:29:06     52s] (I)        4  Initialize 3D grid graph         1.96%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Pattern routing (1T)             1.02%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Add via demand to 2D             0.85%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read nets                        0.27%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read blockages ( Layer 2-11 )    0.19%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read instances and placement     0.13%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read prerouted                   0.05%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Initialize 3D capacity          27.02%  0.04 sec  0.04 sec 
[03/12 15:29:06     52s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read PG blockages                0.02%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[03/12 15:29:06     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:2331.2M, EPOCH TIME: 1741814946.856589
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:29:06     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:29:06     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:2347.2M, EPOCH TIME: 1741814946.861345
[03/12 15:29:06     52s] [hotspot] Hotspot report including placement blocked areas
[03/12 15:29:06     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:2347.2M, EPOCH TIME: 1741814946.861440
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] [hotspot] |            |   max hotspot | total hotspot |
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] [hotspot] | normalized |          0.00 |          0.00 |
[03/12 15:29:06     52s] [hotspot] +------------+---------------+---------------+
[03/12 15:29:06     52s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:29:06     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:29:06     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2347.2M, EPOCH TIME: 1741814946.865581
[03/12 15:29:06     52s] Reported timing to dir ./timingReports
[03/12 15:29:06     52s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1912.4M, totSessionCpu=0:00:53 **
[03/12 15:29:06     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2291.2M, EPOCH TIME: 1741814946.870899
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:06     52s] 
[03/12 15:29:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:06     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2291.2M, EPOCH TIME: 1741814946.884467
[03/12 15:29:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2292.4M, EPOCH TIME: 1741814947.470870
[03/12 15:29:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:07     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2292.4M, EPOCH TIME: 1741814947.484153
[03/12 15:29:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/12 15:29:07     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2292.4M, EPOCH TIME: 1741814947.487895
[03/12 15:29:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:07     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2292.4M, EPOCH TIME: 1741814947.500688
[03/12 15:29:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1914.1M, totSessionCpu=0:00:53 **
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:29:07     52s] Deleting Lib Analyzer.
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] TimeStamp Deleting Cell Server End ...
[03/12 15:29:07     52s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/12 15:29:07     52s] Type 'man IMPOPT-3195' for more detail.
[03/12 15:29:07     52s] *** Finished optDesign ***
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.7 real=0:00:09.4)
[03/12 15:29:07     52s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[03/12 15:29:07     52s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.3 real=0:00:01.2)
[03/12 15:29:07     52s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[03/12 15:29:07     52s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[03/12 15:29:07     52s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[03/12 15:29:07     52s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/12 15:29:07     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:29:07     52s] clean pInstBBox. size 0
[03/12 15:29:07     52s] All LLGs are deleted
[03/12 15:29:07     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:07     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2293.4M, EPOCH TIME: 1741814947.537566
[03/12 15:29:07     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2293.4M, EPOCH TIME: 1741814947.537616
[03/12 15:29:07     52s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:29:07     52s] Disable CTE adjustment.
[03/12 15:29:07     52s] #optDebug: fT-D <X 1 0 0 0>
[03/12 15:29:07     52s] VSMManager cleared!
[03/12 15:29:07     52s] **place_opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2188.4M **
[03/12 15:29:07     52s] *** Finished GigaPlace ***
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:29:07     52s] Severity  ID               Count  Summary                                  
[03/12 15:29:07     52s] WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
[03/12 15:29:07     52s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/12 15:29:07     52s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[03/12 15:29:07     52s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/12 15:29:07     52s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[03/12 15:29:07     52s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/12 15:29:07     52s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[03/12 15:29:07     52s] *** Message Summary: 11 warning(s), 2 error(s)
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] *** place_opt_design #1 [finish] : cpu/real = 0:00:07.8/0:00:08.5 (0.9), totSession cpu/real = 0:00:52.8/0:09:05.3 (0.1), mem = 2188.4M
[03/12 15:29:07     52s] 
[03/12 15:29:07     52s] =============================================================================================
[03/12 15:29:07     52s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[03/12 15:29:07     52s] =============================================================================================
[03/12 15:29:07     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:07     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:07     52s] [ InitOpt                ]      1   0:00:00.7  (   8.6 % )     0:00:01.2 /  0:00:01.1    0.9
[03/12 15:29:07     52s] [ WnsOpt                 ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:07     52s] [ GlobalOpt              ]      1   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:07     52s] [ DrvOpt                 ]      4   0:00:01.1  (  12.4 % )     0:00:01.1 /  0:00:01.1    1.0
[03/12 15:29:07     52s] [ SimplifyNetlist        ]      1   0:00:00.7  (   8.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/12 15:29:07     52s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/12 15:29:07     52s] [ AreaOpt                ]      3   0:00:01.1  (  13.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/12 15:29:07     52s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ OptSummaryReport       ]      3   0:00:00.1  (   1.5 % )     0:00:00.9 /  0:00:00.3    0.3
[03/12 15:29:07     52s] [ DrvReport              ]      3   0:00:00.6  (   6.7 % )     0:00:00.6 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ CongRefineRouteType    ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:29:07     52s] [ SlackTraversorInit     ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:29:07     52s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ IncrReplace            ]      1   0:00:01.9  (  21.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/12 15:29:07     52s] [ RefinePlace            ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:29:07     52s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:29:07     52s] [ ExtractRC              ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:29:07     52s] [ TimingUpdate           ]     37   0:00:00.2  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:29:07     52s] [ FullDelayCalc          ]      3   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.1    0.8
[03/12 15:29:07     52s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:07     52s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[03/12 15:29:07     52s] [ MISC                   ]          0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.2    0.9
[03/12 15:29:07     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:07     52s]  place_opt_design #1 TOTAL          0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:07.8    0.9
[03/12 15:29:07     52s] ---------------------------------------------------------------------------------------------
[03/12 15:29:07     52s] 
[03/12 15:29:29     54s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:29:29     54s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:29:29     54s] #optDebug: fT-S <1 1 0 0 0>
[03/12 15:29:29     54s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:54.1/0:09:26.8 (0.1), mem = 2192.5M
[03/12 15:29:29     54s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2188.5M, EPOCH TIME: 1741814969.139811
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2188.5M, EPOCH TIME: 1741814969.139841
[03/12 15:29:29     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2188.5M, EPOCH TIME: 1741814969.139858
[03/12 15:29:29     54s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2188.5M, EPOCH TIME: 1741814969.139888
[03/12 15:29:29     54s] Start to check current routing status for nets...
[03/12 15:29:29     54s] All nets are already routed correctly.
[03/12 15:29:29     54s] End to check current routing status for nets (mem=2188.5M)
[03/12 15:29:29     54s] Effort level <high> specified for reg2reg path_group
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2190.5M, EPOCH TIME: 1741814969.153433
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2190.5M, EPOCH TIME: 1741814969.153484
[03/12 15:29:29     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.5M, EPOCH TIME: 1741814969.153581
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2190.5M, EPOCH TIME: 1741814969.154250
[03/12 15:29:29     54s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:29     54s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:29:29     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2190.5M, EPOCH TIME: 1741814969.164826
[03/12 15:29:29     54s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2190.5M, EPOCH TIME: 1741814969.165069
[03/12 15:29:29     54s] Fast DP-INIT is on for default
[03/12 15:29:29     54s] Atter site array init, number of instance map data is 0.
[03/12 15:29:29     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2190.5M, EPOCH TIME: 1741814969.167332
[03/12 15:29:29     54s] 
[03/12 15:29:29     54s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:29     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2190.5M, EPOCH TIME: 1741814969.168116
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2190.5M, EPOCH TIME: 1741814969.170312
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2190.5M, EPOCH TIME: 1741814969.170334
[03/12 15:29:29     54s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.723003
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.723054
[03/12 15:29:29     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.723140
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.6M, EPOCH TIME: 1741814969.723820
[03/12 15:29:29     54s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:29     54s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:29:29     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.6M, EPOCH TIME: 1741814969.735254
[03/12 15:29:29     54s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.735440
[03/12 15:29:29     54s] Fast DP-INIT is on for default
[03/12 15:29:29     54s] Atter site array init, number of instance map data is 0.
[03/12 15:29:29     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2188.6M, EPOCH TIME: 1741814969.737582
[03/12 15:29:29     54s] 
[03/12 15:29:29     54s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:29     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2188.6M, EPOCH TIME: 1741814969.738353
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.740413
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.740436
[03/12 15:29:29     54s] Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.741984
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.742013
[03/12 15:29:29     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.742100
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.6M, EPOCH TIME: 1741814969.742741
[03/12 15:29:29     54s] Max number of tech site patterns supported in site array is 256.
[03/12 15:29:29     54s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:29:29     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.6M, EPOCH TIME: 1741814969.753415
[03/12 15:29:29     54s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:29:29     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.753590
[03/12 15:29:29     54s] Fast DP-INIT is on for default
[03/12 15:29:29     54s] Atter site array init, number of instance map data is 0.
[03/12 15:29:29     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2188.6M, EPOCH TIME: 1741814969.755700
[03/12 15:29:29     54s] 
[03/12 15:29:29     54s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:29:29     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2188.6M, EPOCH TIME: 1741814969.756488
[03/12 15:29:29     54s] All LLGs are deleted
[03/12 15:29:29     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:29:29     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:29:29     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.6M, EPOCH TIME: 1741814969.759390
[03/12 15:29:29     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1741814969.759413
[03/12 15:29:29     54s] Reported timing to dir timingReports
[03/12 15:29:29     54s] Total CPU time: 0.11 sec
[03/12 15:29:29     54s] Total Real time: 0.0 sec
[03/12 15:29:29     54s] Total Memory Usage: 2188.625 Mbytes
[03/12 15:29:29     54s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:29:29     54s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.6 (0.2), totSession cpu/real = 0:00:54.2/0:09:27.5 (0.1), mem = 2188.6M
[03/12 15:29:29     54s] 
[03/12 15:29:29     54s] =============================================================================================
[03/12 15:29:29     54s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[03/12 15:29:29     54s] =============================================================================================
[03/12 15:29:29     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:29:29     54s] ---------------------------------------------------------------------------------------------
[03/12 15:29:29     54s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:29     54s] [ OptSummaryReport       ]      1   0:00:00.1  (   9.0 % )     0:00:00.6 /  0:00:00.1    0.1
[03/12 15:29:29     54s] [ DrvReport              ]      1   0:00:00.5  (  81.8 % )     0:00:00.5 /  0:00:00.0    0.0
[03/12 15:29:29     54s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:29     54s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:29     54s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:29:29     54s] [ MISC                   ]          0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/12 15:29:29     54s] ---------------------------------------------------------------------------------------------
[03/12 15:29:29     54s]  timeDesign #1 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.1    0.2
[03/12 15:29:29     54s] ---------------------------------------------------------------------------------------------
[03/12 15:29:29     54s] 
[03/12 15:31:47     61s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:31:47     61s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
[03/12 15:31:47     61s] #optDebug: fT-S <1 1 0 0 0>
[03/12 15:31:47     61s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:01.8/0:11:45.0 (0.1), mem = 2192.7M
[03/12 15:31:47     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2188.7M, EPOCH TIME: 1741815107.331024
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2188.7M, EPOCH TIME: 1741815107.331055
[03/12 15:31:47     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2188.7M, EPOCH TIME: 1741815107.331069
[03/12 15:31:47     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2188.7M, EPOCH TIME: 1741815107.331096
[03/12 15:31:47     61s] Start to check current routing status for nets...
[03/12 15:31:47     61s] All nets are already routed correctly.
[03/12 15:31:47     61s] End to check current routing status for nets (mem=2188.7M)
[03/12 15:31:47     61s] Effort level <high> specified for reg2reg path_group
[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2190.7M, EPOCH TIME: 1741815107.345491
[03/12 15:31:47     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1741815107.345535
[03/12 15:31:47     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.7M, EPOCH TIME: 1741815107.345631
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2190.7M, EPOCH TIME: 1741815107.346360
[03/12 15:31:47     61s] Max number of tech site patterns supported in site array is 256.
[03/12 15:31:47     61s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:31:47     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2190.7M, EPOCH TIME: 1741815107.356827
[03/12 15:31:47     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1741815107.356988
[03/12 15:31:47     61s] Fast DP-INIT is on for default
[03/12 15:31:47     61s] Atter site array init, number of instance map data is 0.
[03/12 15:31:47     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2190.7M, EPOCH TIME: 1741815107.359327
[03/12 15:31:47     61s] 
[03/12 15:31:47     61s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:31:47     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2190.7M, EPOCH TIME: 1741815107.360139
[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2190.7M, EPOCH TIME: 1741815107.362212
[03/12 15:31:47     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1741815107.362233
[03/12 15:31:47     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.9M, EPOCH TIME: 1741815107.965656
[03/12 15:31:47     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815107.965709
[03/12 15:31:47     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.9M, EPOCH TIME: 1741815107.965801
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.9M, EPOCH TIME: 1741815107.966476
[03/12 15:31:47     61s] Max number of tech site patterns supported in site array is 256.
[03/12 15:31:47     61s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:31:47     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.9M, EPOCH TIME: 1741815107.977568
[03/12 15:31:47     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815107.977738
[03/12 15:31:47     61s] Fast DP-INIT is on for default
[03/12 15:31:47     61s] Atter site array init, number of instance map data is 0.
[03/12 15:31:47     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2188.9M, EPOCH TIME: 1741815107.979934
[03/12 15:31:47     61s] 
[03/12 15:31:47     61s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:31:47     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2188.9M, EPOCH TIME: 1741815107.980716
[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.9M, EPOCH TIME: 1741815107.982772
[03/12 15:31:47     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815107.982795
[03/12 15:31:47     61s] Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/12 15:31:47     61s] All LLGs are deleted
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.9M, EPOCH TIME: 1741815107.984355
[03/12 15:31:47     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815107.984383
[03/12 15:31:47     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.9M, EPOCH TIME: 1741815107.984462
[03/12 15:31:47     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:47     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2188.9M, EPOCH TIME: 1741815107.985105
[03/12 15:31:47     61s] Max number of tech site patterns supported in site array is 256.
[03/12 15:31:47     61s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:31:47     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2188.9M, EPOCH TIME: 1741815107.995863
[03/12 15:31:47     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:31:47     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815107.996052
[03/12 15:31:47     61s] Fast DP-INIT is on for default
[03/12 15:31:47     61s] Atter site array init, number of instance map data is 0.
[03/12 15:31:47     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2188.9M, EPOCH TIME: 1741815107.998205
[03/12 15:31:47     61s] 
[03/12 15:31:47     61s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:31:47     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2188.9M, EPOCH TIME: 1741815107.998976
[03/12 15:31:48     61s] All LLGs are deleted
[03/12 15:31:48     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:31:48     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:31:48     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.9M, EPOCH TIME: 1741815108.001105
[03/12 15:31:48     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1741815108.001129
[03/12 15:31:48     61s] Reported timing to dir timingReports
[03/12 15:31:48     61s] Total CPU time: 0.1 sec
[03/12 15:31:48     61s] Total Real time: 1.0 sec
[03/12 15:31:48     61s] Total Memory Usage: 2188.882812 Mbytes
[03/12 15:31:48     61s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:31:48     61s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:01:01.9/0:11:45.7 (0.1), mem = 2188.9M
[03/12 15:31:48     61s] 
[03/12 15:31:48     61s] =============================================================================================
[03/12 15:31:48     61s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[03/12 15:31:48     61s] =============================================================================================
[03/12 15:31:48     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:31:48     61s] ---------------------------------------------------------------------------------------------
[03/12 15:31:48     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:31:48     61s] [ OptSummaryReport       ]      1   0:00:00.1  (   8.3 % )     0:00:00.7 /  0:00:00.1    0.1
[03/12 15:31:48     61s] [ DrvReport              ]      1   0:00:00.6  (  84.1 % )     0:00:00.6 /  0:00:00.0    0.0
[03/12 15:31:48     61s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:31:48     61s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:31:48     61s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.6
[03/12 15:31:48     61s] [ MISC                   ]          0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.7
[03/12 15:31:48     61s] ---------------------------------------------------------------------------------------------
[03/12 15:31:48     61s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[03/12 15:31:48     61s] ---------------------------------------------------------------------------------------------
[03/12 15:31:48     61s] 
[03/12 15:34:42     71s] <CMD> create_ccopt_clock_tree_spec
[03/12 15:34:42     71s] Creating clock tree spec for modes (timing configs): Slow
[03/12 15:34:42     71s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/12 15:34:42     71s] 
[03/12 15:34:42     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:34:42     71s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:34:42     71s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:34:42     71s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:34:42     71s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:34:42     71s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:34:42     71s] Summary for sequential cells identification: 
[03/12 15:34:42     71s]   Identified SBFF number: 104
[03/12 15:34:42     71s]   Identified MBFF number: 0
[03/12 15:34:42     71s]   Identified SB Latch number: 0
[03/12 15:34:42     71s]   Identified MB Latch number: 0
[03/12 15:34:42     71s]   Not identified SBFF number: 16
[03/12 15:34:42     71s]   Not identified MBFF number: 0
[03/12 15:34:42     71s]   Not identified SB Latch number: 0
[03/12 15:34:42     71s]   Not identified MB Latch number: 0
[03/12 15:34:42     71s]   Number of sequential cells which are not FFs: 24
[03/12 15:34:42     71s]  Visiting view : Slow
[03/12 15:34:42     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:34:42     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:34:42     71s]  Visiting view : Slow
[03/12 15:34:42     71s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:34:42     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:34:42     71s] TLC MultiMap info (StdDelay):
[03/12 15:34:42     71s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:34:42     71s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:34:42     71s]  Setting StdDelay to: 37.8ps
[03/12 15:34:42     71s] 
[03/12 15:34:42     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:34:42     71s] Reset timing graph...
[03/12 15:34:42     71s] Ignoring AAE DB Resetting ...
[03/12 15:34:42     71s] Reset timing graph done.
[03/12 15:34:42     71s] Ignoring AAE DB Resetting ...
[03/12 15:34:42     71s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[03/12 15:34:42     71s] Ignoring AAE DB Resetting ...
[03/12 15:34:42     71s] Reset timing graph done.
[03/12 15:34:51     71s] <CMD> ccopt_design
[03/12 15:34:51     71s] #% Begin ccopt_design (date=03/12 15:34:51, mem=1773.2M)
[03/12 15:34:51     71s] Turning off fast DC mode.
[03/12 15:34:51     71s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:11.9/0:14:49.1 (0.1), mem = 2173.5M
[03/12 15:34:51     71s] Runtime...
[03/12 15:34:51     71s] **INFO: User's settings:
[03/12 15:34:51     71s] setNanoRouteMode -droutePostRouteSpreadWire       1
[03/12 15:34:51     71s] setNanoRouteMode -droutePostRouteWidenWireRule    LEFSpecialRouteSpec
[03/12 15:34:51     71s] setNanoRouteMode -extractThirdPartyCompatible     false
[03/12 15:34:51     71s] setNanoRouteMode -grouteExpTdStdDelay             41.6
[03/12 15:34:51     71s] setNanoRouteMode -timingEngine                    {}
[03/12 15:34:51     71s] setExtractRCMode -engine                          preRoute
[03/12 15:34:51     71s] setDelayCalMode -enable_high_fanout               true
[03/12 15:34:51     71s] setDelayCalMode -engine                           aae
[03/12 15:34:51     71s] setDelayCalMode -ignoreNetLoad                    false
[03/12 15:34:51     71s] setDelayCalMode -socv_accuracy_mode               low
[03/12 15:34:51     71s] setOptMode -activeHoldViews                       { Slow }
[03/12 15:34:51     71s] setOptMode -activeSetupViews                      { Slow }
[03/12 15:34:51     71s] setOptMode -allEndPoints                          false
[03/12 15:34:51     71s] setOptMode -autoSetupViews                        { Slow}
[03/12 15:34:51     71s] setOptMode -autoTDGRSetupViews                    { Slow}
[03/12 15:34:51     71s] setOptMode -drcMargin                             0
[03/12 15:34:51     71s] setOptMode -effort                                high
[03/12 15:34:51     71s] setOptMode -fixCap                                true
[03/12 15:34:51     71s] setOptMode -fixDrc                                true
[03/12 15:34:51     71s] setOptMode -fixFanoutLoad                         false
[03/12 15:34:51     71s] setOptMode -fixTran                               true
[03/12 15:34:51     71s] setOptMode -holdTargetSlack                       0.1
[03/12 15:34:51     71s] setOptMode -leakageToDynamicRatio                 1
[03/12 15:34:51     71s] setOptMode -maxDensity                            0.95
[03/12 15:34:51     71s] setOptMode -optimizeFF                            true
[03/12 15:34:51     71s] setOptMode -powerEffort                           none
[03/12 15:34:51     71s] setOptMode -preserveAllSequential                 true
[03/12 15:34:51     71s] setOptMode -reclaimArea                           true
[03/12 15:34:51     71s] setOptMode -setupTargetSlack                      0.1
[03/12 15:34:51     71s] setOptMode -simplifyNetlist                       true
[03/12 15:34:51     71s] setOptMode -usefulSkew                            true
[03/12 15:34:51     71s] setPlaceMode -place_design_floorplan_mode         false
[03/12 15:34:51     71s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[03/12 15:34:51     71s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[03/12 15:34:51     71s] 
[03/12 15:34:51     71s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/12 15:34:51     71s] (ccopt_design): create_ccopt_clock_tree_spec
[03/12 15:34:51     71s] Creating clock tree spec for modes (timing configs): Slow
[03/12 15:34:51     71s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/12 15:34:51     71s] Reset timing graph...
[03/12 15:34:51     71s] Ignoring AAE DB Resetting ...
[03/12 15:34:51     71s] Reset timing graph done.
[03/12 15:34:51     71s] Ignoring AAE DB Resetting ...
[03/12 15:34:51     71s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[03/12 15:34:51     72s] Ignoring AAE DB Resetting ...
[03/12 15:34:51     72s] Reset timing graph done.
[03/12 15:34:51     72s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/12 15:34:51     72s] Set place::cacheFPlanSiteMark to 1
[03/12 15:34:51     72s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/12 15:34:51     72s] Using CCOpt effort standard.
[03/12 15:34:51     72s] CCOpt::Phase::Initialization...
[03/12 15:34:51     72s] Check Prerequisites...
[03/12 15:34:51     72s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/12 15:34:51     72s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/12 15:34:51     72s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/12 15:34:51     72s] Set place::cacheFPlanSiteMark to 0
[03/12 15:34:51     72s] All LLGs are deleted
[03/12 15:34:51     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:34:51     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:34:51     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.2M, EPOCH TIME: 1741815291.492546
[03/12 15:34:51     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2179.2M, EPOCH TIME: 1741815291.492607
[03/12 15:34:51     72s] 
[03/12 15:34:51     72s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:34:51     72s] Severity  ID               Count  Summary                                  
[03/12 15:34:51     72s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/12 15:34:51     72s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[03/12 15:34:51     72s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[03/12 15:34:51     72s] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 15:34:51     72s] 
[03/12 15:34:51     72s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:12.0/0:14:49.2 (0.1), mem = 2179.2M
[03/12 15:34:51     72s] 
[03/12 15:34:51     72s] =============================================================================================
[03/12 15:34:51     72s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[03/12 15:34:51     72s] =============================================================================================
[03/12 15:34:51     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:34:51     72s] ---------------------------------------------------------------------------------------------
[03/12 15:34:51     72s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:34:51     72s] ---------------------------------------------------------------------------------------------
[03/12 15:34:51     72s]  ccopt_design #1 TOTAL              0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:34:51     72s] ---------------------------------------------------------------------------------------------
[03/12 15:34:51     72s] 
[03/12 15:34:51     72s] #% End ccopt_design (date=03/12 15:34:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1774.9M, current mem=1774.9M)
[03/12 15:34:51     72s] 
[03/12 15:35:50     75s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:35:50     75s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix polynomial_top_postCTS -outDir timingReports
[03/12 15:35:50     75s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:15.4/0:15:48.1 (0.1), mem = 2179.3M
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s] TimeStamp Deleting Cell Server End ...
[03/12 15:35:50     75s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2175.3M, EPOCH TIME: 1741815350.428049
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2175.3M, EPOCH TIME: 1741815350.428079
[03/12 15:35:50     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2175.3M, EPOCH TIME: 1741815350.428094
[03/12 15:35:50     75s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2175.3M, EPOCH TIME: 1741815350.428132
[03/12 15:35:50     75s] Start to check current routing status for nets...
[03/12 15:35:50     75s] All nets are already routed correctly.
[03/12 15:35:50     75s] End to check current routing status for nets (mem=2175.3M)
[03/12 15:35:50     75s] Effort level <high> specified for reg2reg path_group
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.3M, EPOCH TIME: 1741815350.455204
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.3M, EPOCH TIME: 1741815350.455257
[03/12 15:35:50     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.3M, EPOCH TIME: 1741815350.455354
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.3M, EPOCH TIME: 1741815350.456153
[03/12 15:35:50     75s] Max number of tech site patterns supported in site array is 256.
[03/12 15:35:50     75s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:35:50     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2181.3M, EPOCH TIME: 1741815350.466632
[03/12 15:35:50     75s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2181.3M, EPOCH TIME: 1741815350.466863
[03/12 15:35:50     75s] Fast DP-INIT is on for default
[03/12 15:35:50     75s] Atter site array init, number of instance map data is 0.
[03/12 15:35:50     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2181.3M, EPOCH TIME: 1741815350.469120
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:35:50     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2181.3M, EPOCH TIME: 1741815350.469884
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.3M, EPOCH TIME: 1741815350.472049
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.3M, EPOCH TIME: 1741815350.472075
[03/12 15:35:50     75s] OPTC: user 20.0
[03/12 15:35:50     75s] Starting delay calculation for Hold views
[03/12 15:35:50     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/12 15:35:50     75s] #################################################################################
[03/12 15:35:50     75s] # Design Stage: PreRoute
[03/12 15:35:50     75s] # Design Name: polynomial_top
[03/12 15:35:50     75s] # Design Mode: 90nm
[03/12 15:35:50     75s] # Analysis Mode: MMMC Non-OCV 
[03/12 15:35:50     75s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:35:50     75s] # Signoff Settings: SI Off 
[03/12 15:35:50     75s] #################################################################################
[03/12 15:35:50     75s] Calculate delays in Single mode...
[03/12 15:35:50     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 2179.3M, InitMEM = 2179.3M)
[03/12 15:35:50     75s] Start delay calculation (fullDC) (1 T). (MEM=2179.34)
[03/12 15:35:50     75s] End AAE Lib Interpolated Model. (MEM=2190.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:35:50     75s] Total number of fetched objects 616
[03/12 15:35:50     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:35:50     75s] End delay calculation. (MEM=2214.55 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:35:50     75s] End delay calculation (fullDC). (MEM=2214.55 CPU=0:00:00.1 REAL=0:00:00.0)
[03/12 15:35:50     75s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2214.6M) ***
[03/12 15:35:50     75s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:16 mem=2214.6M)
[03/12 15:35:50     75s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Slow 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.577277
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.577322
[03/12 15:35:50     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.577414
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2166.6M, EPOCH TIME: 1741815350.578086
[03/12 15:35:50     75s] Max number of tech site patterns supported in site array is 256.
[03/12 15:35:50     75s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:35:50     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2166.6M, EPOCH TIME: 1741815350.589033
[03/12 15:35:50     75s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.589276
[03/12 15:35:50     75s] Fast DP-INIT is on for default
[03/12 15:35:50     75s] Atter site array init, number of instance map data is 0.
[03/12 15:35:50     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:2166.6M, EPOCH TIME: 1741815350.591602
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:35:50     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2166.6M, EPOCH TIME: 1741815350.592406
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.594638
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.594660
[03/12 15:35:50     75s] Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.596191
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.596220
[03/12 15:35:50     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.596297
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2166.6M, EPOCH TIME: 1741815350.596920
[03/12 15:35:50     75s] Max number of tech site patterns supported in site array is 256.
[03/12 15:35:50     75s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:35:50     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2166.6M, EPOCH TIME: 1741815350.607457
[03/12 15:35:50     75s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:35:50     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.607670
[03/12 15:35:50     75s] Fast DP-INIT is on for default
[03/12 15:35:50     75s] Atter site array init, number of instance map data is 0.
[03/12 15:35:50     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2166.6M, EPOCH TIME: 1741815350.609958
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:35:50     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2166.6M, EPOCH TIME: 1741815350.610748
[03/12 15:35:50     75s] All LLGs are deleted
[03/12 15:35:50     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:35:50     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:35:50     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.6M, EPOCH TIME: 1741815350.612948
[03/12 15:35:50     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2166.6M, EPOCH TIME: 1741815350.612971
[03/12 15:35:50     75s] Reported timing to dir timingReports
[03/12 15:35:50     75s] Total CPU time: 0.2 sec
[03/12 15:35:50     75s] Total Real time: 0.0 sec
[03/12 15:35:50     75s] Total Memory Usage: 2151.039062 Mbytes
[03/12 15:35:50     75s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:01:15.6/0:15:48.4 (0.1), mem = 2151.0M
[03/12 15:35:50     75s] 
[03/12 15:35:50     75s] =============================================================================================
[03/12 15:35:50     75s]  Final TAT Report : timeDesign #3                                               21.17-s075_1
[03/12 15:35:50     75s] =============================================================================================
[03/12 15:35:50     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:35:50     75s] ---------------------------------------------------------------------------------------------
[03/12 15:35:50     75s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:35:50     75s] [ OptSummaryReport       ]      1   0:00:00.1  (  25.4 % )     0:00:00.2 /  0:00:00.1    0.9
[03/12 15:35:50     75s] [ TimingUpdate           ]      1   0:00:00.0  (  15.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/12 15:35:50     75s] [ FullDelayCalc          ]      1   0:00:00.0  (  21.5 % )     0:00:00.0 /  0:00:00.1    1.0
[03/12 15:35:50     75s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:35:50     75s] [ GenerateReports        ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:35:50     75s] [ MISC                   ]          0:00:00.1  (  29.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/12 15:35:50     75s] ---------------------------------------------------------------------------------------------
[03/12 15:35:50     75s]  timeDesign #3 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/12 15:35:50     75s] ---------------------------------------------------------------------------------------------
[03/12 15:35:50     75s] 
[03/12 15:37:46     82s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/12 15:37:46     82s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/12 15:37:46     82s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/12 15:37:46     82s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[03/12 15:37:46     82s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/12 15:37:46     82s] <CMD> routeDesign -globalDetail
[03/12 15:37:46     82s] ### Time Record (routeDesign) is installed.
[03/12 15:37:46     82s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.84 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     82s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/12 15:37:46     82s] #**INFO: setDesignMode -flowEffort standard
[03/12 15:37:46     82s] #**INFO: setDesignMode -powerEffort none
[03/12 15:37:46     82s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/12 15:37:46     82s] **INFO: User settings:
[03/12 15:37:46     82s] setNanoRouteMode -droutePostRouteSpreadWire     1
[03/12 15:37:46     82s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[03/12 15:37:46     82s] setNanoRouteMode -extractThirdPartyCompatible   false
[03/12 15:37:46     82s] setNanoRouteMode -grouteExpTdStdDelay           41.6
[03/12 15:37:46     82s] setNanoRouteMode -routeWithSiDriven             false
[03/12 15:37:46     82s] setNanoRouteMode -routeWithTimingDriven         false
[03/12 15:37:46     82s] setNanoRouteMode -timingEngine                  {}
[03/12 15:37:46     82s] setExtractRCMode -engine                        preRoute
[03/12 15:37:46     82s] setDelayCalMode -enable_high_fanout             true
[03/12 15:37:46     82s] setDelayCalMode -engine                         aae
[03/12 15:37:46     82s] setDelayCalMode -ignoreNetLoad                  false
[03/12 15:37:46     82s] setDelayCalMode -socv_accuracy_mode             low
[03/12 15:37:46     82s] setSIMode -separate_delta_delay_on_data         true
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/12 15:37:46     82s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/12 15:37:46     82s] OPERPROF: Starting checkPlace at level 1, MEM:2151.1M, EPOCH TIME: 1741815466.018674
[03/12 15:37:46     82s] Processing tracks to init pin-track alignment.
[03/12 15:37:46     82s] z: 2, totalTracks: 1
[03/12 15:37:46     82s] z: 4, totalTracks: 1
[03/12 15:37:46     82s] z: 6, totalTracks: 1
[03/12 15:37:46     82s] z: 8, totalTracks: 1
[03/12 15:37:46     82s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:37:46     82s] All LLGs are deleted
[03/12 15:37:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2151.1M, EPOCH TIME: 1741815466.020354
[03/12 15:37:46     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2151.1M, EPOCH TIME: 1741815466.020402
[03/12 15:37:46     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2151.1M, EPOCH TIME: 1741815466.020424
[03/12 15:37:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2151.1M, EPOCH TIME: 1741815466.021099
[03/12 15:37:46     82s] Max number of tech site patterns supported in site array is 256.
[03/12 15:37:46     82s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[03/12 15:37:46     82s] Core basic site is CoreSite
[03/12 15:37:46     82s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2151.1M, EPOCH TIME: 1741815466.021190
[03/12 15:37:46     82s] After signature check, allow fast init is false, keep pre-filter is true.
[03/12 15:37:46     82s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/12 15:37:46     82s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2151.1M, EPOCH TIME: 1741815466.021341
[03/12 15:37:46     82s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:37:46     82s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:37:46     82s] SiteArray: use 2,437,120 bytes
[03/12 15:37:46     82s] SiteArray: current memory after site array memory allocation 2151.1M
[03/12 15:37:46     82s] SiteArray: FP blocked sites are writable
[03/12 15:37:46     82s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:37:46     82s] Atter site array init, number of instance map data is 0.
[03/12 15:37:46     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2151.1M, EPOCH TIME: 1741815466.026452
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:37:46     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2151.1M, EPOCH TIME: 1741815466.027037
[03/12 15:37:46     82s] Begin checking placement ... (start mem=2151.1M, init mem=2151.1M)
[03/12 15:37:46     82s] Begin checking exclusive groups violation ...
[03/12 15:37:46     82s] There are 0 groups to check, max #box is 0, total #box is 0
[03/12 15:37:46     82s] Finished checking exclusive groups violations. Found 0 Vio.
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] Running CheckPlace using 1 thread in normal mode...
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] ...checkPlace normal is done!
[03/12 15:37:46     82s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2151.1M, EPOCH TIME: 1741815466.029681
[03/12 15:37:46     82s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2151.1M, EPOCH TIME: 1741815466.029835
[03/12 15:37:46     82s] TechSite Violation:	3
[03/12 15:37:46     82s] *info: Placed = 473           
[03/12 15:37:46     82s] *info: Unplaced = 0           
[03/12 15:37:46     82s] Placement Density:0.69%(1107/160056)
[03/12 15:37:46     82s] Placement Density (including fixed std cells):0.69%(1107/160056)
[03/12 15:37:46     82s] All LLGs are deleted
[03/12 15:37:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:37:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2151.1M, EPOCH TIME: 1741815466.030403
[03/12 15:37:46     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2151.1M, EPOCH TIME: 1741815466.030441
[03/12 15:37:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:37:46     82s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2151.1M)
[03/12 15:37:46     82s] OPERPROF: Finished checkPlace at level 1, CPU:0.012, REAL:0.012, MEM:2151.1M, EPOCH TIME: 1741815466.031024
[03/12 15:37:46     82s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/12 15:37:46     82s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/12 15:37:46     82s] *** Changed status on (0) nets in Clock.
[03/12 15:37:46     82s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2151.1M) ***
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] globalDetailRoute
[03/12 15:37:46     82s] 
[03/12 15:37:46     82s] #Start globalDetailRoute on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### Time Record (globalDetailRoute) is installed.
[03/12 15:37:46     82s] ### Time Record (Pre Callback) is installed.
[03/12 15:37:46     82s] ### Time Record (Pre Callback) is uninstalled.
[03/12 15:37:46     82s] ### Time Record (DB Import) is installed.
[03/12 15:37:46     82s] ### Time Record (Timing Data Generation) is installed.
[03/12 15:37:46     82s] ### Time Record (Timing Data Generation) is uninstalled.
[03/12 15:37:46     82s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:37:46     82s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/12 15:37:46     82s] #To increase the message display limit, refer to the product command reference manual.
[03/12 15:37:46     82s] ### Net info: total nets: 631
[03/12 15:37:46     82s] ### Net info: dirty nets: 3
[03/12 15:37:46     82s] ### Net info: marked as disconnected nets: 0
[03/12 15:37:46     82s] #num needed restored net=0
[03/12 15:37:46     82s] #need_extraction net=0 (total=631)
[03/12 15:37:46     82s] ### Net info: fully routed nets: 0
[03/12 15:37:46     82s] ### Net info: trivial (< 2 pins) nets: 16
[03/12 15:37:46     82s] ### Net info: unrouted nets: 615
[03/12 15:37:46     82s] ### Net info: re-extraction nets: 0
[03/12 15:37:46     82s] ### Net info: ignored nets: 0
[03/12 15:37:46     82s] ### Net info: skip routing nets: 0
[03/12 15:37:46     82s] ### import design signature (5): route=2021688145 fixed_route=2021688145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1948425736 dirty_area=0 del_dirty_area=0 cell=852488703 placement=1684757621 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[03/12 15:37:46     82s] ### Time Record (DB Import) is uninstalled.
[03/12 15:37:46     82s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[03/12 15:37:46     82s] #RTESIG:78da95d2414fc320140060cffe8a17b6434db6f91e1468af26f364d4d4e975c195764d3a
[03/12 15:37:46     82s] #       6a0a3df8efede2694b6d2d27021f8ff71e2c961fdb0c18a70de9b5472df704cf19172830
[03/12 15:37:46     82s] #       597321e37b4efb7eebfd81dd2e962faf3b9d40616a6f21fa6c9a7a05f9b733a7ea00b92d
[03/12 15:37:46     82s] #       4c5707f03684ca9577bf5a20cee1b1e28010552ed8d2b62be8bc6daf88460d8c18443eb4
[03/12 15:37:46     82s] #       fdeab02101ec69fbf8f6650f95a9b3a60bf63c1f3f95c67c4eae8444977e2026915010da
[03/12 15:37:46     82s] #       eebf3149d23c3e2bbad41262da283c0f888aba3161386d857cba36a5d369a45309ec5895
[03/12 15:37:46     82s] #       c7f1e65392f4efea8371b969f3de5ad79dfe920930d7383ba63871bc68cda04915b0f1bc
[03/12 15:37:46     82s] #       7aa3278be4fcfa9b0f22118fdc76f303b01f1774
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### Time Record (Data Preparation) is installed.
[03/12 15:37:46     82s] #RTESIG:78da95933f4fc33010c599f91427b74390dae23bc776b2229509010a7fd6ca344e1a2975
[03/12 15:37:46     82s] #       50ec0c7c7b52985a8584783ad93fbf7b7e272f96efdb0c18e106f5da732d77088f19092e
[03/12 15:37:46     82s] #       78b22621e35bc25d7ff476c7ae17cba7e7579d40616a6f21fa689a7a05f99733c76a0fb9
[03/12 15:37:46     82s] #       2d4c5707f03684ca9537bfb4e07c0e1e2b020e51e5822d6dbb82cedbf602d15c03430691
[03/12 15:37:46     82s] #       0f6dbf3bcca000f6b0bd7ff9b4fbcad459d3057baac76fa531cdf18a1cf19c1fd044140a
[03/12 15:37:46     82s] #       42dbfd571325cec367a94b2d21c68de2a705515137260cdb569ca6dfa6743a0de954023b
[03/12 15:37:46     82s] #       54e5613c7c4c927eae3e18979b36ef59ebbae35f6402cc35ce8e52a920603feec61b1312
[03/12 15:37:46     82s] #       3fcb70904915b0299d544fa64174f91f0621118f74bbfa0699cf2427
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:37:46     82s] ### Time Record (Global Routing) is installed.
[03/12 15:37:46     82s] ### Time Record (Global Routing) is uninstalled.
[03/12 15:37:46     82s] #Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
[03/12 15:37:46     82s] #Total number of routable nets = 581.
[03/12 15:37:46     82s] #Total number of nets in the design = 631.
[03/12 15:37:46     82s] #581 routable nets do not have any wires.
[03/12 15:37:46     82s] #581 nets will be global routed.
[03/12 15:37:46     82s] ### Time Record (Data Preparation) is installed.
[03/12 15:37:46     82s] #Start routing data preparation on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Minimum voltage of a net in the design = 0.000.
[03/12 15:37:46     82s] #Maximum voltage of a net in the design = 0.900.
[03/12 15:37:46     82s] #Voltage range [0.000 - 0.900] has 629 nets.
[03/12 15:37:46     82s] #Voltage range [0.900 - 0.900] has 1 net.
[03/12 15:37:46     82s] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 15:37:46     82s] #Build and mark too close pins for the same net.
[03/12 15:37:46     82s] ### Time Record (Cell Pin Access) is installed.
[03/12 15:37:46     82s] #Rebuild pin access data for design.
[03/12 15:37:46     82s] #Initial pin access analysis.
[03/12 15:37:46     82s] #Detail pin access analysis.
[03/12 15:37:46     82s] ### Time Record (Cell Pin Access) is uninstalled.
[03/12 15:37:46     82s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[03/12 15:37:46     82s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:37:46     82s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[03/12 15:37:46     82s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[03/12 15:37:46     82s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[03/12 15:37:46     82s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[03/12 15:37:46     82s] #pin_access_rlayer=2(Metal2)
[03/12 15:37:46     82s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/12 15:37:46     82s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/12 15:37:46     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.38 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     82s] #Regenerating Ggrids automatically.
[03/12 15:37:46     82s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[03/12 15:37:46     82s] #Using automatically generated G-grids.
[03/12 15:37:46     82s] #Done routing data preparation.
[03/12 15:37:46     82s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1793.20 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Finished routing data preparation on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Cpu time = 00:00:01
[03/12 15:37:46     82s] #Elapsed time = 00:00:01
[03/12 15:37:46     82s] #Increased memory = 15.14 (MB)
[03/12 15:37:46     82s] #Total memory = 1793.20 (MB)
[03/12 15:37:46     82s] #Peak memory = 1980.36 (MB)
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:37:46     82s] ### Time Record (Global Routing) is installed.
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Start global routing on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Start global routing initialization on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Number of eco nets is 0
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] #Start global routing data preparation on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### build_merged_routing_blockage_rect_list starts on Wed Mar 12 15:37:46 2025 with memory = 1793.50 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     82s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:46     82s] #Start routing resource analysis on Wed Mar 12 15:37:46 2025
[03/12 15:37:46     82s] #
[03/12 15:37:46     82s] ### init_is_bin_blocked starts on Wed Mar 12 15:37:46 2025 with memory = 1793.50 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     82s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:46     82s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Mar 12 15:37:46 2025 with memory = 1812.81 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     83s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:46     83s] ### adjust_flow_cap starts on Wed Mar 12 15:37:46 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     83s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:46     83s] ### adjust_flow_per_partial_route_obs starts on Wed Mar 12 15:37:46 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:46     83s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:46     83s] ### set_via_blocked starts on Wed Mar 12 15:37:46 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### copy_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #Routing resource analysis is done on Wed Mar 12 15:37:47 2025
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### report_flow_cap starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #  Resource Analysis:
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/12 15:37:47     83s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/12 15:37:47     83s] #  --------------------------------------------------------------
[03/12 15:37:47     83s] #  Metal1         H         677        3428      126862    77.60%
[03/12 15:37:47     83s] #  Metal2         V        1479        5121      126862    76.45%
[03/12 15:37:47     83s] #  Metal3         H         998        3107      126862    75.52%
[03/12 15:37:47     83s] #  Metal4         V        1593        5007      126862    75.82%
[03/12 15:37:47     83s] #  Metal5         H         998        3107      126862    75.52%
[03/12 15:37:47     83s] #  Metal6         V        1593        5007      126862    75.82%
[03/12 15:37:47     83s] #  Metal7         H         998        3107      126862    75.52%
[03/12 15:37:47     83s] #  Metal8         V        1593        5007      126862    75.82%
[03/12 15:37:47     83s] #  Metal9         H         998        3107      126862    75.52%
[03/12 15:37:47     83s] #  Metal10        V         637        2002      126862    75.82%
[03/12 15:37:47     83s] #  Metal11        H         398        1243      126862    75.52%
[03/12 15:37:47     83s] #  --------------------------------------------------------------
[03/12 15:37:47     83s] #  Total                  11965      76.63%     1395482    75.90%
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### analyze_m2_tracks starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### report_initial_resource starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### mark_pg_pins_accessibility starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### set_net_region starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Global routing data preparation is done on Wed Mar 12 15:37:47 2025
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### prepare_level starts on Wed Mar 12 15:37:47 2025 with memory = 1814.14 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init level 1 starts on Wed Mar 12 15:37:47 2025 with memory = 1814.40 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### Level 1 hgrid = 463 X 274
[03/12 15:37:47     83s] ### prepare_level_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1814.40 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Global routing initialization is done on Wed Mar 12 15:37:47 2025
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.40 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #start global routing iteration 1...
[03/12 15:37:47     83s] ### init_flow_edge starts on Wed Mar 12 15:37:47 2025 with memory = 1814.40 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### routing at level 1 (topmost level) iter 0
[03/12 15:37:47     83s] ### measure_qor starts on Wed Mar 12 15:37:47 2025 with memory = 1831.54 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### measure_congestion starts on Wed Mar 12 15:37:47 2025 with memory = 1831.54 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #start global routing iteration 2...
[03/12 15:37:47     83s] ### routing at level 1 (topmost level) iter 1
[03/12 15:37:47     83s] ### measure_qor starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### measure_congestion starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### route_end starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
[03/12 15:37:47     83s] #Total number of routable nets = 581.
[03/12 15:37:47     83s] #Total number of nets in the design = 631.
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #581 routable nets have routed wires.
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Routed nets constraints summary:
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #        Rules   Unconstrained  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #      Default             581  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #        Total             581  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Routing constraints summary of the whole design:
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #        Rules   Unconstrained  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #      Default             581  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #        Total             581  
[03/12 15:37:47     83s] #-----------------------------
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### adjust_flow_per_partial_route_obs starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_base_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init_flow_edge starts on Wed Mar 12 15:37:47 2025 with memory = 1825.46 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### report_overcon starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #                 OverCon       OverCon          
[03/12 15:37:47     83s] #                  #Gcell        #Gcell    %Gcell
[03/12 15:37:47     83s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/12 15:37:47     83s] #  ------------------------------------------------------------
[03/12 15:37:47     83s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.25  
[03/12 15:37:47     83s] #  Metal2        4(0.01%)      1(0.00%)   (0.02%)     0.01  
[03/12 15:37:47     83s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/12 15:37:47     83s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/12 15:37:47     83s] #  ------------------------------------------------------------
[03/12 15:37:47     83s] #     Total      4(0.00%)      1(0.00%)   (0.00%)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/12 15:37:47     83s] #  Overflow after GR: 0.00% H + 0.00% V
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_base_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init_flow_edge starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_flow starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### generate_cong_map_content starts on Wed Mar 12 15:37:47 2025 with memory = 1825.48 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### Sync with Inovus CongMap starts on Wed Mar 12 15:37:47 2025 with memory = 1825.59 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #Hotspot report including placement blocked areas
[03/12 15:37:47     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:2198.7M, EPOCH TIME: 1741815467.308979
[03/12 15:37:47     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/12 15:37:47     83s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/12 15:37:47     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/12 15:37:47     83s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[03/12 15:37:47     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/12 15:37:47     83s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[03/12 15:37:47     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/12 15:37:47     83s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[03/12 15:37:47     83s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/12 15:37:47     83s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:37:47     83s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:37:47     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/12 15:37:47     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.066, REAL:0.067, MEM:2214.7M, EPOCH TIME: 1741815467.376012
[03/12 15:37:47     83s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### update starts on Wed Mar 12 15:37:47 2025 with memory = 1818.69 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #Complete Global Routing.
[03/12 15:37:47     83s] #Total wire length = 13894 um.
[03/12 15:37:47     83s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal1 = 1439 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal2 = 5113 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal3 = 7307 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal4 = 34 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal5 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:47     83s] #Total number of vias = 2502
[03/12 15:37:47     83s] #Up-Via Summary (total 2502):
[03/12 15:37:47     83s] #           
[03/12 15:37:47     83s] #-----------------------
[03/12 15:37:47     83s] # Metal1           1534
[03/12 15:37:47     83s] # Metal2            964
[03/12 15:37:47     83s] # Metal3              4
[03/12 15:37:47     83s] #-----------------------
[03/12 15:37:47     83s] #                  2502 
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### report_overcon starts on Wed Mar 12 15:37:47 2025 with memory = 1818.69 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### report_overcon starts on Wed Mar 12 15:37:47 2025 with memory = 1818.69 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #Max overcon = 2 tracks.
[03/12 15:37:47     83s] #Total overcon = 0.00%.
[03/12 15:37:47     83s] #Worst layer Gcell overcon rate = 0.00%.
[03/12 15:37:47     83s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### global_route design signature (8): route=724662447 net_attr=1336110212
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Global routing statistics:
[03/12 15:37:47     83s] #Cpu time = 00:00:01
[03/12 15:37:47     83s] #Elapsed time = 00:00:01
[03/12 15:37:47     83s] #Increased memory = 25.50 (MB)
[03/12 15:37:47     83s] #Total memory = 1818.69 (MB)
[03/12 15:37:47     83s] #Peak memory = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Finished global routing on Wed Mar 12 15:37:47 2025
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### Time Record (Global Routing) is uninstalled.
[03/12 15:37:47     83s] ### Time Record (Data Preparation) is installed.
[03/12 15:37:47     83s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:37:47     83s] ### track-assign external-init starts on Wed Mar 12 15:37:47 2025 with memory = 1798.04 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### Time Record (Track Assignment) is installed.
[03/12 15:37:47     83s] ### Time Record (Track Assignment) is uninstalled.
[03/12 15:37:47     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.04 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### track-assign engine-init starts on Wed Mar 12 15:37:47 2025 with memory = 1798.04 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] ### Time Record (Track Assignment) is installed.
[03/12 15:37:47     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### track-assign core-engine starts on Wed Mar 12 15:37:47 2025 with memory = 1798.04 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #Start Track Assignment.
[03/12 15:37:47     83s] #Done with 660 horizontal wires in 9 hboxes and 611 vertical wires in 15 hboxes.
[03/12 15:37:47     83s] #Done with 115 horizontal wires in 9 hboxes and 120 vertical wires in 15 hboxes.
[03/12 15:37:47     83s] #Done with 9 horizontal wires in 9 hboxes and 15 vertical wires in 15 hboxes.
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Track assignment summary:
[03/12 15:37:47     83s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/12 15:37:47     83s] #------------------------------------------------------------------------
[03/12 15:37:47     83s] # Metal1      1436.80 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal2      5136.23 	  0.02%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal3      7277.85 	  0.06%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal4        35.31 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[03/12 15:37:47     83s] #------------------------------------------------------------------------
[03/12 15:37:47     83s] # All       13886.19  	  0.04% 	  0.00% 	  0.00%
[03/12 15:37:47     83s] #Complete Track Assignment.
[03/12 15:37:47     83s] #Total wire length = 13833 um.
[03/12 15:37:47     83s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal1 = 1434 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal2 = 5109 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal3 = 7254 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal4 = 35 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal5 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:47     83s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:47     83s] #Total number of vias = 2502
[03/12 15:37:47     83s] #Up-Via Summary (total 2502):
[03/12 15:37:47     83s] #           
[03/12 15:37:47     83s] #-----------------------
[03/12 15:37:47     83s] # Metal1           1534
[03/12 15:37:47     83s] # Metal2            964
[03/12 15:37:47     83s] # Metal3              4
[03/12 15:37:47     83s] #-----------------------
[03/12 15:37:47     83s] #                  2502 
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] ### track_assign design signature (11): route=89985356
[03/12 15:37:47     83s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:47     83s] ### Time Record (Track Assignment) is uninstalled.
[03/12 15:37:47     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.37 (MB), peak = 1980.36 (MB)
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/12 15:37:47     83s] #Cpu time = 00:00:01
[03/12 15:37:47     83s] #Elapsed time = 00:00:01
[03/12 15:37:47     83s] #Increased memory = 20.32 (MB)
[03/12 15:37:47     83s] #Total memory = 1798.37 (MB)
[03/12 15:37:47     83s] #Peak memory = 1980.36 (MB)
[03/12 15:37:47     83s] ### Time Record (Detail Routing) is installed.
[03/12 15:37:47     83s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:37:47     83s] #
[03/12 15:37:47     83s] #Start Detail Routing..
[03/12 15:37:47     83s] #start initial detail routing ...
[03/12 15:37:47     83s] ### Design has 0 dirty nets
[03/12 15:37:47     83s] #   Improving pin accessing ...
[03/12 15:37:47     83s] #    elapsed time = 00:00:00, memory = 1823.74 (MB)
[03/12 15:37:47     83s] #    completing 20% with 5 violations
[03/12 15:37:47     83s] #    elapsed time = 00:00:00, memory = 1838.25 (MB)
[03/12 15:37:47     83s] #    completing 30% with 5 violations
[03/12 15:37:47     83s] #    elapsed time = 00:00:00, memory = 1838.77 (MB)
[03/12 15:37:48     84s] #    completing 40% with 6 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1838.35 (MB)
[03/12 15:37:48     84s] #    completing 50% with 6 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1838.01 (MB)
[03/12 15:37:48     84s] #    completing 60% with 6 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1836.67 (MB)
[03/12 15:37:48     84s] #    completing 70% with 7 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1837.65 (MB)
[03/12 15:37:48     84s] #    completing 80% with 7 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1837.65 (MB)
[03/12 15:37:48     84s] #    completing 90% with 6 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1838.44 (MB)
[03/12 15:37:48     84s] #    completing 100% with 6 violations
[03/12 15:37:48     84s] #    elapsed time = 00:00:01, memory = 1837.50 (MB)
[03/12 15:37:48     84s] ### Routing stats: routing = 4.92% drc-check-only = 8.27%
[03/12 15:37:48     84s] #   number of violations = 6
[03/12 15:37:48     84s] #
[03/12 15:37:48     84s] #    By Layer and Type :
[03/12 15:37:48     84s] #	         MetSpc    Short   Totals
[03/12 15:37:48     84s] #	Metal1        1        3        4
[03/12 15:37:48     84s] #	Metal2        2        0        2
[03/12 15:37:48     84s] #	Totals        3        3        6
[03/12 15:37:48     84s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1806.80 (MB), peak = 1980.36 (MB)
[03/12 15:37:48     84s] #start 1st optimization iteration ...
[03/12 15:37:48     84s] ### Routing stats: routing = 4.92% drc-check-only = 8.27%
[03/12 15:37:48     84s] #   number of violations = 0
[03/12 15:37:48     84s] #    number of process antenna violations = 19
[03/12 15:37:48     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.37 (MB), peak = 1980.36 (MB)
[03/12 15:37:48     84s] #Complete Detail Routing.
[03/12 15:37:48     84s] #Total wire length = 14367 um.
[03/12 15:37:48     84s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal1 = 2017 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal2 = 5485 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal3 = 6801 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal4 = 63 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal5 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:48     84s] #Total number of vias = 2679
[03/12 15:37:48     84s] #Up-Via Summary (total 2679):
[03/12 15:37:48     84s] #           
[03/12 15:37:48     84s] #-----------------------
[03/12 15:37:48     84s] # Metal1           1823
[03/12 15:37:48     84s] # Metal2            841
[03/12 15:37:48     84s] # Metal3             15
[03/12 15:37:48     84s] #-----------------------
[03/12 15:37:48     84s] #                  2679 
[03/12 15:37:48     84s] #
[03/12 15:37:48     84s] #Total number of DRC violations = 0
[03/12 15:37:48     84s] ### Time Record (Detail Routing) is uninstalled.
[03/12 15:37:48     84s] #Cpu time = 00:00:01
[03/12 15:37:48     84s] #Elapsed time = 00:00:01
[03/12 15:37:48     84s] #Increased memory = 8.00 (MB)
[03/12 15:37:48     84s] #Total memory = 1806.37 (MB)
[03/12 15:37:48     84s] #Peak memory = 1980.36 (MB)
[03/12 15:37:48     84s] ### Time Record (Antenna Fixing) is installed.
[03/12 15:37:48     84s] #
[03/12 15:37:48     84s] #start routing for process antenna violation fix ...
[03/12 15:37:48     84s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:37:48     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.80 (MB), peak = 1980.36 (MB)
[03/12 15:37:48     84s] #
[03/12 15:37:48     84s] #Total wire length = 14367 um.
[03/12 15:37:48     84s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal1 = 2017 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal2 = 5469 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal3 = 6774 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:48     84s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:48     84s] #Total number of vias = 2711
[03/12 15:37:48     84s] #Up-Via Summary (total 2711):
[03/12 15:37:48     84s] #           
[03/12 15:37:48     84s] #-----------------------
[03/12 15:37:48     84s] # Metal1           1823
[03/12 15:37:48     84s] # Metal2            847
[03/12 15:37:48     84s] # Metal3             31
[03/12 15:37:48     84s] # Metal4             10
[03/12 15:37:48     84s] #-----------------------
[03/12 15:37:48     84s] #                  2711 
[03/12 15:37:48     84s] #
[03/12 15:37:48     84s] #Total number of DRC violations = 0
[03/12 15:37:48     84s] #Total number of process antenna violations = 0
[03/12 15:37:48     84s] #Total number of net violated process antenna rule = 0
[03/12 15:37:48     84s] #
[03/12 15:37:48     85s] #
[03/12 15:37:48     85s] #Total wire length = 14367 um.
[03/12 15:37:48     85s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal1 = 2017 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal2 = 5469 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal3 = 6774 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:48     85s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:48     85s] #Total number of vias = 2711
[03/12 15:37:48     85s] #Up-Via Summary (total 2711):
[03/12 15:37:48     85s] #           
[03/12 15:37:48     85s] #-----------------------
[03/12 15:37:48     85s] # Metal1           1823
[03/12 15:37:48     85s] # Metal2            847
[03/12 15:37:48     85s] # Metal3             31
[03/12 15:37:48     85s] # Metal4             10
[03/12 15:37:48     85s] #-----------------------
[03/12 15:37:48     85s] #                  2711 
[03/12 15:37:48     85s] #
[03/12 15:37:48     85s] #Total number of DRC violations = 0
[03/12 15:37:48     85s] #Total number of process antenna violations = 0
[03/12 15:37:48     85s] #Total number of net violated process antenna rule = 0
[03/12 15:37:48     85s] #
[03/12 15:37:48     85s] ### Time Record (Antenna Fixing) is uninstalled.
[03/12 15:37:48     85s] ### Time Record (Post Route Wire Spreading) is installed.
[03/12 15:37:48     85s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:37:48     85s] #
[03/12 15:37:48     85s] #Start Post Route wire spreading..
[03/12 15:37:48     85s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:37:48     85s] #
[03/12 15:37:48     85s] #Start DRC checking..
[03/12 15:37:49     85s] #   number of violations = 0
[03/12 15:37:49     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.15 (MB), peak = 1980.36 (MB)
[03/12 15:37:49     85s] #CELL_VIEW polynomial_top,init has no DRC violation.
[03/12 15:37:49     85s] #Total number of DRC violations = 0
[03/12 15:37:49     85s] #Total number of process antenna violations = 0
[03/12 15:37:49     85s] #Total number of net violated process antenna rule = 0
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #Start data preparation for wire spreading...
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #Data preparation is done on Wed Mar 12 15:37:49 2025
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] ### track-assign engine-init starts on Wed Mar 12 15:37:49 2025 with memory = 1806.15 (MB), peak = 1980.36 (MB)
[03/12 15:37:49     85s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #Start Post Route Wire Spread.
[03/12 15:37:49     85s] #Done with 149 horizontal wires in 17 hboxes and 90 vertical wires in 29 hboxes.
[03/12 15:37:49     85s] #Complete Post Route Wire Spread.
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #Total wire length = 14465 um.
[03/12 15:37:49     85s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal3 = 6821 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:49     85s] #Total number of vias = 2711
[03/12 15:37:49     85s] #Up-Via Summary (total 2711):
[03/12 15:37:49     85s] #           
[03/12 15:37:49     85s] #-----------------------
[03/12 15:37:49     85s] # Metal1           1823
[03/12 15:37:49     85s] # Metal2            847
[03/12 15:37:49     85s] # Metal3             31
[03/12 15:37:49     85s] # Metal4             10
[03/12 15:37:49     85s] #-----------------------
[03/12 15:37:49     85s] #                  2711 
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #Start DRC checking..
[03/12 15:37:49     85s] #   number of violations = 0
[03/12 15:37:49     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.82 (MB), peak = 1980.36 (MB)
[03/12 15:37:49     85s] #CELL_VIEW polynomial_top,init has no DRC violation.
[03/12 15:37:49     85s] #Total number of DRC violations = 0
[03/12 15:37:49     85s] #Total number of process antenna violations = 0
[03/12 15:37:49     85s] #Total number of net violated process antenna rule = 0
[03/12 15:37:49     85s] #   number of violations = 0
[03/12 15:37:49     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.82 (MB), peak = 1980.36 (MB)
[03/12 15:37:49     85s] #CELL_VIEW polynomial_top,init has no DRC violation.
[03/12 15:37:49     85s] #Total number of DRC violations = 0
[03/12 15:37:49     85s] #Total number of process antenna violations = 0
[03/12 15:37:49     85s] #Total number of net violated process antenna rule = 0
[03/12 15:37:49     85s] #Post Route wire spread is done.
[03/12 15:37:49     85s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/12 15:37:49     85s] #Total wire length = 14465 um.
[03/12 15:37:49     85s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal3 = 6821 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:37:49     85s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:37:49     85s] #Total number of vias = 2711
[03/12 15:37:49     85s] #Up-Via Summary (total 2711):
[03/12 15:37:49     85s] #           
[03/12 15:37:49     85s] #-----------------------
[03/12 15:37:49     85s] # Metal1           1823
[03/12 15:37:49     85s] # Metal2            847
[03/12 15:37:49     85s] # Metal3             31
[03/12 15:37:49     85s] # Metal4             10
[03/12 15:37:49     85s] #-----------------------
[03/12 15:37:49     85s] #                  2711 
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #detailRoute Statistics:
[03/12 15:37:49     85s] #Cpu time = 00:00:02
[03/12 15:37:49     85s] #Elapsed time = 00:00:02
[03/12 15:37:49     85s] #Increased memory = 8.45 (MB)
[03/12 15:37:49     85s] #Total memory = 1806.82 (MB)
[03/12 15:37:49     85s] #Peak memory = 1980.36 (MB)
[03/12 15:37:49     85s] ### global_detail_route design signature (34): route=632362445 flt_obj=0 vio=1905142130 shield_wire=1
[03/12 15:37:49     85s] ### Time Record (DB Export) is installed.
[03/12 15:37:49     85s] ### export design design signature (35): route=632362445 fixed_route=2021688145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1180232274 dirty_area=0 del_dirty_area=0 cell=852488703 placement=1684757621 pin_access=844213133 inst_pattern=1 via=610195162 routing_via=995836026
[03/12 15:37:49     85s] ### Time Record (DB Export) is uninstalled.
[03/12 15:37:49     85s] ### Time Record (Post Callback) is installed.
[03/12 15:37:49     85s] ### Time Record (Post Callback) is uninstalled.
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] #globalDetailRoute statistics:
[03/12 15:37:49     85s] #Cpu time = 00:00:04
[03/12 15:37:49     85s] #Elapsed time = 00:00:04
[03/12 15:37:49     85s] #Increased memory = 31.82 (MB)
[03/12 15:37:49     85s] #Total memory = 1806.79 (MB)
[03/12 15:37:49     85s] #Peak memory = 1980.36 (MB)
[03/12 15:37:49     85s] #Number of warnings = 22
[03/12 15:37:49     85s] #Total number of warnings = 24
[03/12 15:37:49     85s] #Number of fails = 0
[03/12 15:37:49     85s] #Total number of fails = 0
[03/12 15:37:49     85s] #Complete globalDetailRoute on Wed Mar 12 15:37:49 2025
[03/12 15:37:49     85s] #
[03/12 15:37:49     85s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=844213133 inst_pattern=1 via=610195162 routing_via=995836026
[03/12 15:37:49     85s] ### Time Record (globalDetailRoute) is uninstalled.
[03/12 15:37:49     85s] #Default setup view is reset to Slow.
[03/12 15:37:49     85s] #Default setup view is reset to Slow.
[03/12 15:37:49     85s] AAE_INFO: Post Route call back at the end of routeDesign
[03/12 15:37:49     85s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1800.89 (MB), peak = 1980.36 (MB)
[03/12 15:37:49     85s] 
[03/12 15:37:49     85s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:37:49     85s] Severity  ID               Count  Summary                                  
[03/12 15:37:49     85s] ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[03/12 15:37:49     85s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/12 15:37:49     85s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[03/12 15:37:49     85s] *** Message Summary: 51 warning(s), 1 error(s)
[03/12 15:37:49     85s] 
[03/12 15:37:49     85s] ### Time Record (routeDesign) is uninstalled.
[03/12 15:37:49     85s] ### 
[03/12 15:37:49     85s] ###   Scalability Statistics
[03/12 15:37:49     85s] ### 
[03/12 15:37:49     85s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:37:49     85s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/12 15:37:49     85s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:37:49     85s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/12 15:37:49     85s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/12 15:37:49     85s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/12 15:37:49     85s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/12 15:37:49     85s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[03/12 15:37:49     85s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[03/12 15:37:49     85s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:37:49     85s] ### 
[03/12 15:38:08     87s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/12 15:38:37     88s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/12 15:38:37     88s] <CMD> optDesign -postRoute
[03/12 15:38:37     88s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.0M, totSessionCpu=0:01:29 **
[03/12 15:38:37     88s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:28.6/0:18:35.4 (0.1), mem = 2164.5M
[03/12 15:38:37     88s] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:38:37     88s] GigaOpt running with 1 threads.
[03/12 15:38:37     88s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:28.6/0:18:35.4 (0.1), mem = 2164.5M
[03/12 15:38:37     88s] **INFO: User settings:
[03/12 15:38:37     88s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[03/12 15:38:37     88s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[03/12 15:38:37     88s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/12 15:38:37     88s] setNanoRouteMode -grouteExpTdStdDelay                           41.6
[03/12 15:38:37     88s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/12 15:38:37     88s] setNanoRouteMode -routeWithSiDriven                             false
[03/12 15:38:37     88s] setNanoRouteMode -routeWithTimingDriven                         false
[03/12 15:38:37     88s] setNanoRouteMode -timingEngine                                  {}
[03/12 15:38:37     88s] setExtractRCMode -engine                                        preRoute
[03/12 15:38:37     88s] setUsefulSkewMode -maxAllowedDelay                              1
[03/12 15:38:37     88s] setUsefulSkewMode -noBoundary                                   false
[03/12 15:38:37     88s] setDelayCalMode -enable_high_fanout                             true
[03/12 15:38:37     88s] setDelayCalMode -engine                                         aae
[03/12 15:38:37     88s] setDelayCalMode -ignoreNetLoad                                  false
[03/12 15:38:37     88s] setDelayCalMode -socv_accuracy_mode                             low
[03/12 15:38:37     88s] setOptMode -activeHoldViews                                     { Slow }
[03/12 15:38:37     88s] setOptMode -activeSetupViews                                    { Slow }
[03/12 15:38:37     88s] setOptMode -allEndPoints                                        false
[03/12 15:38:37     88s] setOptMode -autoSetupViews                                      { Slow}
[03/12 15:38:37     88s] setOptMode -autoTDGRSetupViews                                  { Slow}
[03/12 15:38:37     88s] setOptMode -drcMargin                                           0
[03/12 15:38:37     88s] setOptMode -effort                                              high
[03/12 15:38:37     88s] setOptMode -fixCap                                              true
[03/12 15:38:37     88s] setOptMode -fixDrc                                              true
[03/12 15:38:37     88s] setOptMode -fixFanoutLoad                                       false
[03/12 15:38:37     88s] setOptMode -fixTran                                             true
[03/12 15:38:37     88s] setOptMode -holdTargetSlack                                     0.1
[03/12 15:38:37     88s] setOptMode -leakageToDynamicRatio                               1
[03/12 15:38:37     88s] setOptMode -maxDensity                                          0.95
[03/12 15:38:37     88s] setOptMode -optimizeFF                                          true
[03/12 15:38:37     88s] setOptMode -powerEffort                                         none
[03/12 15:38:37     88s] setOptMode -preserveAllSequential                               false
[03/12 15:38:37     88s] setOptMode -reclaimArea                                         true
[03/12 15:38:37     88s] setOptMode -setupTargetSlack                                    0.1
[03/12 15:38:37     88s] setOptMode -simplifyNetlist                                     true
[03/12 15:38:37     88s] setOptMode -usefulSkew                                          true
[03/12 15:38:37     88s] setSIMode -separate_delta_delay_on_data                         true
[03/12 15:38:37     88s] setPlaceMode -place_design_floorplan_mode                       false
[03/12 15:38:37     88s] setAnalysisMode -analysisType                                   onChipVariation
[03/12 15:38:37     88s] setAnalysisMode -checkType                                      setup
[03/12 15:38:37     88s] setAnalysisMode -clkSrcPath                                     true
[03/12 15:38:37     88s] setAnalysisMode -clockPropagation                               sdcControl
[03/12 15:38:37     88s] setAnalysisMode -cppr                                           both
[03/12 15:38:37     88s] setAnalysisMode -skew                                           true
[03/12 15:38:37     88s] setAnalysisMode -usefulSkew                                     true
[03/12 15:38:37     88s] setAnalysisMode -virtualIPO                                     false
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:38:37     88s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:38:37     88s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:38:37     88s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:38:37     88s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:38:37     88s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:38:37     88s] Summary for sequential cells identification: 
[03/12 15:38:37     88s]   Identified SBFF number: 104
[03/12 15:38:37     88s]   Identified MBFF number: 0
[03/12 15:38:37     88s]   Identified SB Latch number: 0
[03/12 15:38:37     88s]   Identified MB Latch number: 0
[03/12 15:38:37     88s]   Not identified SBFF number: 16
[03/12 15:38:37     88s]   Not identified MBFF number: 0
[03/12 15:38:37     88s]   Not identified SB Latch number: 0
[03/12 15:38:37     88s]   Not identified MB Latch number: 0
[03/12 15:38:37     88s]   Number of sequential cells which are not FFs: 24
[03/12 15:38:37     88s]  Visiting view : Slow
[03/12 15:38:37     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:38:37     88s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:37     88s]  Visiting view : Slow
[03/12 15:38:37     88s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:38:37     88s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:37     88s] TLC MultiMap info (StdDelay):
[03/12 15:38:37     88s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:38:37     88s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:38:37     88s]  Setting StdDelay to: 37.8ps
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:38:37     88s] Need call spDPlaceInit before registerPrioInstLoc.
[03/12 15:38:37     88s] Switching SI Aware to true by default in postroute mode   
[03/12 15:38:37     88s] AAE_INFO: switching -siAware from false to true ...
[03/12 15:38:37     88s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/12 15:38:37     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2172.5M, EPOCH TIME: 1741815517.693170
[03/12 15:38:37     88s] Processing tracks to init pin-track alignment.
[03/12 15:38:37     88s] z: 2, totalTracks: 1
[03/12 15:38:37     88s] z: 4, totalTracks: 1
[03/12 15:38:37     88s] z: 6, totalTracks: 1
[03/12 15:38:37     88s] z: 8, totalTracks: 1
[03/12 15:38:37     88s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:37     88s] All LLGs are deleted
[03/12 15:38:37     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2172.5M, EPOCH TIME: 1741815517.694533
[03/12 15:38:37     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2172.5M, EPOCH TIME: 1741815517.694578
[03/12 15:38:37     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2172.5M, EPOCH TIME: 1741815517.694666
[03/12 15:38:37     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2172.5M, EPOCH TIME: 1741815517.695347
[03/12 15:38:37     88s] Max number of tech site patterns supported in site array is 256.
[03/12 15:38:37     88s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[03/12 15:38:37     88s] Core basic site is CoreSite
[03/12 15:38:37     88s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2172.5M, EPOCH TIME: 1741815517.706086
[03/12 15:38:37     88s] After signature check, allow fast init is false, keep pre-filter is true.
[03/12 15:38:37     88s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/12 15:38:37     88s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2172.5M, EPOCH TIME: 1741815517.706257
[03/12 15:38:37     88s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:38:37     88s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:38:37     88s] SiteArray: use 2,437,120 bytes
[03/12 15:38:37     88s] SiteArray: current memory after site array memory allocation 2172.5M
[03/12 15:38:37     88s] SiteArray: FP blocked sites are writable
[03/12 15:38:37     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:38:37     88s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2172.5M, EPOCH TIME: 1741815517.708823
[03/12 15:38:37     88s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2172.5M, EPOCH TIME: 1741815517.708933
[03/12 15:38:37     88s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:38:37     88s] Atter site array init, number of instance map data is 0.
[03/12 15:38:37     88s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.016, MEM:2172.5M, EPOCH TIME: 1741815517.711640
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:37     88s] OPERPROF:     Starting CMU at level 3, MEM:2172.5M, EPOCH TIME: 1741815517.712329
[03/12 15:38:37     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2172.5M, EPOCH TIME: 1741815517.712450
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] Bad Lib Cell Checking (CMU) is done! (0)
[03/12 15:38:37     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2172.5M, EPOCH TIME: 1741815517.712716
[03/12 15:38:37     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2172.5M, EPOCH TIME: 1741815517.712731
[03/12 15:38:37     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2172.5M, EPOCH TIME: 1741815517.712894
[03/12 15:38:37     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2172.5MB).
[03/12 15:38:37     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:2172.5M, EPOCH TIME: 1741815517.714956
[03/12 15:38:37     88s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[03/12 15:38:37     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.5M, EPOCH TIME: 1741815517.714983
[03/12 15:38:37     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:37     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:37     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2168.5M, EPOCH TIME: 1741815517.716685
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] Trim Metal Layers:
[03/12 15:38:37     88s] Saved RC grid cleaned up.
[03/12 15:38:37     88s] LayerId::1 widthSet size::4
[03/12 15:38:37     88s] LayerId::2 widthSet size::4
[03/12 15:38:37     88s] LayerId::3 widthSet size::4
[03/12 15:38:37     88s] LayerId::4 widthSet size::4
[03/12 15:38:37     88s] LayerId::5 widthSet size::4
[03/12 15:38:37     88s] LayerId::6 widthSet size::4
[03/12 15:38:37     88s] LayerId::7 widthSet size::4
[03/12 15:38:37     88s] LayerId::8 widthSet size::4
[03/12 15:38:37     88s] LayerId::9 widthSet size::4
[03/12 15:38:37     88s] LayerId::10 widthSet size::4
[03/12 15:38:37     88s] LayerId::11 widthSet size::3
[03/12 15:38:37     88s] Updating RC grid for preRoute extraction ...
[03/12 15:38:37     88s] eee: pegSigSF::1.070000
[03/12 15:38:37     88s] Initializing multi-corner resistance tables ...
[03/12 15:38:37     88s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:38:37     88s] eee: l::2 avDens::0.020959 usedTrk::635.523099 availTrk::30322.368046 sigTrk::635.523099
[03/12 15:38:37     88s] eee: l::3 avDens::0.021488 usedTrk::398.868715 availTrk::18562.104321 sigTrk::398.868715
[03/12 15:38:37     88s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:38:37     88s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:38:37     88s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:37     88s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:38:37     88s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007493 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] Creating Lib Analyzer ...
[03/12 15:38:37     88s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/12 15:38:37     88s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/12 15:38:37     88s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:38:37     88s] 
[03/12 15:38:37     88s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:38:38     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2176.5M
[03/12 15:38:38     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2176.5M
[03/12 15:38:38     88s] Creating Lib Analyzer, finished. 
[03/12 15:38:38     89s] Effort level <high> specified for reg2reg path_group
[03/12 15:38:38     89s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[03/12 15:38:38     89s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1818.4M, totSessionCpu=0:01:29 **
[03/12 15:38:38     89s] Existing Dirty Nets : 0
[03/12 15:38:38     89s] New Signature Flow (optDesignCheckOptions) ....
[03/12 15:38:38     89s] #Taking db snapshot
[03/12 15:38:38     89s] #Taking db snapshot ... done
[03/12 15:38:38     89s] OPERPROF: Starting checkPlace at level 1, MEM:2178.5M, EPOCH TIME: 1741815518.071283
[03/12 15:38:38     89s] Processing tracks to init pin-track alignment.
[03/12 15:38:38     89s] z: 2, totalTracks: 1
[03/12 15:38:38     89s] z: 4, totalTracks: 1
[03/12 15:38:38     89s] z: 6, totalTracks: 1
[03/12 15:38:38     89s] z: 8, totalTracks: 1
[03/12 15:38:38     89s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:38     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2178.5M, EPOCH TIME: 1741815518.072622
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:38     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:2178.5M, EPOCH TIME: 1741815518.085487
[03/12 15:38:38     89s] Begin checking placement ... (start mem=2178.5M, init mem=2178.5M)
[03/12 15:38:38     89s] Begin checking exclusive groups violation ...
[03/12 15:38:38     89s] There are 0 groups to check, max #box is 0, total #box is 0
[03/12 15:38:38     89s] Finished checking exclusive groups violations. Found 0 Vio.
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] Running CheckPlace using 1 thread in normal mode...
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] ...checkPlace normal is done!
[03/12 15:38:38     89s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2178.5M, EPOCH TIME: 1741815518.088936
[03/12 15:38:38     89s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2178.5M, EPOCH TIME: 1741815518.089093
[03/12 15:38:38     89s] TechSite Violation:	3
[03/12 15:38:38     89s] *info: Placed = 473           
[03/12 15:38:38     89s] *info: Unplaced = 0           
[03/12 15:38:38     89s] Placement Density:0.69%(1107/160056)
[03/12 15:38:38     89s] Placement Density (including fixed std cells):0.69%(1107/160056)
[03/12 15:38:38     89s] All LLGs are deleted
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2178.5M, EPOCH TIME: 1741815518.089866
[03/12 15:38:38     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2178.5M, EPOCH TIME: 1741815518.089910
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2178.5M)
[03/12 15:38:38     89s] OPERPROF: Finished checkPlace at level 1, CPU:0.018, REAL:0.019, MEM:2178.5M, EPOCH TIME: 1741815518.090422
[03/12 15:38:38     89s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/12 15:38:38     89s] **INFO: It is recommended to fix the placement violations and reroute the design
[03/12 15:38:38     89s] **INFO: Command refinePlace may be used to fix the placement violations
[03/12 15:38:38     89s]  Initial DC engine is -> aae
[03/12 15:38:38     89s]  
[03/12 15:38:38     89s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/12 15:38:38     89s]  
[03/12 15:38:38     89s]  
[03/12 15:38:38     89s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/12 15:38:38     89s]  
[03/12 15:38:38     89s] Reset EOS DB
[03/12 15:38:38     89s] Ignoring AAE DB Resetting ...
[03/12 15:38:38     89s]  Set Options for AAE Based Opt flow 
[03/12 15:38:38     89s] *** optDesign -postRoute ***
[03/12 15:38:38     89s] DRC Margin: user margin 0.0; extra margin 0
[03/12 15:38:38     89s] Setup Target Slack: user slack 0.1
[03/12 15:38:38     89s] Hold Target Slack: user slack 0.1
[03/12 15:38:38     89s] Opt: RC extraction mode changed to 'detail'
[03/12 15:38:38     89s] All LLGs are deleted
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2178.5M, EPOCH TIME: 1741815518.095069
[03/12 15:38:38     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2178.5M, EPOCH TIME: 1741815518.095109
[03/12 15:38:38     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2178.5M, EPOCH TIME: 1741815518.095190
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2178.5M, EPOCH TIME: 1741815518.095819
[03/12 15:38:38     89s] Max number of tech site patterns supported in site array is 256.
[03/12 15:38:38     89s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:38:38     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2178.5M, EPOCH TIME: 1741815518.106199
[03/12 15:38:38     89s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:38:38     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:38:38     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2178.5M, EPOCH TIME: 1741815518.106421
[03/12 15:38:38     89s] Fast DP-INIT is on for default
[03/12 15:38:38     89s] Atter site array init, number of instance map data is 0.
[03/12 15:38:38     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2178.5M, EPOCH TIME: 1741815518.108693
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:38     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2178.5M, EPOCH TIME: 1741815518.109436
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] Multi-VT timing optimization disabled based on library information.
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:38:38     89s] Deleting Lib Analyzer.
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Deleting Cell Server End ...
[03/12 15:38:38     89s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:38:38     89s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:38:38     89s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:38:38     89s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:38:38     89s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:38:38     89s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:38:38     89s] Summary for sequential cells identification: 
[03/12 15:38:38     89s]   Identified SBFF number: 104
[03/12 15:38:38     89s]   Identified MBFF number: 0
[03/12 15:38:38     89s]   Identified SB Latch number: 0
[03/12 15:38:38     89s]   Identified MB Latch number: 0
[03/12 15:38:38     89s]   Not identified SBFF number: 16
[03/12 15:38:38     89s]   Not identified MBFF number: 0
[03/12 15:38:38     89s]   Not identified SB Latch number: 0
[03/12 15:38:38     89s]   Not identified MB Latch number: 0
[03/12 15:38:38     89s]   Number of sequential cells which are not FFs: 24
[03/12 15:38:38     89s]  Visiting view : Slow
[03/12 15:38:38     89s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:38:38     89s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:38     89s]  Visiting view : Slow
[03/12 15:38:38     89s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[03/12 15:38:38     89s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:38     89s] TLC MultiMap info (StdDelay):
[03/12 15:38:38     89s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:38:38     89s]   : Slow + Slow + 1 + basic := 37.8ps
[03/12 15:38:38     89s]  Setting StdDelay to: 37.8ps
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] TimeStamp Deleting Cell Server End ...
[03/12 15:38:38     89s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:29.1/0:18:35.9 (0.1), mem = 2178.5M
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] =============================================================================================
[03/12 15:38:38     89s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.17-s075_1
[03/12 15:38:38     89s] =============================================================================================
[03/12 15:38:38     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:38     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:38     89s] [ CellServerInit         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:38     89s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  63.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:38:38     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:38     89s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:38     89s] [ CheckPlace             ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:38     89s] [ MISC                   ]          0:00:00.1  (  30.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/12 15:38:38     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:38     89s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:38:38     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] ** INFO : this run is activating 'postRoute' automaton
[03/12 15:38:38     89s] **INFO: flowCheckPoint #1 InitialSummary
[03/12 15:38:38     89s] Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
[03/12 15:38:38     89s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:38:38     89s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:38:38     89s] PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
[03/12 15:38:38     89s] RC Extraction called in multi-corner(1) mode.
[03/12 15:38:38     89s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:38:38     89s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:38:38     89s] Process corner(s) are loaded.
[03/12 15:38:38     89s]  Corner: basic
[03/12 15:38:38     89s] extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d  -basic
[03/12 15:38:38     89s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/12 15:38:38     89s]       RC Corner Indexes            0   
[03/12 15:38:38     89s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:38:38     89s] Coupling Cap. Scaling Factor : 1.00000 
[03/12 15:38:38     89s] Resistance Scaling Factor    : 1.00000 
[03/12 15:38:38     89s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:38:38     89s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:38:38     89s] Shrink Factor                : 1.00000
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] Trim Metal Layers:
[03/12 15:38:38     89s] LayerId::1 widthSet size::4
[03/12 15:38:38     89s] LayerId::2 widthSet size::4
[03/12 15:38:38     89s] LayerId::3 widthSet size::4
[03/12 15:38:38     89s] LayerId::4 widthSet size::4
[03/12 15:38:38     89s] LayerId::5 widthSet size::4
[03/12 15:38:38     89s] LayerId::6 widthSet size::4
[03/12 15:38:38     89s] LayerId::7 widthSet size::4
[03/12 15:38:38     89s] LayerId::8 widthSet size::4
[03/12 15:38:38     89s] LayerId::9 widthSet size::4
[03/12 15:38:38     89s] LayerId::10 widthSet size::4
[03/12 15:38:38     89s] LayerId::11 widthSet size::3
[03/12 15:38:38     89s] eee: pegSigSF::1.070000
[03/12 15:38:38     89s] Initializing multi-corner resistance tables ...
[03/12 15:38:38     89s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:38:38     89s] eee: l::2 avDens::0.020959 usedTrk::635.523099 availTrk::30322.368046 sigTrk::635.523099
[03/12 15:38:38     89s] eee: l::3 avDens::0.021488 usedTrk::398.868715 availTrk::18562.104321 sigTrk::398.868715
[03/12 15:38:38     89s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:38:38     89s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:38:38     89s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007493 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:38:38     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2178.5M)
[03/12 15:38:38     89s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for storing RC.
[03/12 15:38:38     89s] Extracted 10.0312% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 20.0364% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 30.0416% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 40.0468% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 50.052% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 60.0312% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 70.0364% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 80.0416% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 90.0468% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2222.5M)
[03/12 15:38:38     89s] Number of Extracted Resistors     : 6942
[03/12 15:38:38     89s] Number of Extracted Ground Cap.   : 7187
[03/12 15:38:38     89s] Number of Extracted Coupling Cap. : 7320
[03/12 15:38:38     89s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2198.508M)
[03/12 15:38:38     89s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/12 15:38:38     89s]  Corner: basic
[03/12 15:38:38     89s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2198.5M)
[03/12 15:38:38     89s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb_Filter.rcdb.d' for storing RC.
[03/12 15:38:38     89s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 615 access done (mem: 2198.508M)
[03/12 15:38:38     89s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2198.508M)
[03/12 15:38:38     89s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2198.508M)
[03/12 15:38:38     89s] processing rcdb (/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d) for hinst (top) of cell (polynomial_top);
[03/12 15:38:38     89s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 0 access done (mem: 2198.508M)
[03/12 15:38:38     89s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2198.508M)
[03/12 15:38:38     89s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2198.508M)
[03/12 15:38:38     89s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2198.508M)
[03/12 15:38:38     89s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2198.5M)
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] Trim Metal Layers:
[03/12 15:38:38     89s] LayerId::1 widthSet size::4
[03/12 15:38:38     89s] LayerId::2 widthSet size::4
[03/12 15:38:38     89s] LayerId::3 widthSet size::4
[03/12 15:38:38     89s] LayerId::4 widthSet size::4
[03/12 15:38:38     89s] LayerId::5 widthSet size::4
[03/12 15:38:38     89s] LayerId::6 widthSet size::4
[03/12 15:38:38     89s] LayerId::7 widthSet size::4
[03/12 15:38:38     89s] LayerId::8 widthSet size::4
[03/12 15:38:38     89s] LayerId::9 widthSet size::4
[03/12 15:38:38     89s] LayerId::10 widthSet size::4
[03/12 15:38:38     89s] LayerId::11 widthSet size::3
[03/12 15:38:38     89s] eee: pegSigSF::1.070000
[03/12 15:38:38     89s] Initializing multi-corner resistance tables ...
[03/12 15:38:38     89s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:38:38     89s] eee: l::2 avDens::0.020959 usedTrk::635.523099 availTrk::30322.368046 sigTrk::635.523099
[03/12 15:38:38     89s] eee: l::3 avDens::0.021488 usedTrk::398.868715 availTrk::18562.104321 sigTrk::398.868715
[03/12 15:38:38     89s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:38:38     89s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:38:38     89s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:38     89s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007493 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:38:38     89s] AAE DB initialization (MEM=2236.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/12 15:38:38     89s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:29.3/0:18:36.2 (0.1), mem = 2236.7M
[03/12 15:38:38     89s] AAE_INFO: switching -siAware from true to false ...
[03/12 15:38:38     89s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[03/12 15:38:38     89s] OPTC: user 20.0
[03/12 15:38:38     89s] Starting delay calculation for Hold views
[03/12 15:38:38     89s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:38:38     89s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/12 15:38:38     89s] AAE DB initialization (MEM=2234.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/12 15:38:38     89s] #################################################################################
[03/12 15:38:38     89s] # Design Stage: PostRoute
[03/12 15:38:38     89s] # Design Name: polynomial_top
[03/12 15:38:38     89s] # Design Mode: 90nm
[03/12 15:38:38     89s] # Analysis Mode: MMMC OCV 
[03/12 15:38:38     89s] # Parasitics Mode: SPEF/RCDB 
[03/12 15:38:38     89s] # Signoff Settings: SI Off 
[03/12 15:38:38     89s] #################################################################################
[03/12 15:38:38     89s] Calculate late delays in OCV mode...
[03/12 15:38:38     89s] Calculate early delays in OCV mode...
[03/12 15:38:38     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2234.7M, InitMEM = 2234.7M)
[03/12 15:38:38     89s] Start delay calculation (fullDC) (1 T). (MEM=2234.66)
[03/12 15:38:38     89s] Start AAE Lib Loading. (MEM=2254.39)
[03/12 15:38:38     89s] End AAE Lib Loading. (MEM=2273.47 CPU=0:00:00.0 Real=0:00:00.0)
[03/12 15:38:38     89s] End AAE Lib Interpolated Model. (MEM=2273.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] Total number of fetched objects 616
[03/12 15:38:38     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] End delay calculation. (MEM=2306.7 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:38     89s] End delay calculation (fullDC). (MEM=2306.7 CPU=0:00:00.1 REAL=0:00:00.0)
[03/12 15:38:38     89s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2306.7M) ***
[03/12 15:38:38     89s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:29 mem=2298.7M)
[03/12 15:38:38     89s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:29 mem=2298.7M ***
[03/12 15:38:38     89s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[03/12 15:38:38     89s] AAE_INFO: switching -siAware from false to true ...
[03/12 15:38:38     89s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/12 15:38:38     89s] Starting delay calculation for Setup views
[03/12 15:38:38     89s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:38:38     89s] AAE_INFO: resetNetProps viewIdx 0 
[03/12 15:38:38     89s] Starting SI iteration 1 using Infinite Timing Windows
[03/12 15:38:38     89s] #################################################################################
[03/12 15:38:38     89s] # Design Stage: PostRoute
[03/12 15:38:38     89s] # Design Name: polynomial_top
[03/12 15:38:38     89s] # Design Mode: 90nm
[03/12 15:38:38     89s] # Analysis Mode: MMMC OCV 
[03/12 15:38:38     89s] # Parasitics Mode: SPEF/RCDB 
[03/12 15:38:38     89s] # Signoff Settings: SI On 
[03/12 15:38:38     89s] #################################################################################
[03/12 15:38:38     89s] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:38:38     89s] Setting infinite Tws ...
[03/12 15:38:38     89s] First Iteration Infinite Tw... 
[03/12 15:38:38     89s] Calculate early delays in OCV mode...
[03/12 15:38:38     89s] Calculate late delays in OCV mode...
[03/12 15:38:38     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2295.0M, InitMEM = 2295.0M)
[03/12 15:38:38     89s] Start delay calculation (fullDC) (1 T). (MEM=2294.98)
[03/12 15:38:38     89s] End AAE Lib Interpolated Model. (MEM=2306.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] Total number of fetched objects 616
[03/12 15:38:38     89s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:38:38     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] End delay calculation. (MEM=2290.59 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:38     89s] End delay calculation (fullDC). (MEM=2290.59 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:38     89s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2290.6M) ***
[03/12 15:38:38     89s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2290.6M)
[03/12 15:38:38     89s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 15:38:38     89s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2290.6M)
[03/12 15:38:38     89s] 
[03/12 15:38:38     89s] Executing IPO callback for view pruning ..
[03/12 15:38:38     89s] Starting SI iteration 2
[03/12 15:38:38     89s] Calculate early delays in OCV mode...
[03/12 15:38:38     89s] Calculate late delays in OCV mode...
[03/12 15:38:38     89s] Start delay calculation (fullDC) (1 T). (MEM=2233.7)
[03/12 15:38:38     89s] End AAE Lib Interpolated Model. (MEM=2233.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:38:38     89s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:38:38     89s] Total number of fetched objects 616
[03/12 15:38:38     89s] AAE_INFO-618: Total number of nets in the design is 631,  4.6 percent of the nets selected for SI analysis
[03/12 15:38:38     89s] End delay calculation. (MEM=2278.39 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:38     89s] End delay calculation (fullDC). (MEM=2278.39 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:38     89s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2278.4M) ***
[03/12 15:38:38     89s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:30 mem=2278.4M)
[03/12 15:38:38     89s] End AAE Lib Interpolated Model. (MEM=2278.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:38     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2278.4M, EPOCH TIME: 1741815518.997171
[03/12 15:38:38     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:38     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2278.4M, EPOCH TIME: 1741815519.011256
[03/12 15:38:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2294.4M, EPOCH TIME: 1741815519.026919
[03/12 15:38:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2294.4M, EPOCH TIME: 1741815519.040727
[03/12 15:38:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] Density: 0.692%
------------------------------------------------------------------

[03/12 15:38:39     89s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:01:29.8/0:18:36.8 (0.1), mem = 2294.4M
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s] =============================================================================================
[03/12 15:38:39     89s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.17-s075_1
[03/12 15:38:39     89s] =============================================================================================
[03/12 15:38:39     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:39     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     89s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     89s] [ OptSummaryReport       ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:39     89s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     89s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     89s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     89s] [ TimingUpdate           ]      3   0:00:00.3  (  48.8 % )     0:00:00.4 /  0:00:00.4    0.9
[03/12 15:38:39     89s] [ FullDelayCalc          ]      3   0:00:00.1  (  25.8 % )     0:00:00.1 /  0:00:00.1    0.8
[03/12 15:38:39     89s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     89s] [ MISC                   ]          0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.2
[03/12 15:38:39     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     89s]  BuildHoldData #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[03/12 15:38:39     89s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1854.5M, totSessionCpu=0:01:30 **
[03/12 15:38:39     89s] OPTC: m1 20.0 20.0
[03/12 15:38:39     89s] Setting latch borrow mode to budget during optimization.
[03/12 15:38:39     89s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/12 15:38:39     89s] Glitch fixing enabled
[03/12 15:38:39     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:38:39     89s] **INFO: Start fixing DRV (Mem = 2252.39M) ...
[03/12 15:38:39     89s] Begin: GigaOpt DRV Optimization
[03/12 15:38:39     89s] Glitch fixing enabled
[03/12 15:38:39     89s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/12 15:38:39     89s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:29.8/0:18:36.8 (0.1), mem = 2252.4M
[03/12 15:38:39     89s] Info: 34 io nets excluded
[03/12 15:38:39     89s] End AAE Lib Interpolated Model. (MEM=2252.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.12
[03/12 15:38:39     89s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:38:39     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2252.4M
[03/12 15:38:39     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2252.4M, EPOCH TIME: 1741815519.067111
[03/12 15:38:39     89s] Processing tracks to init pin-track alignment.
[03/12 15:38:39     89s] z: 2, totalTracks: 1
[03/12 15:38:39     89s] z: 4, totalTracks: 1
[03/12 15:38:39     89s] z: 6, totalTracks: 1
[03/12 15:38:39     89s] z: 8, totalTracks: 1
[03/12 15:38:39     89s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:39     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2252.4M, EPOCH TIME: 1741815519.068665
[03/12 15:38:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     89s] 
[03/12 15:38:39     89s]  Skipping Bad Lib Cell Checking (CMU) !
[03/12 15:38:39     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2252.4M, EPOCH TIME: 1741815519.082426
[03/12 15:38:39     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2252.4M, EPOCH TIME: 1741815519.082472
[03/12 15:38:39     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2252.4M, EPOCH TIME: 1741815519.082655
[03/12 15:38:39     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2252.4MB).
[03/12 15:38:39     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2252.4M, EPOCH TIME: 1741815519.082713
[03/12 15:38:39     89s] TotalInstCnt at PhyDesignMc Initialization: 473
[03/12 15:38:39     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2252.4M
[03/12 15:38:39     89s] #optDebug: Start CG creation (mem=2252.4M)
[03/12 15:38:39     89s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[03/12 15:38:39     90s] (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgPrt (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgEgp (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgPbk (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgNrb(cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgObs (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgCon (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s]  ...processing cgPdm (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2455.5M)
[03/12 15:38:39     90s] ### Creating RouteCongInterface, started
[03/12 15:38:39     90s] {MMLU 0 0 615}
[03/12 15:38:39     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2455.5M
[03/12 15:38:39     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2455.5M
[03/12 15:38:39     90s] ### Creating RouteCongInterface, finished
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] Creating Lib Analyzer ...
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/12 15:38:39     90s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/12 15:38:39     90s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/12 15:38:39     90s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/12 15:38:39     90s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/12 15:38:39     90s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/12 15:38:39     90s] Summary for sequential cells identification: 
[03/12 15:38:39     90s]   Identified SBFF number: 104
[03/12 15:38:39     90s]   Identified MBFF number: 0
[03/12 15:38:39     90s]   Identified SB Latch number: 0
[03/12 15:38:39     90s]   Identified MB Latch number: 0
[03/12 15:38:39     90s]   Not identified SBFF number: 16
[03/12 15:38:39     90s]   Not identified MBFF number: 0
[03/12 15:38:39     90s]   Not identified SB Latch number: 0
[03/12 15:38:39     90s]   Not identified MB Latch number: 0
[03/12 15:38:39     90s]   Number of sequential cells which are not FFs: 24
[03/12 15:38:39     90s]  Visiting view : Slow
[03/12 15:38:39     90s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[03/12 15:38:39     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:39     90s]  Visiting view : Slow
[03/12 15:38:39     90s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[03/12 15:38:39     90s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/12 15:38:39     90s] TLC MultiMap info (StdDelay):
[03/12 15:38:39     90s]   : Slow + Slow + 1 + no RcCorner := 20.1ps
[03/12 15:38:39     90s]   : Slow + Slow + 1 + basic := 41.6ps
[03/12 15:38:39     90s]  Setting StdDelay to: 41.6ps
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/12 15:38:39     90s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:38:39     90s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:38:39     90s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:38:39     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2455.5M
[03/12 15:38:39     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2455.5M
[03/12 15:38:39     90s] Creating Lib Analyzer, finished. 
[03/12 15:38:39     90s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[03/12 15:38:39     90s] [GPS-DRV] Optimizer parameters ============================= 
[03/12 15:38:39     90s] [GPS-DRV] maxDensity (design): 0.95
[03/12 15:38:39     90s] [GPS-DRV] maxLocalDensity: 0.96
[03/12 15:38:39     90s] [GPS-DRV] MaxBufDistForPlaceBlk: 44 Microns
[03/12 15:38:39     90s] [GPS-DRV] MaintainWNS: 1
[03/12 15:38:39     90s] [GPS-DRV] All active and enabled setup views
[03/12 15:38:39     90s] [GPS-DRV]     Slow
[03/12 15:38:39     90s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:38:39     90s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[03/12 15:38:39     90s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/12 15:38:39     90s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[03/12 15:38:39     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2474.6M, EPOCH TIME: 1741815519.644654
[03/12 15:38:39     90s] Found 0 hard placement blockage before merging.
[03/12 15:38:39     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2474.6M, EPOCH TIME: 1741815519.644692
[03/12 15:38:39     90s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:38:39     90s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/12 15:38:39     90s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:38:39     90s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/12 15:38:39     90s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:38:39     90s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:38:39     90s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
[03/12 15:38:39     90s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:38:39     90s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2490.6M|
[03/12 15:38:39     90s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:38:39     90s] Bottom Preferred Layer:
[03/12 15:38:39     90s]     None
[03/12 15:38:39     90s] Via Pillar Rule:
[03/12 15:38:39     90s]     None
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2490.6M) ***
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:38:39     90s] Total-nets :: 615, Stn-nets :: 34, ratio :: 5.52846 %, Total-len 14464.5, Stn-len 0
[03/12 15:38:39     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2471.5M, EPOCH TIME: 1741815519.651669
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2393.5M, EPOCH TIME: 1741815519.653621
[03/12 15:38:39     90s] TotalInstCnt at PhyDesignMc Destruction: 473
[03/12 15:38:39     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.12
[03/12 15:38:39     90s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:30.4/0:18:37.4 (0.1), mem = 2393.5M
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] =============================================================================================
[03/12 15:38:39     90s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.17-s075_1
[03/12 15:38:39     90s] =============================================================================================
[03/12 15:38:39     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:39     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  43.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:38:39     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:39     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.0    0.8
[03/12 15:38:39     90s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  30.6 % )     0:00:00.2 /  0:00:00.2    1.1
[03/12 15:38:39     90s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:39     90s] [ MISC                   ]          0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:38:39     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     90s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/12 15:38:39     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] drv optimizer changes nothing and skips refinePlace
[03/12 15:38:39     90s] End: GigaOpt DRV Optimization
[03/12 15:38:39     90s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1983.0M, totSessionCpu=0:01:30 **
[03/12 15:38:39     90s] *info:
[03/12 15:38:39     90s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2393.52M).
[03/12 15:38:39     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2393.5M, EPOCH TIME: 1741815519.655499
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2393.5M, EPOCH TIME: 1741815519.668990
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=2393.5M)
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.7M, EPOCH TIME: 1741815519.679956
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2441.7M, EPOCH TIME: 1741815519.692759
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] Density: 0.692%
------------------------------------------------------------------

[03/12 15:38:39     90s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1983.0M, totSessionCpu=0:01:30 **
[03/12 15:38:39     90s]   DRV Snapshot: (REF)
[03/12 15:38:39     90s]          Tran DRV: 0 (0)
[03/12 15:38:39     90s]           Cap DRV: 0 (0)
[03/12 15:38:39     90s]        Fanout DRV: 0 (0)
[03/12 15:38:39     90s]            Glitch: 0 (0)
[03/12 15:38:39     90s] *** Check timing (0:00:00.0)
[03/12 15:38:39     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:38:39     90s] Deleting Lib Analyzer.
[03/12 15:38:39     90s] Begin: GigaOpt Optimization in WNS mode
[03/12 15:38:39     90s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/12 15:38:39     90s] Info: 34 io nets excluded
[03/12 15:38:39     90s] End AAE Lib Interpolated Model. (MEM=2431.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:39     90s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.5/0:18:37.4 (0.1), mem = 2431.8M
[03/12 15:38:39     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.13
[03/12 15:38:39     90s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:38:39     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2431.8M
[03/12 15:38:39     90s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:38:39     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.8M, EPOCH TIME: 1741815519.704619
[03/12 15:38:39     90s] Processing tracks to init pin-track alignment.
[03/12 15:38:39     90s] z: 2, totalTracks: 1
[03/12 15:38:39     90s] z: 4, totalTracks: 1
[03/12 15:38:39     90s] z: 6, totalTracks: 1
[03/12 15:38:39     90s] z: 8, totalTracks: 1
[03/12 15:38:39     90s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:39     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.8M, EPOCH TIME: 1741815519.705797
[03/12 15:38:39     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s]  Skipping Bad Lib Cell Checking (CMU) !
[03/12 15:38:39     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2431.8M, EPOCH TIME: 1741815519.720563
[03/12 15:38:39     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2431.8M, EPOCH TIME: 1741815519.720594
[03/12 15:38:39     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2431.8M, EPOCH TIME: 1741815519.720725
[03/12 15:38:39     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.8MB).
[03/12 15:38:39     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2431.8M, EPOCH TIME: 1741815519.720778
[03/12 15:38:39     90s] TotalInstCnt at PhyDesignMc Initialization: 473
[03/12 15:38:39     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2431.8M
[03/12 15:38:39     90s] ### Creating RouteCongInterface, started
[03/12 15:38:39     90s] ### Creating RouteCongInterface, finished
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] Creating Lib Analyzer ...
[03/12 15:38:39     90s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:38:39     90s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:38:39     90s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:38:39     90s] 
[03/12 15:38:39     90s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:38:40     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2431.8M
[03/12 15:38:40     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2431.8M
[03/12 15:38:40     90s] Creating Lib Analyzer, finished. 
[03/12 15:38:40     90s] *info: 34 io nets excluded
[03/12 15:38:40     90s] *info: 14 no-driver nets excluded.
[03/12 15:38:40     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.429646.2
[03/12 15:38:40     90s] PathGroup :  reg2reg  TargetSlack : 0.1 
[03/12 15:38:40     90s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 0.69
[03/12 15:38:40     90s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/12 15:38:40     90s] Bottom Preferred Layer:
[03/12 15:38:40     90s]     None
[03/12 15:38:40     90s] Via Pillar Rule:
[03/12 15:38:40     90s]     None
[03/12 15:38:40     90s] 
[03/12 15:38:40     90s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2470.0M) ***
[03/12 15:38:40     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.429646.2
[03/12 15:38:40     90s] Total-nets :: 615, Stn-nets :: 34, ratio :: 5.52846 %, Total-len 14464.5, Stn-len 0
[03/12 15:38:40     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.9M, EPOCH TIME: 1741815520.133299
[03/12 15:38:40     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:40     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2400.9M, EPOCH TIME: 1741815520.135323
[03/12 15:38:40     90s] TotalInstCnt at PhyDesignMc Destruction: 473
[03/12 15:38:40     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.13
[03/12 15:38:40     90s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:30.9/0:18:37.9 (0.1), mem = 2400.9M
[03/12 15:38:40     90s] 
[03/12 15:38:40     90s] =============================================================================================
[03/12 15:38:40     90s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.17-s075_1
[03/12 15:38:40     90s] =============================================================================================
[03/12 15:38:40     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:40     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     90s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  60.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:38:40     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:38:40     90s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:38:40     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     90s] [ TransformInit          ]      1   0:00:00.1  (  15.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:38:40     90s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     90s] [ MISC                   ]          0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:38:40     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     90s]  WnsOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:38:40     90s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     90s] 
[03/12 15:38:40     90s] **INFO: Skipping refine place as no non-legal commits were detected
[03/12 15:38:40     90s] End: GigaOpt Optimization in WNS mode
[03/12 15:38:40     90s] Skipping post route harden opt
[03/12 15:38:40     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:38:40     90s] Deleting Lib Analyzer.
[03/12 15:38:40     90s] Begin: GigaOpt Optimization in TNS mode
[03/12 15:38:40     90s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[03/12 15:38:40     90s] Info: 34 io nets excluded
[03/12 15:38:40     90s] End AAE Lib Interpolated Model. (MEM=2400.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:40     90s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.9/0:18:37.9 (0.1), mem = 2400.9M
[03/12 15:38:40     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.429646.14
[03/12 15:38:40     90s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/12 15:38:40     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2400.9M
[03/12 15:38:40     90s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:38:40     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2400.9M, EPOCH TIME: 1741815520.139689
[03/12 15:38:40     90s] Processing tracks to init pin-track alignment.
[03/12 15:38:40     90s] z: 2, totalTracks: 1
[03/12 15:38:40     90s] z: 4, totalTracks: 1
[03/12 15:38:40     90s] z: 6, totalTracks: 1
[03/12 15:38:40     90s] z: 8, totalTracks: 1
[03/12 15:38:40     90s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:40     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2400.9M, EPOCH TIME: 1741815520.140975
[03/12 15:38:40     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     90s] 
[03/12 15:38:40     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:40     90s] 
[03/12 15:38:40     90s]  Skipping Bad Lib Cell Checking (CMU) !
[03/12 15:38:40     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2400.9M, EPOCH TIME: 1741815520.155311
[03/12 15:38:40     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2400.9M, EPOCH TIME: 1741815520.155342
[03/12 15:38:40     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2400.9M, EPOCH TIME: 1741815520.155549
[03/12 15:38:40     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2400.9MB).
[03/12 15:38:40     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2400.9M, EPOCH TIME: 1741815520.155603
[03/12 15:38:40     90s] TotalInstCnt at PhyDesignMc Initialization: 473
[03/12 15:38:40     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2400.9M
[03/12 15:38:40     90s] ### Creating RouteCongInterface, started
[03/12 15:38:40     91s] ### Creating RouteCongInterface, finished
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Creating Lib Analyzer ...
[03/12 15:38:40     91s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/12 15:38:40     91s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/12 15:38:40     91s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] {RT basic 0 11 11 {8 0} {10 0} 2}
[03/12 15:38:40     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2402.9M
[03/12 15:38:40     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2402.9M
[03/12 15:38:40     91s] Creating Lib Analyzer, finished. 
[03/12 15:38:40     91s] *info: 34 io nets excluded
[03/12 15:38:40     91s] *info: 14 no-driver nets excluded.
[03/12 15:38:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.429646.3
[03/12 15:38:40     91s] PathGroup :  reg2reg  TargetSlack : 0.1 
[03/12 15:38:40     91s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 0.69
[03/12 15:38:40     91s] Optimizer TNS Opt
[03/12 15:38:40     91s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/12 15:38:40     91s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS - TNS 0.000ns; Real time 0:03:49
[03/12 15:38:40     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2460.2M, EPOCH TIME: 1741815520.549208
[03/12 15:38:40     91s] Found 0 hard placement blockage before merging.
[03/12 15:38:40     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2460.2M, EPOCH TIME: 1741815520.549245
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2461.2M) ***
[03/12 15:38:40     91s] Deleting 0 temporary hard placement blockage(s).
[03/12 15:38:40     91s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/12 15:38:40     91s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS - TNS 0.000ns; Real time 0:03:49
[03/12 15:38:40     91s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/12 15:38:40     91s] Bottom Preferred Layer:
[03/12 15:38:40     91s]     None
[03/12 15:38:40     91s] Via Pillar Rule:
[03/12 15:38:40     91s]     None
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2461.2M) ***
[03/12 15:38:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.429646.3
[03/12 15:38:40     91s] Total-nets :: 615, Stn-nets :: 34, ratio :: 5.52846 %, Total-len 14464.5, Stn-len 0
[03/12 15:38:40     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.1M, EPOCH TIME: 1741815520.589167
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2402.1M, EPOCH TIME: 1741815520.591128
[03/12 15:38:40     91s] TotalInstCnt at PhyDesignMc Destruction: 473
[03/12 15:38:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.429646.14
[03/12 15:38:40     91s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:01:31.3/0:18:38.3 (0.1), mem = 2402.1M
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] =============================================================================================
[03/12 15:38:40     91s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     21.17-s075_1
[03/12 15:38:40     91s] =============================================================================================
[03/12 15:38:40     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:40     91s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     91s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     91s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  53.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:38:40     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     91s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:40     91s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     91s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  15.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/12 15:38:40     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     91s] [ TransformInit          ]      1   0:00:00.1  (  16.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/12 15:38:40     91s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:40     91s] [ MISC                   ]          0:00:00.0  (   9.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/12 15:38:40     91s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     91s]  TnsOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    1.0
[03/12 15:38:40     91s] ---------------------------------------------------------------------------------------------
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] **INFO: Skipping refine place as no non-legal commits were detected
[03/12 15:38:40     91s] End: GigaOpt Optimization in TNS mode
[03/12 15:38:40     91s]   Timing Snapshot: (REF)
[03/12 15:38:40     91s]      Weighted WNS: -922337203685477.625
[03/12 15:38:40     91s]       All  PG WNS: 0.000
[03/12 15:38:40     91s]       High PG WNS: 0.000
[03/12 15:38:40     91s]       All  PG TNS: 0.000
[03/12 15:38:40     91s]       High PG TNS: 0.000
[03/12 15:38:40     91s]       Low  PG TNS: 0.000
[03/12 15:38:40     91s]    Category Slack: { }
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/12 15:38:40     91s] Running postRoute recovery in preEcoRoute mode
[03/12 15:38:40     91s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1989.1M, totSessionCpu=0:01:31 **
[03/12 15:38:40     91s]   DRV Snapshot: (TGT)
[03/12 15:38:40     91s]          Tran DRV: 0 (0)
[03/12 15:38:40     91s]           Cap DRV: 0 (0)
[03/12 15:38:40     91s]        Fanout DRV: 0 (0)
[03/12 15:38:40     91s]            Glitch: 0 (0)
[03/12 15:38:40     91s] Checking DRV degradation...
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Recovery Manager:
[03/12 15:38:40     91s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/12 15:38:40     91s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/12 15:38:40     91s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/12 15:38:40     91s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/12 15:38:40     91s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2402.23M, totSessionCpu=0:01:31).
[03/12 15:38:40     91s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1989.1M, totSessionCpu=0:01:31 **
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]   DRV Snapshot: (REF)
[03/12 15:38:40     91s]          Tran DRV: 0 (0)
[03/12 15:38:40     91s]           Cap DRV: 0 (0)
[03/12 15:38:40     91s]        Fanout DRV: 0 (0)
[03/12 15:38:40     91s]            Glitch: 0 (0)
[03/12 15:38:40     91s] Skipping pre eco harden opt
[03/12 15:38:40     91s] Running refinePlace -preserveRouting true -hardFence false
[03/12 15:38:40     91s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2440.4M, EPOCH TIME: 1741815520.600536
[03/12 15:38:40     91s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2440.4M, EPOCH TIME: 1741815520.600559
[03/12 15:38:40     91s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2440.4M, EPOCH TIME: 1741815520.600579
[03/12 15:38:40     91s] Processing tracks to init pin-track alignment.
[03/12 15:38:40     91s] z: 2, totalTracks: 1
[03/12 15:38:40     91s] z: 4, totalTracks: 1
[03/12 15:38:40     91s] z: 6, totalTracks: 1
[03/12 15:38:40     91s] z: 8, totalTracks: 1
[03/12 15:38:40     91s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:38:40     91s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2440.4M, EPOCH TIME: 1741815520.601772
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]  Skipping Bad Lib Cell Checking (CMU) !
[03/12 15:38:40     91s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2440.4M, EPOCH TIME: 1741815520.615252
[03/12 15:38:40     91s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2440.4M, EPOCH TIME: 1741815520.615280
[03/12 15:38:40     91s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2440.4M, EPOCH TIME: 1741815520.615410
[03/12 15:38:40     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2440.4MB).
[03/12 15:38:40     91s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2440.4M, EPOCH TIME: 1741815520.615462
[03/12 15:38:40     91s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2440.4M, EPOCH TIME: 1741815520.615472
[03/12 15:38:40     91s] TDRefine: refinePlace mode is spiral
[03/12 15:38:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.429646.6
[03/12 15:38:40     91s] OPERPROF:   Starting RefinePlace at level 2, MEM:2440.4M, EPOCH TIME: 1741815520.615499
[03/12 15:38:40     91s] *** Starting refinePlace (0:01:31 mem=2440.4M) ***
[03/12 15:38:40     91s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:40     91s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:38:40     91s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:38:40     91s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2440.4M, EPOCH TIME: 1741815520.617003
[03/12 15:38:40     91s] Starting refinePlace ...
[03/12 15:38:40     91s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:38:40     91s] One DDP V2 for no tweak run.
[03/12 15:38:40     91s] (I)      Default pattern map key = polynomial_top_default.
[03/12 15:38:40     91s]   Spread Effort: high, post-route mode, useDDP on.
[03/12 15:38:40     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2440.4MB) @(0:01:31 - 0:01:31).
[03/12 15:38:40     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:38:40     91s] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=56 
[03/12 15:38:40     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:38:40     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:38:40     91s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/12 15:38:40     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:38:40     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/12 15:38:40     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2408.4MB) @(0:01:31 - 0:01:31).
[03/12 15:38:40     91s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/12 15:38:40     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2408.4MB
[03/12 15:38:40     91s] Statistics of distance of Instance movement in refine placement:
[03/12 15:38:40     91s]   maximum (X+Y) =         0.00 um
[03/12 15:38:40     91s]   mean    (X+Y) =         0.00 um
[03/12 15:38:40     91s] Summary Report:
[03/12 15:38:40     91s] Instances move: 0 (out of 473 movable)
[03/12 15:38:40     91s] Instances flipped: 0
[03/12 15:38:40     91s] Mean displacement: 0.00 um
[03/12 15:38:40     91s] Max displacement: 0.00 um 
[03/12 15:38:40     91s] Total instances moved : 0
[03/12 15:38:40     91s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.011, REAL:0.011, MEM:2408.4M, EPOCH TIME: 1741815520.627717
[03/12 15:38:40     91s] Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
[03/12 15:38:40     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2408.4MB
[03/12 15:38:40     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2408.4MB) @(0:01:31 - 0:01:31).
[03/12 15:38:40     91s] *** Finished refinePlace (0:01:31 mem=2408.4M) ***
[03/12 15:38:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.429646.6
[03/12 15:38:40     91s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.013, REAL:0.012, MEM:2408.4M, EPOCH TIME: 1741815520.627872
[03/12 15:38:40     91s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2408.4M, EPOCH TIME: 1741815520.627884
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:475).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2370.4M, EPOCH TIME: 1741815520.629354
[03/12 15:38:40     91s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.029, REAL:0.029, MEM:2370.4M, EPOCH TIME: 1741815520.629376
[03/12 15:38:40     91s] {MMLU 0 0 615}
[03/12 15:38:40     91s] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=2370.4M
[03/12 15:38:40     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=2370.4M
[03/12 15:38:40     91s] Default Rule : ""
[03/12 15:38:40     91s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[03/12 15:38:40     91s] Worst Slack : 214748.365 ns
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Start Layer Assignment ...
[03/12 15:38:40     91s] WNS(214748.365ns) Target(1.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Select 0 cadidates out of 631.
[03/12 15:38:40     91s] No critical nets selected. Skipped !
[03/12 15:38:40     91s] GigaOpt: setting up router preferences
[03/12 15:38:40     91s] GigaOpt: 0 nets assigned router directives
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Start Assign Priority Nets ...
[03/12 15:38:40     91s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[03/12 15:38:40     91s] Existing Priority Nets 0 (0.0%)
[03/12 15:38:40     91s] Assigned Priority Nets 0 (0.0%)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Set Prefer Layer Routing Effort ...
[03/12 15:38:40     91s] Total Net(629) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] {MMLU 0 0 615}
[03/12 15:38:40     91s] ### Creating LA Mngr. totSessionCpu=0:01:31 mem=2389.5M
[03/12 15:38:40     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:31 mem=2389.5M
[03/12 15:38:40     91s] #optDebug: Start CG creation (mem=2389.5M)
[03/12 15:38:40     91s]  ...initializing CG  maxDriveDist 1324.088500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 132.408500 
[03/12 15:38:40     91s] (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgPrt (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgEgp (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgPbk (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgNrb(cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgObs (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgCon (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s]  ...processing cgPdm (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2464.5M)
[03/12 15:38:40     91s] Default Rule : ""
[03/12 15:38:40     91s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[03/12 15:38:40     91s] Worst Slack : 214748.365 ns
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Start Layer Assignment ...
[03/12 15:38:40     91s] WNS(214748.365ns) Target(1.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Select 0 cadidates out of 631.
[03/12 15:38:40     91s] No critical nets selected. Skipped !
[03/12 15:38:40     91s] GigaOpt: setting up router preferences
[03/12 15:38:40     91s] GigaOpt: 0 nets assigned router directives
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] Start Assign Priority Nets ...
[03/12 15:38:40     91s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[03/12 15:38:40     91s] Existing Priority Nets 0 (0.0%)
[03/12 15:38:40     91s] Assigned Priority Nets 0 (0.0%)
[03/12 15:38:40     91s] {MMLU 0 0 615}
[03/12 15:38:40     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2464.5M
[03/12 15:38:40     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2464.5M
[03/12 15:38:40     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2464.5M, EPOCH TIME: 1741815520.845744
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:40     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2464.5M, EPOCH TIME: 1741815520.858941
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:38:40     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2480.5M, EPOCH TIME: 1741815520.869727
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:40     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2480.5M, EPOCH TIME: 1741815520.882706
[03/12 15:38:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:40     91s] Density: 0.692%
------------------------------------------------------------------

[03/12 15:38:40     91s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1879.6M, totSessionCpu=0:01:32 **
[03/12 15:38:40     91s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/12 15:38:40     91s] -routeWithEco false                       # bool, default=false
[03/12 15:38:40     91s] -routeSelectedNetOnly false               # bool, default=false
[03/12 15:38:40     91s] -routeWithTimingDriven false              # bool, default=false, user setting
[03/12 15:38:40     91s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/12 15:38:40     91s] Existing Dirty Nets : 0
[03/12 15:38:40     91s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/12 15:38:40     91s] Reset Dirty Nets : 0
[03/12 15:38:40     91s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:31.7/0:18:38.6 (0.1), mem = 2288.9M
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] globalDetailRoute
[03/12 15:38:40     91s] 
[03/12 15:38:40     91s] #Start globalDetailRoute on Wed Mar 12 15:38:40 2025
[03/12 15:38:40     91s] #
[03/12 15:38:40     91s] ### Time Record (globalDetailRoute) is installed.
[03/12 15:38:40     91s] ### Time Record (Pre Callback) is installed.
[03/12 15:38:40     91s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 1196 access done (mem: 2269.930M)
[03/12 15:38:40     91s] ### Time Record (Pre Callback) is uninstalled.
[03/12 15:38:40     91s] ### Time Record (DB Import) is installed.
[03/12 15:38:40     91s] ### Time Record (Timing Data Generation) is installed.
[03/12 15:38:40     91s] ### Time Record (Timing Data Generation) is uninstalled.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/12 15:38:40     91s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/12 15:38:40     91s] #To increase the message display limit, refer to the product command reference manual.
[03/12 15:38:40     91s] ### Net info: total nets: 631
[03/12 15:38:40     91s] ### Net info: dirty nets: 0
[03/12 15:38:40     91s] ### Net info: marked as disconnected nets: 0
[03/12 15:38:40     91s] #num needed restored net=0
[03/12 15:38:40     91s] #need_extraction net=0 (total=631)
[03/12 15:38:40     91s] ### Net info: fully routed nets: 581
[03/12 15:38:40     91s] ### Net info: trivial (< 2 pins) nets: 16
[03/12 15:38:40     91s] ### Net info: unrouted nets: 34
[03/12 15:38:40     91s] ### Net info: re-extraction nets: 0
[03/12 15:38:40     91s] ### Net info: ignored nets: 0
[03/12 15:38:40     91s] ### Net info: skip routing nets: 0
[03/12 15:38:40     91s] ### import design signature (37): route=1780908526 fixed_route=2021688145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1057457013 dirty_area=0 del_dirty_area=0 cell=852488703 placement=1684757645 pin_access=844213133 inst_pattern=1 via=610195162 routing_via=995836026
[03/12 15:38:40     91s] ### Time Record (DB Import) is uninstalled.
[03/12 15:38:40     91s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[03/12 15:38:40     91s] #RTESIG:78da95d3414fc3201400e09dfd152f6c879a6c9307a5c0d5649e8c9a4ebd2eb852d3a4a3
[03/12 15:38:40     91s] #       a6d083ff5e164f5bbab17222f0f1f2de03e68bcf4d0984e11ae5ca532976082f25e39453
[03/12 15:38:40     91s] #       b5625ce40f0c7771ebe391dccd17af6fef52416d5a6f21fbeaba7609d5af3387660f95ad
[03/12 15:38:40     91s] #       cdd006f03684c67ddfff6b4ee9142ea9048204321ffab8ba84c1dbfedc2007f2bc79dafe
[03/12 15:38:40     91s] #       d87d63dab21b823dceaf9fd2399b920852c4533f1213911710fae1d69828701a9f145d48
[03/12 15:38:40     91s] #       0139ae0b7a1c90d56d67c278da0565e9da0a543720a9d348a978a93e185799be8ab764dd
[03/12 15:38:40     91s] #       70b8241510d7397b5de9d3368e191d9b91308cc60a5326a694365a269b10914e0662e79f
[03/12 15:38:40     91s] #       6514f11cc8c5b73efb03da8d2e46
[03/12 15:38:40     91s] #
[03/12 15:38:40     91s] #Skip comparing routing design signature in db-snapshot flow
[03/12 15:38:40     91s] ### Time Record (Data Preparation) is installed.
[03/12 15:38:40     91s] #RTESIG:78da9593316fc32010853bf7579c4806574a520e6c036ba474aadaca4dbb4634c6912507
[03/12 15:38:40     91s] #       57060ffdf725ed94c8313113e23e9edebd83d9fc73530061b842b17454643b84978271ca
[03/12 15:38:40     91s] #       a95c329ea58f0c77a1f4b126f7b3f9ebdb5648a874e30c245f6ddb2ca0fcb1fa58efa134
[03/12 15:38:40     91s] #       95ee1b0fce785fdbc3c33fcd299d820b2a802081c4f92e9c2ea077a6bb64900379de3cbd
[03/12 15:38:40     91s] #       7f9b7dad9ba2edbd39edc76fa9944d318214f19c1fd044e439f8aebf5513339c864f52cf
[03/12 15:38:40     91s] #       440629ae727a5a90544dabfdb0ed9cb2786f39ca1b20a1e2909461a8ce6b5beaae0c5332
[03/12 15:38:40     91s] #       b63f5e232510db5a334ea9f3188718c519903f67e3cf0255482d22c6688822c604ef7146
[03/12 15:38:40     91s] #       89685a0152512176f9ab06219e02b9dafddd2f4bc43af9
[03/12 15:38:40     91s] #
[03/12 15:38:40     91s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:38:40     91s] ### Time Record (Global Routing) is installed.
[03/12 15:38:40     91s] ### Time Record (Global Routing) is uninstalled.
[03/12 15:38:40     91s] #Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
[03/12 15:38:40     91s] #Total number of routable nets = 581.
[03/12 15:38:40     91s] #Total number of nets in the design = 631.
[03/12 15:38:40     91s] #581 routable nets have routed wires.
[03/12 15:38:40     91s] #No nets have been global routed.
[03/12 15:38:40     91s] ### Time Record (Data Preparation) is installed.
[03/12 15:38:40     91s] #Start routing data preparation on Wed Mar 12 15:38:40 2025
[03/12 15:38:40     91s] #
[03/12 15:38:40     91s] #Minimum voltage of a net in the design = 0.000.
[03/12 15:38:40     91s] #Maximum voltage of a net in the design = 0.900.
[03/12 15:38:40     91s] #Voltage range [0.000 - 0.900] has 629 nets.
[03/12 15:38:40     91s] #Voltage range [0.900 - 0.900] has 1 net.
[03/12 15:38:40     91s] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 15:38:40     91s] #Build and mark too close pins for the same net.
[03/12 15:38:40     91s] ### Time Record (Cell Pin Access) is installed.
[03/12 15:38:40     91s] #Initial pin access analysis.
[03/12 15:38:40     91s] #Detail pin access analysis.
[03/12 15:38:40     91s] ### Time Record (Cell Pin Access) is uninstalled.
[03/12 15:38:40     91s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[03/12 15:38:40     91s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[03/12 15:38:40     91s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[03/12 15:38:40     91s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[03/12 15:38:40     91s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[03/12 15:38:40     91s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[03/12 15:38:40     91s] #pin_access_rlayer=2(Metal2)
[03/12 15:38:40     91s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/12 15:38:40     91s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/12 15:38:40     91s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/12 15:38:40     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.05 (MB), peak = 1996.47 (MB)
[03/12 15:38:40     91s] #Regenerating Ggrids automatically.
[03/12 15:38:40     91s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[03/12 15:38:40     91s] #Using automatically generated G-grids.
[03/12 15:38:41     92s] #Done routing data preparation.
[03/12 15:38:41     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.62 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] #Found 0 nets for post-route si or timing fixing.
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Finished routing data preparation on Wed Mar 12 15:38:41 2025
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Cpu time = 00:00:00
[03/12 15:38:41     92s] #Elapsed time = 00:00:00
[03/12 15:38:41     92s] #Increased memory = 9.59 (MB)
[03/12 15:38:41     92s] #Total memory = 1887.62 (MB)
[03/12 15:38:41     92s] #Peak memory = 1996.47 (MB)
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:38:41     92s] ### Time Record (Global Routing) is installed.
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start global routing on Wed Mar 12 15:38:41 2025
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start global routing initialization on Wed Mar 12 15:38:41 2025
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #WARNING (NRGR-22) Design is already detail routed.
[03/12 15:38:41     92s] ### Time Record (Global Routing) is uninstalled.
[03/12 15:38:41     92s] ### Time Record (Data Preparation) is installed.
[03/12 15:38:41     92s] ### Time Record (Data Preparation) is uninstalled.
[03/12 15:38:41     92s] ### track-assign external-init starts on Wed Mar 12 15:38:41 2025 with memory = 1887.62 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] ### Time Record (Track Assignment) is installed.
[03/12 15:38:41     92s] ### Time Record (Track Assignment) is uninstalled.
[03/12 15:38:41     92s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:38:41     92s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/12 15:38:41     92s] #Cpu time = 00:00:00
[03/12 15:38:41     92s] #Elapsed time = 00:00:00
[03/12 15:38:41     92s] #Increased memory = 9.59 (MB)
[03/12 15:38:41     92s] #Total memory = 1887.62 (MB)
[03/12 15:38:41     92s] #Peak memory = 1996.47 (MB)
[03/12 15:38:41     92s] ### Time Record (Detail Routing) is installed.
[03/12 15:38:41     92s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start Detail Routing..
[03/12 15:38:41     92s] #start initial detail routing ...
[03/12 15:38:41     92s] ### Design has 0 dirty nets, has valid drcs
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] #   Improving pin accessing ...
[03/12 15:38:41     92s] #    elapsed time = 00:00:00, memory = 1887.87 (MB)
[03/12 15:38:41     92s] ### Routing stats:
[03/12 15:38:41     92s] #   number of violations = 0
[03/12 15:38:41     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.87 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] #Complete Detail Routing.
[03/12 15:38:41     92s] #Total wire length = 14465 um.
[03/12 15:38:41     92s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal3 = 6821 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:38:41     92s] #Total number of vias = 2711
[03/12 15:38:41     92s] #Up-Via Summary (total 2711):
[03/12 15:38:41     92s] #           
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] # Metal1           1823
[03/12 15:38:41     92s] # Metal2            847
[03/12 15:38:41     92s] # Metal3             31
[03/12 15:38:41     92s] # Metal4             10
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] #                  2711 
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total number of DRC violations = 0
[03/12 15:38:41     92s] ### Time Record (Detail Routing) is uninstalled.
[03/12 15:38:41     92s] #Cpu time = 00:00:00
[03/12 15:38:41     92s] #Elapsed time = 00:00:00
[03/12 15:38:41     92s] #Increased memory = 0.49 (MB)
[03/12 15:38:41     92s] #Total memory = 1888.11 (MB)
[03/12 15:38:41     92s] #Peak memory = 1996.47 (MB)
[03/12 15:38:41     92s] ### Time Record (Antenna Fixing) is installed.
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #start routing for process antenna violation fix ...
[03/12 15:38:41     92s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:38:41     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.04 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total wire length = 14465 um.
[03/12 15:38:41     92s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal3 = 6821 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:38:41     92s] #Total number of vias = 2711
[03/12 15:38:41     92s] #Up-Via Summary (total 2711):
[03/12 15:38:41     92s] #           
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] # Metal1           1823
[03/12 15:38:41     92s] # Metal2            847
[03/12 15:38:41     92s] # Metal3             31
[03/12 15:38:41     92s] # Metal4             10
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] #                  2711 
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total number of DRC violations = 0
[03/12 15:38:41     92s] #Total number of process antenna violations = 0
[03/12 15:38:41     92s] #Total number of net violated process antenna rule = 0
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total wire length = 14465 um.
[03/12 15:38:41     92s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal3 = 6821 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:38:41     92s] #Total number of vias = 2711
[03/12 15:38:41     92s] #Up-Via Summary (total 2711):
[03/12 15:38:41     92s] #           
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] # Metal1           1823
[03/12 15:38:41     92s] # Metal2            847
[03/12 15:38:41     92s] # Metal3             31
[03/12 15:38:41     92s] # Metal4             10
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] #                  2711 
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total number of DRC violations = 0
[03/12 15:38:41     92s] #Total number of process antenna violations = 0
[03/12 15:38:41     92s] #Total number of net violated process antenna rule = 0
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] ### Time Record (Antenna Fixing) is uninstalled.
[03/12 15:38:41     92s] ### Time Record (Post Route Wire Spreading) is installed.
[03/12 15:38:41     92s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start Post Route wire spreading..
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start data preparation for wire spreading...
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Data preparation is done on Wed Mar 12 15:38:41 2025
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] ### track-assign engine-init starts on Wed Mar 12 15:38:41 2025 with memory = 1888.30 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Start Post Route Wire Spread.
[03/12 15:38:41     92s] #Done with 7 horizontal wires in 17 hboxes and 9 vertical wires in 29 hboxes.
[03/12 15:38:41     92s] #Complete Post Route Wire Spread.
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #Total wire length = 14467 um.
[03/12 15:38:41     92s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal3 = 6822 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:38:41     92s] #Total number of vias = 2711
[03/12 15:38:41     92s] #Up-Via Summary (total 2711):
[03/12 15:38:41     92s] #           
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] # Metal1           1823
[03/12 15:38:41     92s] # Metal2            847
[03/12 15:38:41     92s] # Metal3             31
[03/12 15:38:41     92s] # Metal4             10
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] #                  2711 
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #   number of violations = 0
[03/12 15:38:41     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.70 (MB), peak = 1996.47 (MB)
[03/12 15:38:41     92s] #CELL_VIEW polynomial_top,init has no DRC violation.
[03/12 15:38:41     92s] #Total number of DRC violations = 0
[03/12 15:38:41     92s] #Total number of process antenna violations = 0
[03/12 15:38:41     92s] #Total number of net violated process antenna rule = 0
[03/12 15:38:41     92s] #Post Route wire spread is done.
[03/12 15:38:41     92s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/12 15:38:41     92s] #Total wire length = 14467 um.
[03/12 15:38:41     92s] #Total half perimeter of net bounding box = 14459 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal1 = 2034 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal2 = 5504 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal3 = 6822 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal4 = 79 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal5 = 27 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal6 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal7 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal8 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal9 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal10 = 0 um.
[03/12 15:38:41     92s] #Total wire length on LAYER Metal11 = 0 um.
[03/12 15:38:41     92s] #Total number of vias = 2711
[03/12 15:38:41     92s] #Up-Via Summary (total 2711):
[03/12 15:38:41     92s] #           
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] # Metal1           1823
[03/12 15:38:41     92s] # Metal2            847
[03/12 15:38:41     92s] # Metal3             31
[03/12 15:38:41     92s] # Metal4             10
[03/12 15:38:41     92s] #-----------------------
[03/12 15:38:41     92s] #                  2711 
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #detailRoute Statistics:
[03/12 15:38:41     92s] #Cpu time = 00:00:00
[03/12 15:38:41     92s] #Elapsed time = 00:00:00
[03/12 15:38:41     92s] #Increased memory = 1.07 (MB)
[03/12 15:38:41     92s] #Total memory = 1888.70 (MB)
[03/12 15:38:41     92s] #Peak memory = 1996.47 (MB)
[03/12 15:38:41     92s] #Skip updating routing design signature in db-snapshot flow
[03/12 15:38:41     92s] ### global_detail_route design signature (53): route=1902495607 flt_obj=0 vio=1905142130 shield_wire=1
[03/12 15:38:41     92s] ### Time Record (DB Export) is installed.
[03/12 15:38:41     92s] ### export design design signature (54): route=1902495607 fixed_route=2021688145 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1922273768 dirty_area=0 del_dirty_area=0 cell=852488703 placement=1684757645 pin_access=844213133 inst_pattern=1 via=610195162 routing_via=995836026
[03/12 15:38:41     92s] ### Time Record (DB Export) is uninstalled.
[03/12 15:38:41     92s] ### Time Record (Post Callback) is installed.
[03/12 15:38:41     92s] ### Time Record (Post Callback) is uninstalled.
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] #globalDetailRoute statistics:
[03/12 15:38:41     92s] #Cpu time = 00:00:01
[03/12 15:38:41     92s] #Elapsed time = 00:00:01
[03/12 15:38:41     92s] #Increased memory = 2.15 (MB)
[03/12 15:38:41     92s] #Total memory = 1881.74 (MB)
[03/12 15:38:41     92s] #Peak memory = 1996.47 (MB)
[03/12 15:38:41     92s] #Number of warnings = 22
[03/12 15:38:41     92s] #Total number of warnings = 46
[03/12 15:38:41     92s] #Number of fails = 0
[03/12 15:38:41     92s] #Total number of fails = 0
[03/12 15:38:41     92s] #Complete globalDetailRoute on Wed Mar 12 15:38:41 2025
[03/12 15:38:41     92s] #
[03/12 15:38:41     92s] ### import design signature (55): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=844213133 inst_pattern=1 via=610195162 routing_via=995836026
[03/12 15:38:41     92s] ### Time Record (globalDetailRoute) is uninstalled.
[03/12 15:38:41     92s] ### 
[03/12 15:38:41     92s] ###   Scalability Statistics
[03/12 15:38:41     92s] ### 
[03/12 15:38:41     92s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:38:41     92s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/12 15:38:41     92s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:38:41     92s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[03/12 15:38:41     92s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[03/12 15:38:41     92s] ### --------------------------------+----------------+----------------+----------------+
[03/12 15:38:41     92s] ### 
[03/12 15:38:41     92s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:32.3/0:18:39.2 (0.1), mem = 2277.9M
[03/12 15:38:41     92s] 
[03/12 15:38:41     92s] =============================================================================================
[03/12 15:38:41     92s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.17-s075_1
[03/12 15:38:41     92s] =============================================================================================
[03/12 15:38:41     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:41     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:41     92s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:41     92s] [ DetailRoute            ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.2
[03/12 15:38:41     92s] [ MISC                   ]          0:00:00.6  (  96.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/12 15:38:41     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:41     92s]  EcoRoute #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/12 15:38:41     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:41     92s] 
[03/12 15:38:41     92s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1881.9M, totSessionCpu=0:01:32 **
[03/12 15:38:41     92s] New Signature Flow (restoreNanoRouteOptions) ....
[03/12 15:38:41     92s] OPTC: user 20.0
[03/12 15:38:41     92s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/12 15:38:41     92s] Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
[03/12 15:38:41     92s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:38:41     92s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:38:41     92s] PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
[03/12 15:38:41     92s] RC Extraction called in multi-corner(1) mode.
[03/12 15:38:41     92s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:38:41     92s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:38:41     92s] Process corner(s) are loaded.
[03/12 15:38:41     92s]  Corner: basic
[03/12 15:38:41     92s] extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d -maxResLength 200  -basic
[03/12 15:38:41     92s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/12 15:38:41     92s]       RC Corner Indexes            0   
[03/12 15:38:41     92s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:38:41     92s] Coupling Cap. Scaling Factor : 1.00000 
[03/12 15:38:41     92s] Resistance Scaling Factor    : 1.00000 
[03/12 15:38:41     92s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:38:41     92s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:38:41     92s] Shrink Factor                : 1.00000
[03/12 15:38:41     92s] 
[03/12 15:38:41     92s] Trim Metal Layers:
[03/12 15:38:41     92s] LayerId::1 widthSet size::4
[03/12 15:38:41     92s] LayerId::2 widthSet size::4
[03/12 15:38:41     92s] LayerId::3 widthSet size::4
[03/12 15:38:41     92s] LayerId::4 widthSet size::4
[03/12 15:38:41     92s] LayerId::5 widthSet size::4
[03/12 15:38:41     92s] LayerId::6 widthSet size::4
[03/12 15:38:41     92s] LayerId::7 widthSet size::4
[03/12 15:38:41     92s] LayerId::8 widthSet size::4
[03/12 15:38:41     92s] LayerId::9 widthSet size::4
[03/12 15:38:41     92s] LayerId::10 widthSet size::4
[03/12 15:38:41     92s] LayerId::11 widthSet size::3
[03/12 15:38:41     92s] eee: pegSigSF::1.070000
[03/12 15:38:41     92s] Initializing multi-corner resistance tables ...
[03/12 15:38:41     92s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:38:41     92s] eee: l::2 avDens::0.020960 usedTrk::635.569883 availTrk::30322.368046 sigTrk::635.569883
[03/12 15:38:41     92s] eee: l::3 avDens::0.021493 usedTrk::398.957603 availTrk::18562.104321 sigTrk::398.957603
[03/12 15:38:41     92s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:38:41     92s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:38:41     92s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007491 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:38:41     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2277.9M)
[03/12 15:38:41     92s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for storing RC.
[03/12 15:38:41     92s] Extracted 10.0334% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 20.0412% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 30.0489% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 40.0309% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 50.0386% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 60.0463% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 70.0283% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 80.036% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 90.0437% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2333.9M)
[03/12 15:38:41     92s] Number of Extracted Resistors     : 6981
[03/12 15:38:41     92s] Number of Extracted Ground Cap.   : 7226
[03/12 15:38:41     92s] Number of Extracted Coupling Cap. : 7356
[03/12 15:38:41     92s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2309.859M)
[03/12 15:38:41     92s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/12 15:38:41     92s]  Corner: basic
[03/12 15:38:41     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2309.9M)
[03/12 15:38:41     92s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb_Filter.rcdb.d' for storing RC.
[03/12 15:38:41     92s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 615 access done (mem: 2313.859M)
[03/12 15:38:41     92s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2313.859M)
[03/12 15:38:41     92s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2313.859M)
[03/12 15:38:41     92s] processing rcdb (/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d) for hinst (top) of cell (polynomial_top);
[03/12 15:38:41     92s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 0 access done (mem: 2313.859M)
[03/12 15:38:41     92s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2313.859M)
[03/12 15:38:41     92s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2313.859M)
[03/12 15:38:41     92s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1847.0M, totSessionCpu=0:01:32 **
[03/12 15:38:41     92s] Starting delay calculation for Setup views
[03/12 15:38:41     92s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:38:41     92s] AAE_INFO: resetNetProps viewIdx 0 
[03/12 15:38:41     92s] Starting SI iteration 1 using Infinite Timing Windows
[03/12 15:38:41     92s] #################################################################################
[03/12 15:38:41     92s] # Design Stage: PostRoute
[03/12 15:38:41     92s] # Design Name: polynomial_top
[03/12 15:38:41     92s] # Design Mode: 90nm
[03/12 15:38:41     92s] # Analysis Mode: MMMC OCV 
[03/12 15:38:41     92s] # Parasitics Mode: SPEF/RCDB 
[03/12 15:38:41     92s] # Signoff Settings: SI On 
[03/12 15:38:41     92s] #################################################################################
[03/12 15:38:41     92s] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:38:41     92s] Setting infinite Tws ...
[03/12 15:38:41     92s] First Iteration Infinite Tw... 
[03/12 15:38:41     92s] Calculate early delays in OCV mode...
[03/12 15:38:41     92s] Calculate late delays in OCV mode...
[03/12 15:38:41     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2262.1M, InitMEM = 2262.1M)
[03/12 15:38:41     92s] Start delay calculation (fullDC) (1 T). (MEM=2262.15)
[03/12 15:38:41     92s] 
[03/12 15:38:41     92s] Trim Metal Layers:
[03/12 15:38:41     92s] LayerId::1 widthSet size::4
[03/12 15:38:41     92s] LayerId::2 widthSet size::4
[03/12 15:38:41     92s] LayerId::3 widthSet size::4
[03/12 15:38:41     92s] LayerId::4 widthSet size::4
[03/12 15:38:41     92s] LayerId::5 widthSet size::4
[03/12 15:38:41     92s] LayerId::6 widthSet size::4
[03/12 15:38:41     92s] LayerId::7 widthSet size::4
[03/12 15:38:41     92s] LayerId::8 widthSet size::4
[03/12 15:38:41     92s] LayerId::9 widthSet size::4
[03/12 15:38:41     92s] LayerId::10 widthSet size::4
[03/12 15:38:41     92s] LayerId::11 widthSet size::3
[03/12 15:38:41     92s] eee: pegSigSF::1.070000
[03/12 15:38:41     92s] Initializing multi-corner resistance tables ...
[03/12 15:38:41     92s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:38:41     92s] eee: l::2 avDens::0.020960 usedTrk::635.569883 availTrk::30322.368046 sigTrk::635.569883
[03/12 15:38:41     92s] eee: l::3 avDens::0.021493 usedTrk::398.957603 availTrk::18562.104321 sigTrk::398.957603
[03/12 15:38:41     92s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:38:41     92s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:38:41     92s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:38:41     92s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007491 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:38:41     92s] End AAE Lib Interpolated Model. (MEM=2273.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:41     92s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d' for reading (mem: 2273.758M)
[03/12 15:38:41     92s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2275.8M)
[03/12 15:38:42     92s] Total number of fetched objects 616
[03/12 15:38:42     92s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:38:42     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:42     92s] End delay calculation. (MEM=2291.45 CPU=0:00:00.0 REAL=0:00:01.0)
[03/12 15:38:42     92s] End delay calculation (fullDC). (MEM=2291.45 CPU=0:00:00.1 REAL=0:00:01.0)
[03/12 15:38:42     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2291.5M) ***
[03/12 15:38:42     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.5M)
[03/12 15:38:42     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 15:38:42     92s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.5M)
[03/12 15:38:42     92s] Starting SI iteration 2
[03/12 15:38:42     92s] Calculate early delays in OCV mode...
[03/12 15:38:42     92s] Calculate late delays in OCV mode...
[03/12 15:38:42     92s] Start delay calculation (fullDC) (1 T). (MEM=2256.57)
[03/12 15:38:42     92s] End AAE Lib Interpolated Model. (MEM=2256.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:42     92s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:38:42     92s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:38:42     92s] Total number of fetched objects 616
[03/12 15:38:42     92s] AAE_INFO-618: Total number of nets in the design is 631,  4.4 percent of the nets selected for SI analysis
[03/12 15:38:42     92s] End delay calculation. (MEM=2299.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:42     92s] End delay calculation (fullDC). (MEM=2299.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:38:42     92s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2299.2M) ***
[03/12 15:38:42     92s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:33 mem=2299.2M)
[03/12 15:38:42     92s] End AAE Lib Interpolated Model. (MEM=2299.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:38:42     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.2M, EPOCH TIME: 1741815522.155478
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2299.2M, EPOCH TIME: 1741815522.168390
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2334.3M, EPOCH TIME: 1741815522.179067
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2334.3M, EPOCH TIME: 1741815522.193676
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] Density: 0.692%
------------------------------------------------------------------

[03/12 15:38:42     92s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.5M, totSessionCpu=0:01:33 **
[03/12 15:38:42     92s] Executing marking Critical Nets1
[03/12 15:38:42     92s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/12 15:38:42     92s] *** Check timing (0:00:00.0)
[03/12 15:38:42     92s] VT info 11.992853621 9
[03/12 15:38:42     92s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/12 15:38:42     92s] Running postRoute recovery in postEcoRoute mode
[03/12 15:38:42     92s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.5M, totSessionCpu=0:01:33 **
[03/12 15:38:42     92s]   Timing/DRV Snapshot: (TGT)
[03/12 15:38:42     92s]      Weighted WNS: -922337203685477.625
[03/12 15:38:42     92s]       All  PG WNS: 0.000
[03/12 15:38:42     92s]       High PG WNS: 0.000
[03/12 15:38:42     92s]       All  PG TNS: 0.000
[03/12 15:38:42     92s]       High PG TNS: 0.000
[03/12 15:38:42     92s]       Low  PG TNS: 0.000
[03/12 15:38:42     92s]          Tran DRV: 0 (0)
[03/12 15:38:42     92s]           Cap DRV: 0 (0)
[03/12 15:38:42     92s]        Fanout DRV: 0 (0)
[03/12 15:38:42     92s]            Glitch: 0 (0)
[03/12 15:38:42     92s]    Category Slack: { }
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] Checking setup slack degradation ...
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] Recovery Manager:
[03/12 15:38:42     92s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[03/12 15:38:42     92s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.075) - Skip
[03/12 15:38:42     92s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/12 15:38:42     92s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] Checking DRV degradation...
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] Recovery Manager:
[03/12 15:38:42     92s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/12 15:38:42     92s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/12 15:38:42     92s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/12 15:38:42     92s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/12 15:38:42     92s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2273.56M, totSessionCpu=0:01:33).
[03/12 15:38:42     92s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.6M, totSessionCpu=0:01:33 **
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] Latch borrow mode reset to max_borrow
[03/12 15:38:42     92s] **INFO: flowCheckPoint #7 FinalSummary
[03/12 15:38:42     92s] OPTC: user 20.0
[03/12 15:38:42     92s] Reported timing to dir ./timingReports
[03/12 15:38:42     92s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.2M, totSessionCpu=0:01:33 **
[03/12 15:38:42     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.6M, EPOCH TIME: 1741815522.238372
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2273.6M, EPOCH TIME: 1741815522.252069
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.9M, EPOCH TIME: 1741815522.807247
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2272.9M, EPOCH TIME: 1741815522.820556
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] Density: 0.692%
------------------------------------------------------------------

[03/12 15:38:42     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.9M, EPOCH TIME: 1741815522.824277
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:38:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2272.9M, EPOCH TIME: 1741815522.838202
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.7M, totSessionCpu=0:01:33 **
[03/12 15:38:42     92s]  ReSet Options after AAE Based Opt flow 
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] TimeStamp Deleting Cell Server Begin ...
[03/12 15:38:42     92s] Deleting Lib Analyzer.
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] TimeStamp Deleting Cell Server End ...
[03/12 15:38:42     92s] Opt: RC extraction mode changed to 'detail'
[03/12 15:38:42     92s] *** Finished optDesign ***
[03/12 15:38:42     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/12 15:38:42     92s] Info: Destroy the CCOpt slew target map.
[03/12 15:38:42     92s] clean pInstBBox. size 0
[03/12 15:38:42     92s] All LLGs are deleted
[03/12 15:38:42     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:38:42     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.9M, EPOCH TIME: 1741815522.869156
[03/12 15:38:42     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.9M, EPOCH TIME: 1741815522.869206
[03/12 15:38:42     92s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:38:42     92s] *** optDesign #1 [finish] : cpu/real = 0:00:04.3/0:00:05.2 (0.8), totSession cpu/real = 0:01:33.0/0:18:40.6 (0.1), mem = 2272.9M
[03/12 15:38:42     92s] 
[03/12 15:38:42     92s] =============================================================================================
[03/12 15:38:42     92s]  Final TAT Report : optDesign #1                                                21.17-s075_1
[03/12 15:38:42     92s] =============================================================================================
[03/12 15:38:42     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:38:42     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:42     92s] [ InitOpt                ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:38:42     92s] [ WnsOpt                 ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:38:42     92s] [ TnsOpt                 ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.4    1.0
[03/12 15:38:42     92s] [ DrvOpt                 ]      1   0:00:00.6  (  11.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/12 15:38:42     92s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:42     92s] [ LayerAssignment        ]      2   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/12 15:38:42     92s] [ BuildHoldData          ]      1   0:00:00.1  (   1.8 % )     0:00:00.6 /  0:00:00.5    1.0
[03/12 15:38:42     92s] [ OptSummaryReport       ]      5   0:00:00.2  (   3.9 % )     0:00:00.8 /  0:00:00.3    0.3
[03/12 15:38:42     92s] [ DrvReport              ]      9   0:00:00.5  (  10.6 % )     0:00:00.5 /  0:00:00.0    0.0
[03/12 15:38:42     92s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:38:42     92s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:42     92s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/12 15:38:42     92s] [ EcoRoute               ]      1   0:00:00.6  (  12.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/12 15:38:42     92s] [ ExtractRC              ]      2   0:00:00.6  (  12.4 % )     0:00:00.6 /  0:00:00.3    0.5
[03/12 15:38:42     92s] [ TimingUpdate           ]     16   0:00:00.5  (   9.6 % )     0:00:00.7 /  0:00:00.7    0.9
[03/12 15:38:42     92s] [ FullDelayCalc          ]      5   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    0.9
[03/12 15:38:42     92s] [ TimingReport           ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[03/12 15:38:42     92s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/12 15:38:42     92s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/12 15:38:42     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:42     92s]  optDesign #1 TOTAL                 0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.3    0.8
[03/12 15:38:42     92s] ---------------------------------------------------------------------------------------------
[03/12 15:38:42     92s] 
[03/12 15:39:01     94s] <CMD> getFillerMode -quiet
[03/12 15:40:19     98s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[03/12 15:40:19     98s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/12 15:40:19     98s] Type 'man IMPSP-5217' for more detail.
[03/12 15:40:19     98s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2277.0M, EPOCH TIME: 1741815619.245569
[03/12 15:40:19     98s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2277.0M, EPOCH TIME: 1741815619.245694
[03/12 15:40:19     98s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2277.0M, EPOCH TIME: 1741815619.245717
[03/12 15:40:19     98s] Processing tracks to init pin-track alignment.
[03/12 15:40:19     98s] z: 2, totalTracks: 1
[03/12 15:40:19     98s] z: 4, totalTracks: 1
[03/12 15:40:19     98s] z: 6, totalTracks: 1
[03/12 15:40:19     98s] z: 8, totalTracks: 1
[03/12 15:40:19     98s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/12 15:40:19     98s] All LLGs are deleted
[03/12 15:40:19     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2277.0M, EPOCH TIME: 1741815619.247058
[03/12 15:40:19     98s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2277.0M, EPOCH TIME: 1741815619.247111
[03/12 15:40:19     98s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2277.0M, EPOCH TIME: 1741815619.247140
[03/12 15:40:19     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2277.0M, EPOCH TIME: 1741815619.247852
[03/12 15:40:19     98s] Max number of tech site patterns supported in site array is 256.
[03/12 15:40:19     98s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[03/12 15:40:19     98s] Core basic site is CoreSite
[03/12 15:40:19     98s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2277.0M, EPOCH TIME: 1741815619.258593
[03/12 15:40:19     98s] After signature check, allow fast init is false, keep pre-filter is true.
[03/12 15:40:19     98s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/12 15:40:19     98s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2277.0M, EPOCH TIME: 1741815619.259780
[03/12 15:40:19     98s] for llg polynomial_top, rowPatternHgt is 8840, rowPatternNrRow is 2
[03/12 15:40:19     98s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:40:19     98s] SiteArray: use 2,437,120 bytes
[03/12 15:40:19     98s] SiteArray: current memory after site array memory allocation 2277.0M
[03/12 15:40:19     98s] SiteArray: FP blocked sites are writable
[03/12 15:40:19     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:40:19     98s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2277.0M, EPOCH TIME: 1741815619.262561
[03/12 15:40:19     98s] Process 7176 wires and vias for routing blockage and capacity analysis
[03/12 15:40:19     98s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.001, REAL:0.001, MEM:2277.0M, EPOCH TIME: 1741815619.263547
[03/12 15:40:19     98s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:40:19     98s] Atter site array init, number of instance map data is 0.
[03/12 15:40:19     98s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.018, REAL:0.019, MEM:2277.0M, EPOCH TIME: 1741815619.266467
[03/12 15:40:19     98s] 
[03/12 15:40:19     98s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:40:19     98s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2277.0M, EPOCH TIME: 1741815619.267348
[03/12 15:40:19     98s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2277.0M, EPOCH TIME: 1741815619.267365
[03/12 15:40:19     98s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2277.0M, EPOCH TIME: 1741815619.267617
[03/12 15:40:19     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2277.0MB).
[03/12 15:40:19     98s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.021, REAL:0.022, MEM:2277.0M, EPOCH TIME: 1741815619.267667
[03/12 15:40:19     98s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.021, REAL:0.022, MEM:2277.0M, EPOCH TIME: 1741815619.267677
[03/12 15:40:19     98s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2277.0M, EPOCH TIME: 1741815619.267687
[03/12 15:40:19     98s]   Signal wire search tree: 6881 elements. (cpu=0:00:00.0, mem=0.0M)
[03/12 15:40:19     98s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:2277.0M, EPOCH TIME: 1741815619.268628
[03/12 15:40:19     98s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2277.0M, EPOCH TIME: 1741815619.269624
[03/12 15:40:19     98s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2277.0M, EPOCH TIME: 1741815619.269648
[03/12 15:40:19     98s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2277.0M, EPOCH TIME: 1741815619.269848
[03/12 15:40:19     98s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2277.0M, EPOCH TIME: 1741815619.269866
[03/12 15:40:19     98s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/12 15:40:19     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:40:19     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:40:19     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f6dff645310.
[03/12 15:40:19     98s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[03/12 15:40:19     98s] AddFiller main function time CPU:0.067, REAL:0.072
[03/12 15:40:19     98s] Filler instance commit time CPU:0.019, REAL:0.020
[03/12 15:40:19     98s] *INFO: Adding fillers to top-module.
[03/12 15:40:19     98s] *INFO:   Added 7135 filler insts (cell FILL64 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 145 filler insts (cell FILL32 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 86 filler insts (cell FILL16 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 127 filler insts (cell FILL8 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 146 filler insts (cell FILL4 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 167 filler insts (cell FILL2 / prefix FILLER).
[03/12 15:40:19     98s] *INFO:   Added 173 filler insts (cell FILL1 / prefix FILLER).
[03/12 15:40:19     98s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.073, REAL:0.072, MEM:2261.0M, EPOCH TIME: 1741815619.342017
[03/12 15:40:19     98s] *INFO: Total 7979 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[03/12 15:40:19     98s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.073, REAL:0.072, MEM:2261.0M, EPOCH TIME: 1741815619.342061
[03/12 15:40:19     98s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2261.0M, EPOCH TIME: 1741815619.342073
[03/12 15:40:19     98s] For 7979 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:2261.0M, EPOCH TIME: 1741815619.346438
[03/12 15:40:19     98s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.078, REAL:0.077, MEM:2261.0M, EPOCH TIME: 1741815619.346452
[03/12 15:40:19     98s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.078, REAL:0.077, MEM:2261.0M, EPOCH TIME: 1741815619.346462
[03/12 15:40:19     98s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2261.0M, EPOCH TIME: 1741815619.346486
[03/12 15:40:19     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8454).
[03/12 15:40:19     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] All LLGs are deleted
[03/12 15:40:19     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:40:19     98s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2261.0M, EPOCH TIME: 1741815619.348057
[03/12 15:40:19     98s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2258.7M, EPOCH TIME: 1741815619.348181
[03/12 15:40:19     98s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.003, REAL:0.003, MEM:2248.7M, EPOCH TIME: 1741815619.349162
[03/12 15:40:19     98s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.104, REAL:0.104, MEM:2248.7M, EPOCH TIME: 1741815619.349182
[03/12 15:44:59    113s] <CMD> reset_parasitics
[03/12 15:44:59    113s] Reset Parastics called with the command reset_parasiticsClosing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d': 615 access done (mem: 2254.754M)
[03/12 15:44:59    113s] Performing RC Extraction ...
[03/12 15:44:59    113s] <CMD> extractRC
[03/12 15:44:59    113s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
[03/12 15:44:59    113s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:44:59    113s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:44:59    113s] PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
[03/12 15:44:59    113s] RC Extraction called in multi-corner(1) mode.
[03/12 15:44:59    113s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[03/12 15:44:59    113s] Type 'man IMPEXT-6166' for more detail.
[03/12 15:44:59    113s] Process corner(s) are loaded.
[03/12 15:44:59    113s]  Corner: basic
[03/12 15:44:59    113s] extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d -maxResLength 200  -basic
[03/12 15:44:59    113s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[03/12 15:44:59    113s]       RC Corner Indexes            0   
[03/12 15:44:59    113s] Capacitance Scaling Factor   : 1.00000 
[03/12 15:44:59    113s] Coupling Cap. Scaling Factor : 1.00000 
[03/12 15:44:59    113s] Resistance Scaling Factor    : 1.00000 
[03/12 15:44:59    113s] Clock Cap. Scaling Factor    : 1.00000 
[03/12 15:44:59    113s] Clock Res. Scaling Factor    : 1.00000 
[03/12 15:44:59    113s] Shrink Factor                : 1.00000
[03/12 15:44:59    113s] 
[03/12 15:44:59    113s] Trim Metal Layers:
[03/12 15:44:59    113s] LayerId::1 widthSet size::4
[03/12 15:44:59    113s] LayerId::2 widthSet size::4
[03/12 15:44:59    113s] LayerId::3 widthSet size::4
[03/12 15:44:59    113s] LayerId::4 widthSet size::4
[03/12 15:44:59    113s] LayerId::5 widthSet size::4
[03/12 15:44:59    113s] LayerId::6 widthSet size::4
[03/12 15:44:59    113s] LayerId::7 widthSet size::4
[03/12 15:44:59    113s] LayerId::8 widthSet size::4
[03/12 15:44:59    113s] LayerId::9 widthSet size::4
[03/12 15:44:59    113s] LayerId::10 widthSet size::4
[03/12 15:44:59    113s] LayerId::11 widthSet size::3
[03/12 15:44:59    113s] eee: pegSigSF::1.070000
[03/12 15:44:59    113s] Initializing multi-corner resistance tables ...
[03/12 15:44:59    113s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:44:59    113s] eee: l::2 avDens::0.020960 usedTrk::635.569883 availTrk::30322.368046 sigTrk::635.569883
[03/12 15:44:59    113s] eee: l::3 avDens::0.021493 usedTrk::398.957603 availTrk::18562.104321 sigTrk::398.957603
[03/12 15:44:59    113s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:44:59    113s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:44:59    113s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:44:59    113s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007491 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:44:59    113s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2262.8M)
[03/12 15:44:59    113s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d' for storing RC.
[03/12 15:44:59    113s] Extracted 10.0334% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 20.0412% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 30.0489% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 40.0309% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 50.0386% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 60.0463% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 70.0283% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 80.036% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 90.0437% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2326.8M)
[03/12 15:44:59    113s] Number of Extracted Resistors     : 6981
[03/12 15:44:59    113s] Number of Extracted Ground Cap.   : 7226
[03/12 15:44:59    113s] Number of Extracted Coupling Cap. : 7356
[03/12 15:44:59    113s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d' for reading (mem: 2310.754M)
[03/12 15:44:59    113s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/12 15:44:59    113s]  Corner: basic
[03/12 15:44:59    113s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2310.8M)
[03/12 15:44:59    113s] Creating parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb_Filter.rcdb.d' for storing RC.
[03/12 15:44:59    113s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d': 615 access done (mem: 2310.754M)
[03/12 15:44:59    113s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2310.754M)
[03/12 15:44:59    113s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d' for reading (mem: 2310.754M)
[03/12 15:44:59    113s] processing rcdb (/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d) for hinst (top) of cell (polynomial_top);
[03/12 15:44:59    113s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d': 0 access done (mem: 2310.754M)
[03/12 15:44:59    113s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2310.754M)
[03/12 15:44:59    113s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2310.754M)
[03/12 15:44:59    113s] <CMD> rcOut -spef polynomial_top.spef -rc_corner basic
[03/12 15:44:59    113s] Opening parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d' for reading (mem: 2293.027M)
[03/12 15:44:59    113s] RC Out has the following PVT Info:
[03/12 15:44:59    113s]    RC:basic, Operating temperature 125 C
[03/12 15:44:59    113s] Dumping Spef file.....
[03/12 15:44:59    113s] Printing D_NET...
[03/12 15:44:59    113s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2293.0M)
[03/12 15:44:59    113s] Closing parasitic data file '/tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d': 615 access done (mem: 2293.027M)
[03/12 15:45:38    116s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/12 15:45:38    116s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_signOff -outDir timingReports
[03/12 15:45:38    116s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[03/12 15:45:38    116s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[03/12 15:45:38    116s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[03/12 15:45:38    116s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:56.1/0:25:35.9 (0.1), mem = 2293.0M
[03/12 15:45:38    116s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[03/12 15:45:38    116s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[03/12 15:45:38    116s]  Reset EOS DB
[03/12 15:45:38    116s] Ignoring AAE DB Resetting ...
[03/12 15:45:38    116s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/12 15:45:38    116s] Deleting AAE DB and timing data for delay calculations...
[03/12 15:45:38    116s] AAE DB initialization (MEM=2264.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/12 15:45:39    116s] [15:45:39.405737] Periodic Lic check successful
[15:45:39.405744] Feature usage summary:
[15:45:39.405744] Innovus_Impl_System
[15:45:39.405745] Tempus_Timing_Signoff_XL

[03/12 15:45:39    116s] This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[03/12 15:45:39    116s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[03/12 15:45:39    116s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/12 15:45:39    116s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/12 15:45:39    116s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/12 15:45:39    116s] Type 'man IMPEXT-3493' for more detail.
[03/12 15:45:39    116s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
[03/12 15:45:39    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:39    116s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:45:39    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:39    116s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
[03/12 15:45:39    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:39    116s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:45:39    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:39    116s] Starting delay calculation for Setup views
[03/12 15:45:39    116s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:45:39    116s] AAE_INFO: resetNetProps viewIdx 0 
[03/12 15:45:39    116s] Starting SI iteration 1 using Infinite Timing Windows
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] # Design Stage: PostRoute
[03/12 15:45:39    116s] # Design Name: polynomial_top
[03/12 15:45:39    116s] # Design Mode: 90nm
[03/12 15:45:39    116s] # Analysis Mode: MMMC OCV 
[03/12 15:45:39    116s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:45:39    116s] # Signoff Settings: SI On 
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
[03/12 15:45:39    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:39    116s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:45:39    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:39    116s] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:45:39    116s] Setting infinite Tws ...
[03/12 15:45:39    116s] First Iteration Infinite Tw... 
[03/12 15:45:39    116s] Calculate early delays in OCV mode...
[03/12 15:45:39    116s] Calculate late delays in OCV mode...
[03/12 15:45:39    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2254.4M, InitMEM = 2254.4M)
[03/12 15:45:39    116s] Start delay calculation (fullDC) (1 T). (MEM=2254.41)
[03/12 15:45:39    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:39    116s] 
[03/12 15:45:39    116s] Trim Metal Layers:
[03/12 15:45:39    116s] LayerId::1 widthSet size::4
[03/12 15:45:39    116s] LayerId::2 widthSet size::4
[03/12 15:45:39    116s] LayerId::3 widthSet size::4
[03/12 15:45:39    116s] LayerId::4 widthSet size::4
[03/12 15:45:39    116s] LayerId::5 widthSet size::4
[03/12 15:45:39    116s] LayerId::6 widthSet size::4
[03/12 15:45:39    116s] LayerId::7 widthSet size::4
[03/12 15:45:39    116s] LayerId::8 widthSet size::4
[03/12 15:45:39    116s] LayerId::9 widthSet size::4
[03/12 15:45:39    116s] LayerId::10 widthSet size::4
[03/12 15:45:39    116s] LayerId::11 widthSet size::3
[03/12 15:45:39    116s] eee: pegSigSF::1.070000
[03/12 15:45:39    116s] Initializing multi-corner resistance tables ...
[03/12 15:45:39    116s] eee: l::1 avDens::0.114870 usedTrk::8880.919298 availTrk::77313.018864 sigTrk::8880.919298
[03/12 15:45:39    116s] eee: l::2 avDens::0.020960 usedTrk::635.569883 availTrk::30322.368046 sigTrk::635.569883
[03/12 15:45:39    116s] eee: l::3 avDens::0.021493 usedTrk::398.957603 availTrk::18562.104321 sigTrk::398.957603
[03/12 15:45:39    116s] eee: l::4 avDens::0.039674 usedTrk::13.568421 availTrk::342.000000 sigTrk::13.568421
[03/12 15:45:39    116s] eee: l::5 avDens::0.004393 usedTrk::1.602339 availTrk::364.736824 sigTrk::1.602339
[03/12 15:45:39    116s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/12 15:45:39    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.007491 aWlH=0.000000 lMod=0 pMax=0.804400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[03/12 15:45:39    116s] Start AAE Lib Loading. (MEM=2266.02)
[03/12 15:45:39    116s] End AAE Lib Loading. (MEM=2285.1 CPU=0:00:00.0 Real=0:00:00.0)
[03/12 15:45:39    116s] End AAE Lib Interpolated Model. (MEM=2285.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:39    116s] Total number of fetched objects 616
[03/12 15:45:39    116s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:39    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation. (MEM=2308.79 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation (fullDC). (MEM=2308.79 CPU=0:00:00.1 REAL=0:00:00.0)
[03/12 15:45:39    116s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2308.8M) ***
[03/12 15:45:39    116s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2300.8M)
[03/12 15:45:39    116s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 15:45:39    116s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2300.8M)
[03/12 15:45:39    116s] Starting SI iteration 2
[03/12 15:45:39    116s] Calculate early delays in OCV mode...
[03/12 15:45:39    116s] Calculate late delays in OCV mode...
[03/12 15:45:39    116s] Start delay calculation (fullDC) (1 T). (MEM=2239.91)
[03/12 15:45:39    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:39    116s] End AAE Lib Interpolated Model. (MEM=2239.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:39    116s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:39    116s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:39    116s] Total number of fetched objects 616
[03/12 15:45:39    116s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:39    116s] End delay calculation. (MEM=2280.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation (fullDC). (MEM=2280.07 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2280.1M) ***
[03/12 15:45:39    116s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:56 mem=2280.1M)
[03/12 15:45:39    116s] Effort level <high> specified for reg2reg path_group
[03/12 15:45:39    116s] All LLGs are deleted
[03/12 15:45:39    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:39    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:39    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2244.1M, EPOCH TIME: 1741815939.643116
[03/12 15:45:39    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2244.1M, EPOCH TIME: 1741815939.643191
[03/12 15:45:39    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2244.1M, EPOCH TIME: 1741815939.643828
[03/12 15:45:39    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:39    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:39    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2244.1M, EPOCH TIME: 1741815939.644488
[03/12 15:45:39    116s] Max number of tech site patterns supported in site array is 256.
[03/12 15:45:39    116s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:45:39    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2244.1M, EPOCH TIME: 1741815939.655170
[03/12 15:45:39    116s] After signature check, allow fast init is false, keep pre-filter is true.
[03/12 15:45:39    116s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/12 15:45:39    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2244.1M, EPOCH TIME: 1741815939.655739
[03/12 15:45:39    116s] SiteArray: non-trimmed site array dimensions = 119 x 4000
[03/12 15:45:39    116s] SiteArray: use 2,437,120 bytes
[03/12 15:45:39    116s] SiteArray: current memory after site array memory allocation 2246.4M
[03/12 15:45:39    116s] SiteArray: FP blocked sites are writable
[03/12 15:45:39    116s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2246.4M, EPOCH TIME: 1741815939.658199
[03/12 15:45:39    116s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2246.4M, EPOCH TIME: 1741815939.658294
[03/12 15:45:39    116s] SiteArray: number of non floorplan blocked sites for llg default is 468000
[03/12 15:45:39    116s] Atter site array init, number of instance map data is 0.
[03/12 15:45:39    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.016, REAL:0.017, MEM:2246.4M, EPOCH TIME: 1741815939.660996
[03/12 15:45:39    116s] 
[03/12 15:45:39    116s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:45:39    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:2246.4M, EPOCH TIME: 1741815939.662102
[03/12 15:45:39    116s] All LLGs are deleted
[03/12 15:45:39    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:45:39    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:39    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2246.4M, EPOCH TIME: 1741815939.664384
[03/12 15:45:39    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2246.4M, EPOCH TIME: 1741815939.664406
[03/12 15:45:39    116s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:45:39    116s] AAE_INFO: resetNetProps viewIdx 0 
[03/12 15:45:39    116s] Starting SI iteration 1 using Infinite Timing Windows
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] # Design Stage: PostRoute
[03/12 15:45:39    116s] # Design Name: polynomial_top
[03/12 15:45:39    116s] # Design Mode: 90nm
[03/12 15:45:39    116s] # Analysis Mode: MMMC OCV 
[03/12 15:45:39    116s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:45:39    116s] # Signoff Settings: SI On 
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
[03/12 15:45:39    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:39    116s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:45:39    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:39    116s] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:45:39    116s] Setting infinite Tws ...
[03/12 15:45:39    116s] First Iteration Infinite Tw... 
[03/12 15:45:39    116s] Calculate early delays in OCV mode...
[03/12 15:45:39    116s] Calculate late delays in OCV mode...
[03/12 15:45:39    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2246.4M, InitMEM = 2246.4M)
[03/12 15:45:39    116s] Start delay calculation (fullDC) (1 T). (MEM=2246.4)
[03/12 15:45:39    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:39    116s] End AAE Lib Interpolated Model. (MEM=2246.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:39    116s] Total number of fetched objects 616
[03/12 15:45:39    116s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:39    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation. (MEM=2294.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation (fullDC). (MEM=2294.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2294.1M) ***
[03/12 15:45:39    116s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2286.1M)
[03/12 15:45:39    116s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 15:45:39    116s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2286.1M)
[03/12 15:45:39    116s] Starting SI iteration 2
[03/12 15:45:39    116s] Calculate early delays in OCV mode...
[03/12 15:45:39    116s] Calculate late delays in OCV mode...
[03/12 15:45:39    116s] Start delay calculation (fullDC) (1 T). (MEM=2247.09)
[03/12 15:45:39    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:39    116s] End AAE Lib Interpolated Model. (MEM=2247.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:39    116s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:39    116s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:39    116s] Total number of fetched objects 616
[03/12 15:45:39    116s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:39    116s] End delay calculation. (MEM=2287.26 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation (fullDC). (MEM=2287.26 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2287.3M) ***
[03/12 15:45:39    116s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/12 15:45:39    116s] AAE_INFO: resetNetProps viewIdx 0 
[03/12 15:45:39    116s] Starting SI iteration 1 using Infinite Timing Windows
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] # Design Stage: PostRoute
[03/12 15:45:39    116s] # Design Name: polynomial_top
[03/12 15:45:39    116s] # Design Mode: 90nm
[03/12 15:45:39    116s] # Analysis Mode: MMMC OCV 
[03/12 15:45:39    116s] # Parasitics Mode: No SPEF/RCDB 
[03/12 15:45:39    116s] # Signoff Settings: SI On 
[03/12 15:45:39    116s] #################################################################################
[03/12 15:45:39    116s] Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
[03/12 15:45:39    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:39    116s] Type 'man IMPEXT-3530' for more detail.
[03/12 15:45:39    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:39    116s] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:45:39    116s] Setting infinite Tws ...
[03/12 15:45:39    116s] First Iteration Infinite Tw... 
[03/12 15:45:39    116s] Calculate early delays in OCV mode...
[03/12 15:45:39    116s] Calculate late delays in OCV mode...
[03/12 15:45:39    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2287.3M, InitMEM = 2287.3M)
[03/12 15:45:39    116s] Start delay calculation (fullDC) (1 T). (MEM=2287.26)
[03/12 15:45:39    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:39    116s] End AAE Lib Interpolated Model. (MEM=2287.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:39    116s] Total number of fetched objects 616
[03/12 15:45:39    116s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:39    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation. (MEM=2293.79 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:39    116s] End delay calculation (fullDC). (MEM=2293.79 CPU=0:00:00.1 REAL=0:00:00.0)
[03/12 15:45:39    116s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2293.8M) ***
[03/12 15:45:39    116s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2285.8M)
[03/12 15:45:39    116s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 15:45:39    116s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2285.8M)
[03/12 15:45:39    116s] Starting SI iteration 2
[03/12 15:45:40    116s] Calculate early delays in OCV mode...
[03/12 15:45:40    116s] Calculate late delays in OCV mode...
[03/12 15:45:40    116s] Start delay calculation (fullDC) (1 T). (MEM=2250.79)
[03/12 15:45:40    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    116s] End AAE Lib Interpolated Model. (MEM=2250.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    116s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:40    116s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:40    116s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:40    116s] Total number of fetched objects 616
[03/12 15:45:40    116s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:40    116s] End delay calculation. (MEM=2290.95 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    116s] End delay calculation (fullDC). (MEM=2290.95 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    116s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2291.0M) ***
[03/12 15:45:40    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:40    116s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:40    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    116s] End AAE Lib Interpolated Model. (MEM=2252.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    116s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:40    116s] Total number of fetched objects 616
[03/12 15:45:40    116s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:40    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    116s] End delay calculation. (MEM=2300.65 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    116s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    116s] End AAE Lib Interpolated Model. (MEM=2255.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    116s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:40    116s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:40    116s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:40    116s] Total number of fetched objects 616
[03/12 15:45:40    116s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:40    116s] End delay calculation. (MEM=2294.81 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:40    117s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2256.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s] End delay calculation. (MEM=2304.51 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2257.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End delay calculation. (MEM=2297.67 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:40    117s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2259.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s] End delay calculation. (MEM=2307.37 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2262.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End delay calculation. (MEM=2302.53 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:40    117s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2264.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s] End delay calculation. (MEM=2312.23 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:40    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:40    117s] End AAE Lib Interpolated Model. (MEM=2267.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:40    117s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:40    117s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:40    117s] Total number of fetched objects 616
[03/12 15:45:40    117s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:40    117s] End delay calculation. (MEM=2307.39 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:41    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/12 15:45:41    117s] **ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
[03/12 15:45:41    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:41    117s] End AAE Lib Interpolated Model. (MEM=2371.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:41    117s]  Report initialization with DMWrite ... (0, Worst)
[03/12 15:45:41    117s] Total number of fetched objects 616
[03/12 15:45:41    117s] AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
[03/12 15:45:41    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:41    117s] End delay calculation. (MEM=2418.78 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:41    117s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[03/12 15:45:41    117s] End AAE Lib Interpolated Model. (MEM=2373.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/12 15:45:41    117s]  Report initialization with DMUpdate ... (1, Worst)
[03/12 15:45:41    117s] Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
[03/12 15:45:41    117s] Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
[03/12 15:45:41    117s] Total number of fetched objects 616
[03/12 15:45:41    117s] AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
[03/12 15:45:41    117s] End delay calculation. (MEM=2413.95 CPU=0:00:00.0 REAL=0:00:00.0)
[03/12 15:45:41    117s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/12 15:45:41    117s] All LLGs are deleted
[03/12 15:45:41    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.4M, EPOCH TIME: 1741815941.972485
[03/12 15:45:41    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815941.972581
[03/12 15:45:41    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.4M, EPOCH TIME: 1741815941.973237
[03/12 15:45:41    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2290.4M, EPOCH TIME: 1741815941.973935
[03/12 15:45:41    117s] Max number of tech site patterns supported in site array is 256.
[03/12 15:45:41    117s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:45:41    117s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2290.4M, EPOCH TIME: 1741815941.985121
[03/12 15:45:41    117s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:45:41    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:45:41    117s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815941.985477
[03/12 15:45:41    117s] Fast DP-INIT is on for default
[03/12 15:45:41    117s] Atter site array init, number of instance map data is 0.
[03/12 15:45:41    117s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2290.4M, EPOCH TIME: 1741815941.987916
[03/12 15:45:41    117s] 
[03/12 15:45:41    117s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:45:41    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:2290.4M, EPOCH TIME: 1741815941.989095
[03/12 15:45:41    117s] All LLGs are deleted
[03/12 15:45:41    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:45:41    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.4M, EPOCH TIME: 1741815941.991640
[03/12 15:45:41    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815941.991666
[03/12 15:45:41    117s] Density: 0.692%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------

[03/12 15:45:41    117s] All LLGs are deleted
[03/12 15:45:41    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.4M, EPOCH TIME: 1741815941.993936
[03/12 15:45:41    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815941.993966
[03/12 15:45:41    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.4M, EPOCH TIME: 1741815941.994564
[03/12 15:45:41    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:41    117s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2290.4M, EPOCH TIME: 1741815941.995217
[03/12 15:45:41    117s] Max number of tech site patterns supported in site array is 256.
[03/12 15:45:41    117s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[03/12 15:45:42    117s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2290.4M, EPOCH TIME: 1741815942.006266
[03/12 15:45:42    117s] After signature check, allow fast init is true, keep pre-filter is true.
[03/12 15:45:42    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/12 15:45:42    117s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815942.006627
[03/12 15:45:42    117s] Fast DP-INIT is on for default
[03/12 15:45:42    117s] Atter site array init, number of instance map data is 0.
[03/12 15:45:42    117s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2290.4M, EPOCH TIME: 1741815942.008929
[03/12 15:45:42    117s] 
[03/12 15:45:42    117s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[03/12 15:45:42    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.016, MEM:2290.4M, EPOCH TIME: 1741815942.010083
[03/12 15:45:42    117s] All LLGs are deleted
[03/12 15:45:42    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[03/12 15:45:42    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/12 15:45:42    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.4M, EPOCH TIME: 1741815942.012507
[03/12 15:45:42    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.4M, EPOCH TIME: 1741815942.012536
[03/12 15:45:42    117s] Total CPU time: 1.77 sec
[03/12 15:45:42    117s] Total Real time: 4.0 sec
[03/12 15:45:42    117s] Total Memory Usage: 2290.40625 Mbytes
[03/12 15:45:42    117s] Reset AAE Options
[03/12 15:45:42    117s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/12 15:45:42    117s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/12 15:45:42    117s] Info: pop threads available for lower-level modules during optimization.
[03/12 15:45:42    117s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.8/0:00:03.9 (0.5), totSession cpu/real = 0:01:57.9/0:25:39.8 (0.1), mem = 2272.7M
[03/12 15:45:42    117s] 
[03/12 15:45:42    117s] =============================================================================================
[03/12 15:45:42    117s]  Final TAT Report : timeDesign #4                                               21.17-s075_1
[03/12 15:45:42    117s] =============================================================================================
[03/12 15:45:42    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/12 15:45:42    117s] ---------------------------------------------------------------------------------------------
[03/12 15:45:42    117s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:02.4 /  0:00:01.5    0.6
[03/12 15:45:42    117s] [ DrvReport              ]      1   0:00:00.8  (  20.8 % )     0:00:00.8 /  0:00:00.2    0.3
[03/12 15:45:42    117s] [ ExtractRC              ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/12 15:45:42    117s] [ TimingUpdate           ]      2   0:00:00.1  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/12 15:45:42    117s] [ FullDelayCalc          ]     14   0:00:00.5  (  12.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/12 15:45:42    117s] [ TimingReport           ]      1   0:00:00.3  (   7.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/12 15:45:42    117s] [ GenerateReports        ]      1   0:00:00.8  (  20.5 % )     0:00:01.1 /  0:00:00.8    0.8
[03/12 15:45:42    117s] [ MISC                   ]          0:00:01.3  (  33.8 % )     0:00:01.3 /  0:00:00.1    0.1
[03/12 15:45:42    117s] ---------------------------------------------------------------------------------------------
[03/12 15:45:42    117s]  timeDesign #4 TOTAL                0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:01.8    0.5
[03/12 15:45:42    117s] ---------------------------------------------------------------------------------------------
[03/12 15:45:42    117s] 
[03/12 15:46:23    120s] <CMD> set dbgLefDefOutVersion 5.8
[03/12 15:46:23    120s] <CMD> global dbgLefDefOutVersion
[03/12 15:46:23    120s] <CMD> set dbgLefDefOutVersion 5.8
[03/12 15:46:23    120s] <CMD> defOut -floorplan -netlist -routing polynomial_top.def
[03/12 15:46:23    120s] Writing DEF file 'polynomial_top.def', current time is Wed Mar 12 15:46:23 2025 ...
[03/12 15:46:23    120s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/12 15:46:23    120s] DEF file 'polynomial_top.def' is written, current time is Wed Mar 12 15:46:23 2025 ...
[03/12 15:46:23    120s] <CMD> set dbgLefDefOutVersion 5.8
[03/12 15:46:23    120s] <CMD> set dbgLefDefOutVersion 5.8
[03/12 15:46:41    121s] <CMD> saveNetlist polynomial_top.v
[03/12 15:46:41    121s] Writing Netlist "polynomial_top.v" ...
[03/12 15:48:18    126s] <CMD> zoomBox 139.85300 -80.85300 1188.92300 858.28850
[03/12 15:48:18    126s] <CMD> zoomBox 316.71550 -33.62450 1074.66850 644.90500
[03/12 15:48:19    126s] <CMD> zoomBox 80.29950 -183.73200 1314.50050 921.14150
[03/12 15:57:14    155s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 12 15:57:14 2025
  Total CPU time:     0:02:38
  Total real time:    0:37:15
  Peak memory (main): 1925.08MB

[03/12 15:57:14    155s] 
[03/12 15:57:14    155s] *** Memory Usage v#1 (Current mem = 2276.773M, initial mem = 486.898M) ***
[03/12 15:57:14    155s] 
[03/12 15:57:14    155s] *** Summary of all messages that are not suppressed in this session:
[03/12 15:57:14    155s] Severity  ID               Count  Summary                                  
[03/12 15:57:14    155s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[03/12 15:57:14    155s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/12 15:57:14    155s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/12 15:57:14    155s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/12 15:57:14    155s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/12 15:57:14    155s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[03/12 15:57:14    155s] WARNING   IMPEXT-6166          6  Capacitance table file(s) without the EX...
[03/12 15:57:14    155s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/12 15:57:14    155s] WARNING   IMPEXT-2662          1  Cap table %s does not have the EXTENDED ...
[03/12 15:57:14    155s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/12 15:57:14    155s] WARNING   IMPEXT-3530         16  The process node is not set. Use the com...
[03/12 15:57:14    155s] ERROR     IMPEXT-5072         10  Quantus QRC extraction failed because th...
[03/12 15:57:14    155s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[03/12 15:57:14    155s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/12 15:57:14    155s] WARNING   IMPESI-2017         16  There is no coupling capacitance found i...
[03/12 15:57:14    155s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/12 15:57:14    155s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/12 15:57:14    155s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/12 15:57:14    155s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[03/12 15:57:14    155s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/12 15:57:14    155s] ERROR     IMPSP-365           18  Design has inst(s) with SITE '%s', but t...
[03/12 15:57:14    155s] WARNING   IMPOPT-7250          1  Option -signOff for command timeDesign i...
[03/12 15:57:14    155s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/12 15:57:14    155s] WARNING   IMPOPT-7293          2  Vt partitioning has found only one parti...
[03/12 15:57:14    155s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[03/12 15:57:14    155s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/12 15:57:14    155s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[03/12 15:57:14    155s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/12 15:57:14    155s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[03/12 15:57:14    155s] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[03/12 15:57:14    155s] WARNING   NRGR-22              1  Design is already detail routed.         
[03/12 15:57:14    155s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/12 15:57:14    155s] WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
[03/12 15:57:14    155s] ERROR     IMPCTE-2             1  Scripts terminated prematurely. Turning ...
[03/12 15:57:14    155s] ERROR     IMPCTE-27            1  read_dc_script terminated prematurely %s...
[03/12 15:57:14    155s] WARNING   GLOBAL-100           5  Global '%s' has become obsolete. It will...
[03/12 15:57:14    155s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[03/12 15:57:14    155s] *** Message Summary: 252 warning(s), 34 error(s)
[03/12 15:57:14    155s] 
[03/12 15:57:14    155s] --- Ending "Innovus" (totcpu=0:02:35, real=0:37:14, mem=2276.8M) ---
