
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000219                       # Number of seconds simulated (Second)
simTicks                                    219172000                       # Number of ticks simulated (Tick)
finalTick                                   219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.78                       # Real time elapsed on the host (Second)
hostTickRate                                279930659                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     750156                       # Number of bytes of host memory used (Byte)
simInsts                                       123064                       # Number of instructions simulated (Count)
simOps                                         227381                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   157153                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     290362                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples            6436                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.066812                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.609593                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |        6345     98.59%     98.59% |          23      0.36%     98.94% |          26      0.40%     99.35% |          29      0.45%     99.80% |          12      0.19%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total              6436                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples        69647                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     2.697905                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.935777                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     2.920006                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |       30359     43.59%     43.59% |       26705     38.34%     81.93% |        6044      8.68%     90.61% |        1624      2.33%     92.94% |        1038      1.49%     94.43% |        1304      1.87%     96.31% |        1000      1.44%     97.74% |         750      1.08%     98.82% |         823      1.18%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total        69647                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples        69741                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        4.699345                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.236533                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      18.650166                       (Unspecified)
system.caches.m_latencyHistSeqr          |       68459     98.16%     98.16% |         938      1.34%     99.51% |         282      0.40%     99.91% |          15      0.02%     99.93% |          29      0.04%     99.97% |          12      0.02%     99.99% |           4      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total          69741                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples        66267                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.012706                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.001698                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.989665                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |       66253     99.98%     99.98% |           5      0.01%     99.99% |           3      0.00%     99.99% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total        66267                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         3474                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.022453                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.704088                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    41.950378                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        2195     63.18%     63.18% |         937     26.97%     90.16% |         280      8.06%     98.22% |          15      0.43%     98.65% |          29      0.83%     99.48% |          12      0.35%     99.83% |           4      0.12%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         3474                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples         3474                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.004606                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.185825                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |        3471     99.91%     99.91% |           1      0.03%     99.94% |           1      0.03%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total          3474                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples         2962                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.139770                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.870185                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |        2874     97.03%     97.03% |           0      0.00%     97.03% |          22      0.74%     97.77% |           0      0.00%     97.77% |          25      0.84%     98.62% |           0      0.00%     98.62% |          29      0.98%     99.59% |           0      0.00%     99.59% |          12      0.41%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total          2962                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load           30128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch         24739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store          14875      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            3474      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         2963      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         2962      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          1723      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1184      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          568      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load         28405      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch        23555      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store        14307      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         2963      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         2962      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         2906      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          568      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          3474      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          2962      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         3474      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         2962      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         3474      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         2962      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         3474      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         2962      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         3474                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.022453                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.704088                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.950378                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        2195     63.18%     63.18% |         937     26.97%     90.16% |         280      8.06%     98.22% |          15      0.43%     98.65% |          29      0.83%     99.48% |          12      0.35%     99.83% |           4      0.12%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         3474                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr         3473                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples        30128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     5.426746                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.277092                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    20.739880                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |       29373     97.49%     97.49% |         560      1.86%     99.35% |         160      0.53%     99.88% |          10      0.03%     99.92% |          16      0.05%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total        30128                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples        28405                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.002042                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000317                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.200503                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |       28402     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total        28405                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         1723                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    78.371445                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    71.632269                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.334385                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |         968     56.18%     56.18% |         560     32.50%     88.68% |         160      9.29%     97.97% |          10      0.58%     98.55% |          16      0.93%     99.48% |           6      0.35%     99.83% |           2      0.12%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         1723                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples        14447                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     3.776355                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.181031                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    15.772420                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |       14290     98.91%     98.91% |         105      0.73%     99.64% |          43      0.30%     99.94% |           3      0.02%     99.96% |           5      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total        14447                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples        13896                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026195                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.005931                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.051823                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |       13890     99.96%     99.96% |           2      0.01%     99.97% |           1      0.01%     99.98% |           2      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total        13896                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          551                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.134301                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.592541                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.674588                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         395     71.69%     71.69% |         104     18.87%     90.56% |          43      7.80%     98.37% |           3      0.54%     98.91% |           5      0.91%     99.82% |           1      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          551                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples        24738                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     4.343965                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.220972                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    17.421067                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |       24381     98.56%     98.56% |         265      1.07%     99.63% |          74      0.30%     99.93% |           2      0.01%     99.94% |           8      0.03%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total        24738                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples        23555                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |       23555    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total        23555                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1183                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    70.926458                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    65.031214                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.130561                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         826     69.82%     69.82% |         265     22.40%     92.22% |          74      6.26%     98.48% |           2      0.17%     98.65% |           8      0.68%     99.32% |           5      0.42%     99.75% |           2      0.17%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1183                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          428                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     5.191589                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.249189                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    19.713896                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         406     94.86%     94.86% |           0      0.00%     94.86% |           2      0.47%     95.33% |           7      1.64%     96.96% |           3      0.70%     97.66% |           5      1.17%     98.83% |           0      0.00%     98.83% |           0      0.00%     98.83% |           3      0.70%     99.53% |           2      0.47%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          428                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          411                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.021898                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.053065                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    10.815617                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         406     98.78%     98.78% |           0      0.00%     98.78% |           2      0.49%     99.27% |           1      0.24%     99.51% |           0      0.00%     99.51% |           0      0.00%     99.51% |           0      0.00%     99.51% |           0      0.00%     99.51% |           1      0.24%     99.76% |           1      0.24%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          411                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           17                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    81.823529                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    77.601369                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    29.608350                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     35.29%     35.29% |           3     17.65%     52.94% |           5     29.41%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           2     11.76%     94.12% |           1      5.88%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           17                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         1723                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    78.371445                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    71.632269                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.334385                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |         968     56.18%     56.18% |         560     32.50%     88.68% |         160      9.29%     97.97% |          10      0.58%     98.55% |          16      0.93%     99.48% |           6      0.35%     99.83% |           2      0.12%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         1723                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          551                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.134301                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.592541                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.674588                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         395     71.69%     71.69% |         104     18.87%     90.56% |          43      7.80%     98.37% |           3      0.54%     98.91% |           5      0.91%     99.82% |           1      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          551                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1183                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    70.926458                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    65.031214                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.130561                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         826     69.82%     69.82% |         265     22.40%     92.22% |          74      6.26%     98.48% |           2      0.17%     98.65% |           8      0.68%     99.32% |           5      0.42%     99.75% |           2      0.17%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1183                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           17                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    81.823529                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    77.601369                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    29.608350                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     35.29%     35.29% |           3     17.65%     52.94% |           5     29.41%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           2     11.76%     94.12% |           1      5.88%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           17                       (Unspecified)
system.caches.controllers0.delayHistogram::samples         6436                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.066812                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.609593                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1         6345     98.59%     98.59% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           23      0.36%     98.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           26      0.40%     99.35% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           29      0.45%     99.80% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           12      0.19%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total         6436                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits        66267                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         3475                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses        69742                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013514                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4824.270437                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.318750                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1004.872885                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058730                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.972624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015851                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.516362                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013514                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   956.855803                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029365                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9753.198416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029392                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.479076                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015851                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.685179                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034854                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.689741                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control          6948                       (Unspecified)
system.caches.network.msg_byte.Control          55584                       (Unspecified)
system.caches.network.msg_count.Data             5924                       (Unspecified)
system.caches.network.msg_byte.Data            426528                       (Unspecified)
system.caches.network.msg_count.Response_Data         6948                       (Unspecified)
system.caches.network.msg_byte.Response_Data       500256                       (Unspecified)
system.caches.network.msg_count.Writeback_Control         5924                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        47392                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029365                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7753.362671                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013514                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  2910.622708                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.015851                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.209881                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.341266                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         3474                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        27792                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         2962                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       213264                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         3474                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       250128                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         2962                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        23696                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013514                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3867.451135                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015851                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.867684                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.095496                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6753.431110                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.808479                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         3474                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       250128                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         2962                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        23696                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.874053                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         3474                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        27792                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         2962                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       213264                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.341266                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         3474                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        27792                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         2962                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       213264                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         3474                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       250128                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         2962                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        23696                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029365                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8753.285106                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014459                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  1953.785155                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015887                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.542953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.874053                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         3474                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        27792                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         2962                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       213264                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.808479                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         3474                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       250128                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         2962                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        23696                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           219173                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          340186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        5                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         303736                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    325                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               112794                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            159050                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              188203                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.613874                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.296317                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    107135     56.93%     56.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     14262      7.58%     64.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     13098      6.96%     71.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     12318      6.55%     78.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     11912      6.33%     84.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     11051      5.87%     90.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      9404      5.00%     95.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      5187      2.76%     97.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3836      2.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                188203                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3293     71.87%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     71.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     24      0.52%     72.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     72.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      7      0.15%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.02%     72.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     72.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     72.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   18      0.39%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     72.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    765     16.70%     89.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   436      9.52%     99.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                13      0.28%     99.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               25      0.55%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3390      1.12%      1.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        226099     74.44%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           23      0.01%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1989      0.65%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          656      0.22%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          748      0.25%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1918      0.63%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1762      0.58%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1296      0.43%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          617      0.20%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        43813     14.42%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        17657      5.81%     98.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2493      0.82%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1275      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         303736                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.385828                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                4582                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015085                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   778274                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  433531                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          283819                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     22303                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    19510                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            10459                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      293759                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        11169                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          2601                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          49185                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         2977                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     340191                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      452                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                        48064                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                       21093                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           866                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         1733                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 65                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                561                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2330                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     2891                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            299050                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         45232                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4681                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              63721                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          28094                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        18489                       # Number of stores executed (Count)
system.cpu.numRate                           1.364447                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       295843                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      294278                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        221689                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        386642                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.342675                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.573370                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             755                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           30970                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      123064                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        227381                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.780968                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.780968                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.561493                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.561493                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     440435                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    240897                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       15643                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       8456                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      159760                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     103335                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    123436                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          48064                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         21093                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1209                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          676                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   39882                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             33502                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2720                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                15570                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   13895                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.892421                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    1735                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1134                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                170                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              964                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          333                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          110512                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2408                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       172312                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.319589                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.452906                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          115880     67.25%     67.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           13225      7.68%     74.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            9074      5.27%     80.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9702      5.63%     85.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            3366      1.95%     87.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            3480      2.02%     89.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1648      0.96%     90.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1346      0.78%     91.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           14591      8.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       172312                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               123064                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 227381                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       46702                       # Number of memory references committed (Count)
system.cpu.commit.loads                         32255                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      23526                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       7352                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      220698                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   995                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1461      0.64%      0.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       172697     75.95%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.01%     76.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1807      0.79%     77.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          312      0.14%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          610      0.27%     77.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1130      0.50%     78.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1318      0.58%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1086      0.48%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          241      0.11%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        30833     13.56%     93.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        13443      5.91%     98.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1422      0.63%     99.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1004      0.44%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       227381                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         14591                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    50136                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 83243                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     44014                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8209                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2601                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                13325                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   452                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 365751                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2143                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              54266                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         211121                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       39882                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              15800                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        120580                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    6092                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           989                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         9142                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     25095                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1230                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             188203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.089069                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.276752                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   127429     67.71%     67.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     2311      1.23%     68.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     3602      1.91%     70.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2769      1.47%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     4923      2.62%     74.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     3444      1.83%     76.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3834      2.04%     78.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     3697      1.96%     80.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    36194     19.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               188203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.181966                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.963262                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2926                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15806                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   37                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  65                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6645                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    620                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              32255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.622043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.400912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  26392     81.82%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   25      0.08%     81.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   57      0.18%     82.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  108      0.33%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  863      2.68%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2148      6.66%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  466      1.44%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  441      1.37%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  545      1.69%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  189      0.59%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 93      0.29%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 62      0.19%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 87      0.27%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                131      0.41%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                127      0.39%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                143      0.44%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 86      0.27%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 64      0.20%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 72      0.22%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 32      0.10%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  5      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 21      0.07%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.04%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 12      0.04%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 15      0.05%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               50      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                32255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   43755                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   18489                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       528                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       124                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   25243                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       273                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2601                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    54163                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   61641                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1177                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     47314                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 21307                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 355727                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   549                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  10256                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    800                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   7934                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              431785                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      927769                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   549272                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22813                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                278705                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   153066                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     38371                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           493755                       # The number of ROB reads (Count)
system.cpu.rob.writes                          691779                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   123064                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     227381                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    41                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      6376.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000025033750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           184                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           184                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 9121                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2769                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3474                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2962                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3474                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2962                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      60                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3474                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2962                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2146                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      895                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      295                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       50                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     139                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     190                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     199                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     190                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     187                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       18.543478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.189400                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      34.414831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15              35     19.02%     19.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            148     80.43%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.54%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            184                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               184    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   222336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                189568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1014436150.60317922                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               864928001.75204861                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      218999000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34027.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       218496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       188416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 996915664.409687280655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 859671855.894001007080                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         3474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2962                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    128672000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1   5082405750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     37038.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1715869.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       222336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          222336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       189568                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       189568                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         3474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2962                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2962                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1014436151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1014436151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    864928002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         864928002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1879364152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1879364152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3414                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2944                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 64659500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               17070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           128672000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18939.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37689.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2560                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2304                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1484                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   273.423181                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   179.773375                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   271.925501                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          459     30.93%     30.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          445     29.99%     60.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          215     14.49%     75.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          112      7.55%     82.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           69      4.65%     87.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           47      3.17%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           22      1.48%     92.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           27      1.82%     94.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           88      5.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1484                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 218496                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              188416                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               996.915664                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               859.671856                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4662420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2459160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        11631060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7313220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 17209920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     97924860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      1699200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      142899840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    651.998613                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      3638500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      7280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    208253500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6004740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3172620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        12744900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        8054460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 17209920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     98362050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      1331040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      146879730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    670.157365                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      2663500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      7280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    209228500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  1219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.37                       # Real time elapsed on the host (Second)
hostTickRate                                157001013                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                      1938566                       # Number of instructions simulated (Count)
simOps                                        3589981                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   304353                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     563623                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           17168                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.070946                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.634790                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       16913     98.51%     98.51% |          67      0.39%     98.90% |          71      0.41%     99.32% |          70      0.41%     99.73% |          45      0.26%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             17168                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples       950263                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.601555                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.366468                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.356574                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |      619274     65.17%     65.17% |      289863     30.50%     95.67% |       22819      2.40%     98.07% |        7122      0.75%     98.82% |        3826      0.40%     99.23% |        3410      0.36%     99.58% |        2006      0.21%     99.80% |        1097      0.12%     99.91% |         846      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total       950263                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples       956943                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.444847                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.030215                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       6.571021                       (Unspecified)
system.caches.m_latencyHistSeqr          |      954964     99.79%     99.79% |        1391      0.15%     99.94% |         479      0.05%     99.99% |          30      0.00%     99.99% |          50      0.01%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total         956943                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples       951321                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008015                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.004939                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.299728                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |      951304    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       951321                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5622                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.362860                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.941958                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.877844                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3648     64.89%     64.89% |        1388     24.69%     89.58% |         477      8.48%     98.06% |          30      0.53%     98.59% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5622                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples         9096                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003518                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.162406                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |        9090     99.93%     99.93% |           2      0.02%     99.96% |           2      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total          9096                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples         8072                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.146928                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.903588                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |        7823     96.92%     96.92% |           0      0.00%     96.92% |          65      0.81%     97.72% |           0      0.00%     97.72% |          69      0.85%     98.58% |           0      0.00%     98.58% |          70      0.87%     99.44% |           0      0.00%     99.44% |          45      0.56%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total          8072                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load          349859      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        326495      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         280589      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5622      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5110      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5110      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3147      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1778      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load        346712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       324717      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       279892      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5110      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5110      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4925      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5622      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5110      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5622      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5110      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5622      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5110      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5622      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5110      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5622                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.362860                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.941958                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.877844                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3648     64.89%     64.89% |        1388     24.69%     89.58% |         477      8.48%     98.06% |          30      0.53%     98.59% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5622                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr         9094                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       349859                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.683550                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.039016                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     8.321698                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      348671     99.66%     99.66% |         838      0.24%     99.90% |         284      0.08%     99.98% |          19      0.01%     99.99% |          28      0.01%     99.99% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       349859                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       346712                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000167                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000026                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.057391                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |      346709    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       346712                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3147                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.973308                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.258271                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.485895                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1959     62.25%     62.25% |         838     26.63%     88.88% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3147                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       265408                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.209877                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.028594                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.117504                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      265207     99.92%     99.92% |         137      0.05%     99.98% |          53      0.02%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       265408                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       264733                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026604                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017672                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.330379                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      264725    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       264733                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       326495                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.393537                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.023163                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     6.144267                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      325923     99.82%     99.82% |         404      0.12%     99.95% |         136      0.04%     99.99% |           7      0.00%     99.99% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       326495                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       324717                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      324717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       324717                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1778                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.265467                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.011990                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.707551                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1206     67.83%     67.83% |         404     22.72%     90.55% |         136      7.65%     98.20% |           7      0.39%     98.59% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1778                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        15181                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.155194                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.009033                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     3.884502                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       15153     99.82%     99.82% |          10      0.07%     99.88% |          12      0.08%     99.96% |           0      0.00%     99.96% |           5      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        15181                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        15159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.034567                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002658                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.909723                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       15153     99.96%     99.96% |           0      0.00%     99.96% |           2      0.01%     99.97% |           1      0.01%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%     99.99% |           1      0.01%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        15159                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3147                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.973308                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.258271                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.485895                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1959     62.25%     62.25% |         838     26.63%     88.88% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3147                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1778                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.265467                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.011990                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.707551                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1206     67.83%     67.83% |         404     22.72%     90.55% |         136      7.65%     98.20% |           7      0.39%     98.59% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1778                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10732                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073425                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649447                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10568     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10732                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits       951321                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5622                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses       956943                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.004191                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4981.413615                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.785010                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.876004                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.017605                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.995079                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.004611                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.913056                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.004191                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   992.243916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.008803                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9958.727727                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.008808                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.086124                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.004611                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.943404                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.010374                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.944224                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11244                       (Unspecified)
system.caches.network.msg_byte.Control          89952                       (Unspecified)
system.caches.network.msg_count.Data            10220                       (Unspecified)
system.caches.network.msg_byte.Data            735840                       (Unspecified)
system.caches.network.msg_count.Response_Data        11244                       (Unspecified)
system.caches.network.msg_byte.Response_Data       809568                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10220                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81760                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.004296                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8003.768000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002148                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3015.855000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002148                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.074000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5622                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        44976                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5110                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       367920                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5622                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       404784                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5110                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40880                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.004191                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3989.176261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.004611                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.976213                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.028931                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6958.762176                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.074000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5622                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       404784                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5110                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40880                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.074000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5622                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        44976                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5110                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       367920                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.074000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5622                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        44976                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5110                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       367920                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5622                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       404784                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5110                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40880                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.008803                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8958.740850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.004508                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2004.696630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.004618                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.097607                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.074000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5622                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        44976                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5110                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       367920                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.074000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5622                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       404784                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5110                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40880                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3524472                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       18                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3486701                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1027                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               161882                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            187747                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              981964                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.550742                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.284568                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    118150     12.03%     12.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     94173      9.59%     21.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    145704     14.84%     36.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    145035     14.77%     51.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    107913     10.99%     62.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128975     13.13%     75.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    141333     14.39%     89.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     63958      6.51%     96.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     36723      3.74%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                981964                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   40689     88.13%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.01%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4055      8.78%     96.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    16      0.03%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1361      2.95%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               44      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15843      0.45%      0.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2747734     78.81%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8370      0.24%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            42      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         5542      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           85      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          228      0.01%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3144      0.09%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            9      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       443972     12.73%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       243062      6.97%     99.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7256      0.21%     99.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        11360      0.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3486701                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.486701                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               46170                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013242                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7940104                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3656118                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3442421                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     62463                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30298                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            29013                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3485100                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        31928                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          4807                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          24916                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          773                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3524490                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       81                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       451983                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      254913                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        18                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           360                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          233                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 49                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               2929                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2504                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     5433                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3477335                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        448184                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9370                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             702205                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         426593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       254021                       # Number of stores executed (Count)
system.cpu.numRate                           3.477335                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3472826                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3471434                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2490944                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3765383                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.471434                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.661538                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             367                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18036                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1815502                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3362600                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.550812                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.550812                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.815502                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.815502                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5169954                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2767276                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21254                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      17527                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2127100                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1086218                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1567787                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         451983                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        254913                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14932                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        21365                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  448213                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            376072                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4762                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               185889                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  185256                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996595                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12936                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7441                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6781                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              660                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           94                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          161548                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4718                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       958293                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.508948                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.923665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          162648     16.97%     16.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          188294     19.65%     36.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           67601      7.05%     43.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          149163     15.57%     59.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60933      6.36%     65.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           63007      6.57%     72.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           39367      4.11%     76.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           21594      2.25%     78.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          205686     21.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       958293                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1815502                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3362600                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      686413                       # Number of memory references committed (Count)
system.cpu.commit.loads                        434133                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     415212                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      28556                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3338883                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12152                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        14921      0.44%      0.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2644045     78.63%     79.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8330      0.25%     79.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           38      0.00%     79.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5517      0.16%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           12      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           47      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          158      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3078      0.09%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            3      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       428456     12.74%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       241085      7.17%     99.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         5677      0.17%     99.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        11195      0.33%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3362600                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        205686                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   336227                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 48559                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    586485                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  5886                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4807                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               184065                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   203                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3575913                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   989                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             317484                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1955016                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      448213                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             204973                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        657970                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10018                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  179                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1309                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    301861                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1717                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             981964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.681089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.520445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   377278     38.42%     38.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51847      5.28%     43.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    34468      3.51%     47.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    65554      6.68%     53.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22313      2.27%     56.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    42509      4.33%     60.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36234      3.69%     64.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    36037      3.67%     67.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   315724     32.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               981964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.448213                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.955016                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       78093                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   17851                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  49                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2633                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1334                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     11                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             434130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.329800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.465530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 429295     98.89%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1539      0.35%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  350      0.08%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  351      0.08%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  449      0.10%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1371      0.32%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  161      0.04%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  188      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   41      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 26      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 35      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 27      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 31      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 50      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 83      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 24      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               434130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  448156                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  254029                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        55                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  302049                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       232                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4807                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   339844                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   39167                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            387                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    587546                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 10213                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3557967                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1602                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3021                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    971                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   3314                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3984427                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9152725                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5317707                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21872                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3738518                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   245875                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      18                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     19912                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4276079                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7072021                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1815502                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3362600                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     7                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      4290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000563932500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           134                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           134                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 6251                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2015                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2148                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2148                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2148                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2148                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2148                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2148                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1523                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      474                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      108                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     158                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.977612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.973970                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.335078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      1.49%      1.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      2.24%      3.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               125     93.28%     97.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 4      2.99%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            134                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.022388                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.021317                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.192585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               132     98.51%     98.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.75%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.75%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            134                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   137472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                137472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               137472000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               137472000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      745863000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      173618.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       137088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       137408                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 137088000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 137408000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2148                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2148                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     80058000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  18203497750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     37270.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   8474626.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       137472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          137472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       137472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       137472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2148                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2148                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2148                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2148                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    137472000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          137472000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    137472000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         137472000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    274944000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         274944000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2142                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2147                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 39895500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               10710000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            80058000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18625.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37375.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1689                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1607                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            74.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1003                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   274.823529                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   171.331953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   294.912721                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          338     33.70%     33.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          331     33.00%     66.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           91      9.07%     75.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           58      5.78%     81.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           33      3.29%     84.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           34      3.39%     88.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           23      2.29%     90.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           15      1.50%     92.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           80      7.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1003                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 137088                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              137408                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               137.088000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               137.408000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3377220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1814010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         6882960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        4744980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    211834800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    205612800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      512940690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.940690                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    532644750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    434075250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3712800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1992375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         8410920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        6462360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    143951220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    262777920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      505981515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    505.981515                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    681840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    284880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  2219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.72                       # Real time elapsed on the host (Second)
hostTickRate                                148872660                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                      3989076                       # Number of instructions simulated (Count)
simOps                                        7390495                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   593856                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1100226                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           27904                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.071889                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.640412                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       27485     98.50%     98.50% |         111      0.40%     98.90% |         116      0.42%     99.31% |         111      0.40%     99.71% |          78      0.28%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             27904                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1927237                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.502359                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.324905                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.082415                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     1288754     66.87%     66.87% |      583465     30.27%     97.15% |       33628      1.74%     98.89% |       10205      0.53%     99.42% |        3826      0.20%     99.62% |        3410      0.18%     99.80% |        2006      0.10%     99.90% |        1097      0.06%     99.96% |         846      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1927237                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1941631                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.223246                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.017581                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.618773                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1939652     99.90%     99.90% |        1391      0.07%     99.97% |         479      0.02%     99.99% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1941631                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1936007                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007923                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005196                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.219312                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     1935990    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1936007                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5624                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.346017                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.919870                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.879519                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3650     64.90%     64.90% |        1388     24.68%     89.58% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5624                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        14720                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003261                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.156357                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       14711     99.94%     99.94% |           3      0.02%     99.96% |           3      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         14720                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        13184                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.148513                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.910849                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       12774     96.89%     96.89% |           0      0.00%     96.89% |         108      0.82%     97.71% |           0      0.00%     97.71% |         113      0.86%     98.57% |           0      0.00%     98.57% |         111      0.84%     99.41% |           0      0.00%     99.41% |          78      0.59%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         13184                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load          705353      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        647914      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         588364      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5624      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5112      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5112      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1778      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load        702204      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       646136      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       587667      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5112      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5112      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4927      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5624      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5112      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5624      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5112      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5624      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5112      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5624      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5112      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5624                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.346017                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.919870                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.879519                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3650     64.90%     64.90% |        1388     24.68%     89.58% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5624                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        14717                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       705353                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.339121                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.019175                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     5.870901                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      704165     99.83%     99.83% |         838      0.12%     99.95% |         284      0.04%     99.99% |          19      0.00%     99.99% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       705353                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       702204                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000083                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000013                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.040327                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |      702201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       702204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       556206                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.114015                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023333                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.848128                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      556005     99.96%     99.96% |         137      0.02%     99.99% |          53      0.01%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       556206                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       555531                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026562                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018134                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.255989                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      555523    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       555531                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       647914                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.198310                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.011606                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     4.366071                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      647342     99.91%     99.91% |         404      0.06%     99.97% |         136      0.02%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       647914                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       646136                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      646136    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       646136                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1778                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.265467                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.011990                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.707551                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1206     67.83%     67.83% |         404     22.72%     90.55% |         136      7.65%     98.20% |           7      0.39%     98.59% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1778                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        32158                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.073294                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.004276                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.670036                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       32130     99.91%     99.91% |          10      0.03%     99.94% |          12      0.04%     99.98% |           0      0.00%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        32158                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        32136                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.016337                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.001274                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.311728                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       32130     99.98%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        32136                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1778                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.265467                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.011990                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.707551                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1206     67.83%     67.83% |         404     22.72%     90.55% |         136      7.65%     98.20% |           7      0.39%     98.59% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1778                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10736                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073398                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649328                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10572     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10736                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1936007                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5624                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      1941631                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.002304                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4989.788984                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.874989                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.481261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.009676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.997296                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.002534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.952234                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.002304                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   995.738951                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.004838                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9977.311358                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.004841                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.047315                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.002534                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.968907                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.005701                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.969358                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11248                       (Unspecified)
system.caches.network.msg_byte.Control          89984                       (Unspecified)
system.caches.network.msg_count.Data            10224                       (Unspecified)
system.caches.network.msg_byte.Data            736128                       (Unspecified)
system.caches.network.msg_count.Response_Data        11248                       (Unspecified)
system.caches.network.msg_byte.Response_Data       809856                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10224                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81792                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.968000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.001000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5624                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        44992                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5112                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368064                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5624                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       404928                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5112                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40896                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.002304                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3994.053638                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.002534                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.986932                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.015900                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6977.330284                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.001000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5624                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       404928                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5112                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40896                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.001000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5624                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        44992                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368064                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.001000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5624                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        44992                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5112                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368064                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5624                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       404928                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5112                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40896                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.004838                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8977.318567                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.002478                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2002.580242                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.002538                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.053624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.001000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5624                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        44992                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5112                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368064                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.001000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5624                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       404928                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5112                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40896                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   2219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3835815                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3828764                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                35291                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             47622                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.828764                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.153688                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     58645      5.86%      5.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97142      9.71%     15.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    158578     15.86%     31.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    159369     15.94%     47.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    117589     11.76%     59.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    138617     13.86%     72.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    157383     15.74%     88.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     72796      7.28%     96.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     39881      3.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42366     87.28%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4633      9.54%     96.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     96.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1543      3.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16991      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3001916     78.40%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        10539      0.28%     79.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6170      0.16%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3085      0.08%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       488487     12.76%     92.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       281510      7.35%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7716      0.20%     99.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12350      0.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3828764                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.828764                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               48542                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012678                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8639709                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3840246                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3790525                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     66358                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30867                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30865                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3826364                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33951                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1914                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3132                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3835815                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494705                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      293884                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1555                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             355                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1910                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3825461                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495364                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3299                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             788882                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         470486                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       293518                       # Number of stores executed (Count)
system.cpu.numRate                           3.825461                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3822162                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3821390                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2717131                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4074744                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.821390                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666823                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2050510                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3800514                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.487684                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.487684                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.050510                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.050510                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5712052                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3033192                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21609                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18515                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2373681                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1178739                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1734910                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494705                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        293884                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15421                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10795                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  474706                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            402077                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1905                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               197889                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  197883                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999970                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14629                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7878                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7857                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               21                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            7                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           35145                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              1905                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       994954                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.819789                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.835181                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           94724      9.52%      9.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          209512     21.06%     30.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79055      7.95%     38.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          169428     17.03%     55.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           68437      6.88%     62.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75257      7.56%     69.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43755      4.40%     74.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           26243      2.64%     77.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          228543     22.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       994954                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2050510                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3800514                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      782449                       # Number of memory references committed (Count)
system.cpu.commit.loads                        490101                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     467727                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30865                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3774276                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13892                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16981      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2981292     78.44%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        10537      0.28%     79.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6170      0.16%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3085      0.08%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       483928     12.73%     92.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279998      7.37%     99.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6173      0.16%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12350      0.32%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3800514                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        228543                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   354528                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  3161                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    639301                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1096                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1914                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               197882                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3857528                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             322489                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2088566                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      474706                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220369                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        675597                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3828                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    321419                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   838                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.868691                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.503277                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   357781     35.78%     35.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51382      5.14%     40.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    27070      2.71%     43.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    76775      7.68%     51.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24577      2.46%     53.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    48447      4.84%     58.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    41178      4.12%     62.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    37087      3.71%     66.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   335703     33.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.474706                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.088566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91025                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    4600                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1524                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1542                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             490104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.858534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.624831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 488559     99.68%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1541      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               30                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               490104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495365                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  293518                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  321419                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1914                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   355422                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3132                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    639498                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                    34                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3850916                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                     21                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4269142                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9923169                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5757105                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21617                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4206661                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    62496                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        98                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4602044                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7676375                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2050510                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3800514                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            2                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           2                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          2                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       19.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      2                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     2                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                      128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               128000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               128000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      593018000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                   148254500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadAccesses::caches.controllers1            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1         0.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total             128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1       128000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             128000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1       128000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            128000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1       256000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total            256000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371861280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465635250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.635250                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966629250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33370750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371861280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465635250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.635250                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966629250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33370750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  3219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.93                       # Real time elapsed on the host (Second)
hostTickRate                                144278207                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                      6090038                       # Number of instructions simulated (Count)
simOps                                       11284762                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   878647                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1628120                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           38648                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072294                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.642828                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       38065     98.49%     98.49% |         155      0.40%     98.89% |         161      0.42%     99.31% |         152      0.39%     99.70% |         111      0.29%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             38648                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2902029                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.470131                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.311845                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.973761                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     1955795     67.39%     67.39% |      877566     30.24%     97.63% |       44248      1.52%     99.16% |       13235      0.46%     99.61% |        3826      0.13%     99.75% |        3410      0.12%     99.86% |        2006      0.07%     99.93% |        1097      0.04%     99.97% |         846      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2902029                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2924001                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.150920                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.013465                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.766198                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2922020     99.93%     99.93% |        1393      0.05%     99.98% |         479      0.02%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2924001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2918373                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007853                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005252                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.185699                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     2918356    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2918373                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        20348                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003145                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.153560                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       20336     99.94%     99.94% |           4      0.02%     99.96% |           4      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         20348                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        18300                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.149180                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.913935                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       17729     96.88%     96.88% |           0      0.00%     96.88% |         151      0.83%     97.70% |           0      0.00%     97.70% |         157      0.86%     98.56% |           0      0.00%     98.56% |         152      0.83%     99.39% |           0      0.00%     99.39% |         111      0.61%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         18300                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1061644      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        966315      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         896042      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1058495      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       964533      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       895345      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        20344                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1061644                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.225311                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.012699                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.788081                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1060456     99.89%     99.89% |         838      0.08%     99.97% |         284      0.03%     99.99% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1061644                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1058495                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000055                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000009                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.032846                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1058492    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1058495                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       847210                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.083796                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021571                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.309977                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      847009     99.98%     99.98% |         137      0.02%     99.99% |          53      0.01%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       847210                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       846535                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026382                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018161                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.227423                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      846527    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       846535                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       966315                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.133228                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.007784                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.578645                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      965741     99.94%     99.94% |         406      0.04%     99.98% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       966315                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       964533                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      964533    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       964533                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        48832                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.048288                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002828                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.167024                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       48804     99.94%     99.94% |          10      0.02%     99.96% |          12      0.02%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        48832                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        48810                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.010776                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000853                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.064384                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       48804     99.99%     99.99% |           0      0.00%     99.99% |           2      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        48810                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2918373                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      2924001                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001589                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4992.960923                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.908345                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.331762                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.006675                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998136                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001748                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.967072                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001589                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   997.062599                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.003338                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9984.339451                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.003339                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.032617                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001748                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.978566                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003933                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.978877                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.936000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.002000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001589                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3995.900809                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001748                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.990991                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.010968                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6984.352498                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.002000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.002000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.002000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.003338                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8984.344421                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001709                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.778718                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001751                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.036966                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.002000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.002000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   3219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3896846                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3898132                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2578                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              1254                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999900                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.898522                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.119918                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     42072      4.21%      4.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98538      9.85%     14.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166751     16.68%     30.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    158236     15.83%     46.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116272     11.63%     58.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137063     13.71%     71.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166725     16.67%     88.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73313      7.33%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40930      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999900                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48035     88.79%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4548      8.41%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1515      2.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16679      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3070277     78.76%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12120      0.31%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6062      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3031      0.08%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       489745     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       280506      7.20%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7580      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3898132                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.898132                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54098                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013878                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8785073                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3869109                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3866098                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     65190                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30320                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30322                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3902199                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33352                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           118                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            248                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3896846                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       495816                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      292642                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  5                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              31                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      113                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3897969                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        497239                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       162                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             789852                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         482638                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       292613                       # Number of stores executed (Count)
system.cpu.numRate                           3.897969                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3896449                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3896420                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2782578                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4178185                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.896420                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665978                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             100                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2100962                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3894267                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.475972                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.475972                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.100962                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.100962                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5824608                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3098450                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21227                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18190                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2457683                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1214664                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1758308                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         495816                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        292642                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15150                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10605                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482920                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            412423                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               113                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198804                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198799                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999975                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13647                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7685                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7685                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2529                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               111                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       999534                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.896083                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.820853                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           79483      7.95%      7.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214718     21.48%     29.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80429      8.05%     37.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171792     17.19%     54.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66788      6.68%     61.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79250      7.93%     69.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45456      4.55%     73.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25767      2.58%     76.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235851     23.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       999534                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2100962                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3894267                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      788083                       # Number of memory references committed (Count)
system.cpu.commit.loads                        495566                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     482431                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30322                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3868498                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13642                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16675      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3068296     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12120      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6062      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3031      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       489501     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       280385      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6065      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3894267                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235851                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351774                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   248                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    647729                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    31                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    118                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198801                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3898138                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    11                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318466                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2103232                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482920                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220131                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        681302                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     242                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            10                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    318402                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    92                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.898582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501193                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352105     35.21%     35.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51529      5.15%     40.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28342      2.83%     43.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78910      7.89%     51.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23374      2.34%     53.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51537      5.15%     58.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37893      3.79%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34970      3.50%     65.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   341240     34.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482920                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.103232                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92439                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     253                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   5                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    137                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1516                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             495566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856300                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 494050     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1516      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               495566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  497239                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  292613                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318403                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    118                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   351889                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     248                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    647641                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     4                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3897594                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4332143                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10060393                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5823646                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21223                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4328611                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     3512                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         9                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4660453                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7793963                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2100962                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3894267                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  270                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            4                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           4                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          4                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      4                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     4                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                      256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               256000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               256000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1161524000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                   145190500.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 256000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1       102500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total             256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1       256000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             256000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1       256000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            256000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1       512000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total            512000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     4                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                    27500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                  20000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat              102500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    2                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            2    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                    256                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.256000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy             7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy           14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     17146740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    369501120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465346995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.346995                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    960454500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33449250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      6096250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy             7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy           14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     17039580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    369591360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465330075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.330075                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    960689500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33449250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT      5861250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  4219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.14                       # Real time elapsed on the host (Second)
hostTickRate                                140150256                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                      8190661                       # Number of instructions simulated (Count)
simOps                                       15178458                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1147908                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2127233                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           49392                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072522                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.644189                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       48645     98.49%     98.49% |         199      0.40%     98.89% |         206      0.42%     99.31% |         193      0.39%     99.70% |         144      0.29%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             49392                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3876820                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.454070                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.305370                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.914516                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     2622939     67.66%     67.66% |     1171569     30.22%     97.88% |       54863      1.42%     99.29% |       16264      0.42%     99.71% |        3826      0.10%     99.81% |        3410      0.09%     99.90% |        2006      0.05%     99.95% |        1097      0.03%     99.98% |         846      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3876820                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3906368                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.114906                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011421                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.259295                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3904387     99.95%     99.95% |        1393      0.04%     99.98% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3906368                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      3900740                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007817                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005279                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.166513                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     3900723    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      3900740                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        25976                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003080                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.151953                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       25961     99.94%     99.94% |           5      0.02%     99.96% |           5      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         25976                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        23416                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.149556                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.915668                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       22684     96.87%     96.87% |           0      0.00%     96.87% |         194      0.83%     97.70% |           0      0.00%     97.70% |         201      0.86%     98.56% |           0      0.00%     98.56% |         193      0.82%     99.39% |           0      0.00%     99.39% |         144      0.61%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         23416                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1417936      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1284786      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1203646      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1414787      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1283004      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1202949      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        25971                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1417936                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.168696                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.009493                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.144225                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1416748     99.92%     99.92% |         838      0.06%     99.98% |         284      0.02%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1417936                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1414787                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000041                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000006                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.028411                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1414784    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1414787                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1138141                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.069032                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.020711                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.994774                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1137940     99.98%     99.98% |         137      0.01%     99.99% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1138141                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1137466                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026294                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018174                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.212082                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1137458    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1137466                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1284786                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.100203                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.005849                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.104110                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1284212     99.96%     99.96% |         406      0.03%     99.99% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1284786                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1283004                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1283004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1283004                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        65505                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.036013                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002118                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.871139                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       65477     99.96%     99.96% |          10      0.02%     99.97% |          12      0.02%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        65505                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        65483                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.008048                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000646                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.918960                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       65477     99.99%     99.99% |           0      0.00%     99.99% |           2      0.00%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        65483                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3900740                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3906368                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001213                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4994.629278                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.925889                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.253130                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005093                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998578                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001334                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.974877                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001213                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   997.758802                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002546                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9988.051210                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002548                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.024886                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001334                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.983646                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003001                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.983883                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001213                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3996.872372                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001334                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.993127                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008368                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6988.061165                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002546                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8988.055002                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001304                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.357138                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001336                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.028205                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   4219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3896745                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3897984                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 3047                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              1463                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.897984                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.120230                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     42211      4.22%      4.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98516      9.85%     14.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166753     16.68%     30.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    158233     15.82%     46.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116276     11.63%     58.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137070     13.71%     71.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166710     16.67%     88.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73299      7.33%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40932      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48035     88.79%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4552      8.41%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1515      2.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16678      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3070191     78.76%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12120      0.31%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6060      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3030      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       489733     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       280461      7.20%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7579      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3897984                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.897984                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54102                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013879                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8784894                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3869481                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3865939                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     65181                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30318                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30318                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3902060                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33348                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           136                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            285                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3896745                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       495816                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      292605                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 99                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              30                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      129                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3897807                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        497202                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       181                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             789771                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         482624                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       292569                       # Number of stores executed (Count)
system.cpu.numRate                           3.897807                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3896286                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3896257                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2782436                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4177958                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.896257                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665980                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2100623                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3893696                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.476049                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.476049                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.100623                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.100623                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5824322                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3098351                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21226                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18186                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2457474                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1214637                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1758216                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         495816                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        292605                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15145                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10602                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482943                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            412410                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               127                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198828                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198824                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13654                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7701                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7701                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2901                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               127                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       999579                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.895336                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.820933                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           79630      7.97%      7.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214670     21.48%     29.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80442      8.05%     37.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171804     17.19%     54.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66789      6.68%     61.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79236      7.93%     69.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45450      4.55%     73.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25770      2.58%     76.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235788     23.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       999579                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2100623                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3893696                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      787938                       # Number of memory references committed (Count)
system.cpu.commit.loads                        495498                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     482380                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30318                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3867929                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13642                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16675      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3067873     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12120      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6060      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3030      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       489434     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       280308      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6064      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3893696                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235788                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351790                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   285                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    647754                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    35                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    136                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198824                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3898293                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318498                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2103348                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482943                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220179                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        681366                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     272                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318471                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   106                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.898375                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352170     35.22%     35.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51517      5.15%     40.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28348      2.83%     43.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78915      7.89%     51.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23400      2.34%     53.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51532      5.15%     58.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37903      3.79%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34981      3.50%     65.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   341234     34.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482943                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.103348                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92405                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     316                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    162                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1515                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             495498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 493983     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1515      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               495498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  497202                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  292569                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318471                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    136                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   351920                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     285                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    647656                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3897680                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4332198                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10060475                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5823874                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21230                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4327995                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4205                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4660362                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7793621                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2100623                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3893696                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  5219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.84                       # Real time elapsed on the host (Second)
hostTickRate                                146206121                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                     10283297                       # Number of instructions simulated (Count)
simOps                                       19057345                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1503460                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2786259                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           60136                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072669                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.645062                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       59225     98.49%     98.49% |         243      0.40%     98.89% |         251      0.42%     99.31% |         234      0.39%     99.70% |         177      0.29%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             60136                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4849695                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.444354                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.301424                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.877017                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     3289177     67.82%     67.82% |     1464611     30.20%     98.02% |       65440      1.35%     99.37% |       19282      0.40%     99.77% |        3826      0.08%     99.85% |        3410      0.07%     99.92% |        2006      0.04%     99.96% |        1097      0.02%     99.98% |         846      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4849695                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4886789                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.093398                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.010200                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.914638                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4884808     99.96%     99.96% |        1393      0.03%     99.99% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4886789                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4881161                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007793                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005293                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.153921                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4881144    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4881161                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        31604                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003038                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.150909                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       31586     99.94%     99.94% |           6      0.02%     99.96% |           6      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           6      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         31604                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        28532                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.149797                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.916778                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       27639     96.87%     96.87% |           0      0.00%     96.87% |         237      0.83%     97.70% |           0      0.00%     97.70% |         245      0.86%     98.56% |           0      0.00%     98.56% |         234      0.82%     99.38% |           0      0.00%     99.38% |         177      0.62%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         28532                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1773162      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1603556      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1510071      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1770013      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1601774      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1509374      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        31598                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1773162                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.134900                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.007584                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.706547                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1771974     99.93%     99.93% |         838      0.05%     99.98% |         284      0.02%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1773162                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1770013                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000033                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000005                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.025401                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1770010    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1770013                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1427959                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.060306                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.020203                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.782405                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1427758     99.99%     99.99% |         137      0.01%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1427959                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1427284                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026241                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018181                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.202472                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1427276    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1427284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1603556                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.080284                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.004684                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.778788                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1602982     99.96%     99.96% |         406      0.03%     99.99% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1603556                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1601774                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1601774    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1601774                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        82112                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.028741                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001698                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.671308                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       82084     99.97%     99.97% |          10      0.01%     99.98% |          12      0.01%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        82112                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        82090                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.006432                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000524                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.820772                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       82084     99.99%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        82090                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      4881161                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4886789                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4995.658315                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.936338                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.204630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004117                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.979690                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.188218                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002059                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9990.340613                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002060                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.020118                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001078                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.986780                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002426                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.986971                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3997.471630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001078                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.994444                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.006765                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6990.348661                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002059                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8990.343679                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001054                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.097109                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001080                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.022801                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   5219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3887768                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3888461                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8868                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4876                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.888461                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.126201                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     44616      4.46%      4.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98283      9.83%     14.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166157     16.62%     30.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157757     15.78%     46.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116150     11.62%     58.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136918     13.69%     71.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166200     16.62%     88.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73149      7.31%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40770      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48035     88.83%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4533      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1509      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16614      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3063105     78.77%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12076      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6038      0.16%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3019      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       488295     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279678      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7550      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12086      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3888461                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.888461                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54077                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013907                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8766058                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3866437                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3855977                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64937                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30205                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30205                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3892701                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33223                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           419                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            853                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3887768                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494348                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291772                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  6                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                248                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             165                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      413                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3887860                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495585                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       596                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             787188                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         481207                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291603                       # Number of stores executed (Count)
system.cpu.numRate                           3.887860                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3886344                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3886182                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2774444                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4165308                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.886182                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666084                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2092636                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3878887                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.477866                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.477866                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.092636                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.092636                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5809146                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3090876                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21147                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18119                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2449453                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1211773                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1753207                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494348                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291772                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15085                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10560                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482230                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            411286                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               411                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198665                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198661                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13600                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7957                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7957                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8723                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               411                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998728                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.883827                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823689                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           81938      8.20%      8.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213921     21.42%     29.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80419      8.05%     37.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171135     17.14%     54.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66821      6.69%     61.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78761      7.89%     69.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45280      4.53%     73.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25670      2.57%     76.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          234783     23.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998728                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2092636                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3878887                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      784933                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493606                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     480530                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30205                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3853215                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13590                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16613      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3056208     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12076      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6038      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3019      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487565     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279241      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6041      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12086      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3878887                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        234783                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351959                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   853                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646600                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   169                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    419                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198661                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3892269                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318932                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2100587                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482230                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220218                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680649                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     838                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318770                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   254                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.892334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501194                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   353056     35.31%     35.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51319      5.13%     40.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28416      2.84%     43.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78910      7.89%     51.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23571      2.36%     53.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51337      5.13%     58.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37757      3.78%     62.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35130      3.51%     65.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340504     34.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482230                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.100587                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92044                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     741                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    442                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1509                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 492096     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1509      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495585                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291603                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318770                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    419                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352372                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     853                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    646353                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3890126                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4323595                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10039068                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5813044                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21149                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4311566                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    12027                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4651529                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7776500                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2092636                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3878887                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  6219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.65                       # Real time elapsed on the host (Second)
hostTickRate                                150299006                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                     12377418                       # Number of instructions simulated (Count)
simOps                                       22938985                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1860288                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3447655                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           70880                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072771                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.645669                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       69805     98.48%     98.48% |         287      0.40%     98.89% |         296      0.42%     99.31% |         275      0.39%     99.69% |         210      0.30%     99.99% |           7      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             70880                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5822872                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.437864                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298786                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.851063                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     3955706     67.93%     67.93% |     1757655     30.19%     98.12% |       76023      1.31%     99.42% |       22303      0.38%     99.81% |        3826      0.07%     99.87% |        3410      0.06%     99.93% |        2006      0.03%     99.97% |        1097      0.02%     99.99% |         846      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5822872                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5867515                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.079074                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009388                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.660357                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5865534     99.97%     99.97% |        1393      0.02%     99.99% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5867515                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5861887                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007778                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005303                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.144935                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5861870    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5861887                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        37232                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.003008                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.150176                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       37211     99.94%     99.94% |           7      0.02%     99.96% |           7      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           7      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         37232                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        33648                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.149964                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.917549                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       32594     96.87%     96.87% |           0      0.00%     96.87% |         280      0.83%     97.70% |           0      0.00%     97.70% |         289      0.86%     98.56% |           0      0.00%     98.56% |         275      0.82%     99.38% |           0      0.00%     99.38% |         210      0.62%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         33648                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2128596      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1922199      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1816720      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2125447      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1920417      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1816023      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        37225                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2128596                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.112375                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.006314                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.383336                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2127408     99.94%     99.94% |         838      0.04%     99.98% |         284      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2128596                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2125447                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000027                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.023180                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2125444    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2125447                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1717987                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.054520                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019866                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.626371                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1717786     99.99%     99.99% |         137      0.01%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1717987                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1717312                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026206                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018186                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.195840                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1717304    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1717312                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1922199                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.066975                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003906                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.538214                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1921625     99.97%     99.97% |         406      0.02%     99.99% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1922199                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1920417                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     1920417    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1920417                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        98733                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.023913                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001419                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.524193                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       98705     99.97%     99.97% |          10      0.01%     99.98% |          12      0.01%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        98733                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        98711                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.005359                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000443                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.748498                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       98705     99.99%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        98711                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      5861887                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5867515                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000823                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4996.356428                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.943475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.171727                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003455                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999035                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000905                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.982956                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000823                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.479540                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9991.893776                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001729                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.016883                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000905                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.988905                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002036                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.989066                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000823                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3997.878174                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000905                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.995337                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005677                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6991.900530                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001728                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8991.896349                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000885                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.920701                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000906                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.019134                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   6219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3889564                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3890332                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 7937                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4323                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.890332                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.125095                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     44231      4.42%      4.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98327      9.83%     14.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166106     16.61%     30.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157804     15.78%     46.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116226     11.62%     58.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137078     13.71%     71.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166308     16.63%     88.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73121      7.31%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40799      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48100     88.84%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4535      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1510      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16626      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3064502     78.77%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12084      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6040      0.16%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3020      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       488587     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279827      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7554      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12092      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3890332                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.890332                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54145                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013918                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8769851                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3867289                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3857924                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64966                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30218                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30218                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3894613                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33238                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           373                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            762                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3889564                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494641                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291928                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  6                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                225                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      367                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3889804                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495907                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       534                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             787690                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         481441                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291783                       # Number of stores executed (Count)
system.cpu.numRate                           3.889804                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3888283                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3888142                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2776005                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4167839                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.888142                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666054                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2094121                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3881640                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.477527                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.477527                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.094121                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.094121                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5812174                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3092391                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21156                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18126                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2451020                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1212388                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1754113                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494641                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291928                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15099                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10569                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482350                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            411519                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               365                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198717                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198714                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13611                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7917                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7915                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            7799                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               365                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998865                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.886051                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823558                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           81630      8.17%      8.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213951     21.42%     29.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80432      8.05%     37.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171205     17.14%     54.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66823      6.69%     61.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78788      7.89%     69.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45312      4.54%     73.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25686      2.57%     76.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235038     23.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998865                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2094121                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3881640                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      785502                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493966                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     480833                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30218                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3855952                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13601                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16626      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3058368     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12084      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6040      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3020      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487922     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279444      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6044      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12092      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3881640                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235038                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351856                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   762                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646863                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   146                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    373                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198712                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3893580                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318782                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2101188                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482350                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220240                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680845                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     746                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318644                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   231                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.893627                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501183                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352841     35.28%     35.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51364      5.14%     40.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28465      2.85%     43.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78909      7.89%     51.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23487      2.35%     53.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51378      5.14%     58.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37784      3.78%     62.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35112      3.51%     65.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340660     34.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482350                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.101188                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92108                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     674                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    397                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1510                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 492456     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1510      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495907                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291783                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318644                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    373                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352222                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     762                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    646640                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3891705                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4325461                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10043501                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5815410                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21158                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4314707                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10764                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4653240                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7779997                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2094121                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3881640                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  7219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.67                       # Real time elapsed on the host (Second)
hostTickRate                                149953534                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                     14467656                       # Number of instructions simulated (Count)
simOps                                       26813413                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2169446                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4020707                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           81624                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072846                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.646116                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       80385     98.48%     98.48% |         331      0.41%     98.89% |         341      0.42%     99.31% |         316      0.39%     99.69% |         243      0.30%     99.99% |           8      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             81624                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6795189                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.433203                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296885                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.832004                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     4621784     68.02%     68.02% |     2050318     30.17%     98.19% |       86586      1.27%     99.46% |       25316      0.37%     99.84% |        3826      0.06%     99.89% |        3410      0.05%     99.94% |        2006      0.03%     99.97% |        1097      0.02%     99.99% |         846      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6795189                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6847373                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068859                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008808                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.463012                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6845392     99.97%     99.97% |        1393      0.02%     99.99% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6847373                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      6841745                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007765                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005309                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.138171                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     6841728    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      6841745                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        42860                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002986                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.149633                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       42836     99.94%     99.94% |           8      0.02%     99.96% |           8      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           8      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         42860                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        38764                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.150088                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.918116                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       37549     96.87%     96.87% |           0      0.00%     96.87% |         323      0.83%     97.70% |           0      0.00%     97.70% |         333      0.86%     98.56% |           0      0.00%     98.56% |         316      0.82%     99.37% |           0      0.00%     99.37% |         243      0.63%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         38764                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2483506      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2241031      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2122836      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2480357      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2239249      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2122139      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        42852                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2483506                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.096315                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.005409                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.132516                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2482318     99.95%     99.95% |         838      0.03%     99.99% |         284      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2483506                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2480357                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000023                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.021457                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2480354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2480357                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2007509                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.050411                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019627                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.505777                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2007308     99.99%     99.99% |         137      0.01%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2007509                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2006834                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026181                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018189                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.190991                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2006826    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2006834                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2241031                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.057447                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003349                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.350851                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2240457     99.97%     99.97% |         406      0.02%     99.99% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2241031                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2239249                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     2239249    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2239249                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       115327                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.020490                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001227                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.410310                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      115299     99.98%     99.98% |          10      0.01%     99.98% |          12      0.01%     99.99% |           0      0.00%     99.99% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       115327                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       115305                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.004605                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000391                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.692561                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      115299     99.99%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       115305                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6841745                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6847373                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000709                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4996.861136                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.948515                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.147939                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002977                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999169                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000780                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.985317                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000709                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.690154                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001488                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.016651                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001489                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.014545                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000780                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.990442                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001754                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.990581                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000709                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3998.172090                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000780                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.995983                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004891                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.022469                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001488                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.018867                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000762                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.793166                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000781                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.016484                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   7219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3885079                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3885628                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10663                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5666                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.885628                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.128004                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     45371      4.54%      4.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98177      9.82%     14.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    165940     16.59%     30.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157651     15.77%     46.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116087     11.61%     58.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136921     13.69%     72.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166041     16.60%     88.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73077      7.31%     95.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40735      4.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48035     88.83%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4531      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1508      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16600      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3060912     78.78%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12057      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6030      0.16%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3015      0.08%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       487917     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279480      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7543      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12074      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3885628                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.885628                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54074                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013916                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8760463                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3865582                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3853060                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64866                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30171                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30171                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3889915                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33187                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           502                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1026                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3885079                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       493970                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291572                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                314                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             177                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      491                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3884925                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495132                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       700                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             786510                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         480793                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291378                       # Number of stores executed (Count)
system.cpu.numRate                           3.884925                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3883408                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3883231                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2772047                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4161574                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.883231                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666105                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2090238                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3874428                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.478414                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.478414                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.090238                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.090238                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5804761                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3088599                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21123                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18097                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2447066                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1210957                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1751795                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         493970                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291572                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15068                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10548                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  481999                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            410957                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               489                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198641                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198637                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13587                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8027                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8027                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10518                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               489                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998472                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.880357                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.824691                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           82699      8.28%      8.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213643     21.40%     29.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80408      8.05%     37.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170928     17.12%     54.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66822      6.69%     61.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78601      7.87%     69.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45217      4.53%     73.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25642      2.57%     76.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          234512     23.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998472                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2090238                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3874428                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      784092                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493062                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     479966                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30171                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3848785                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13577                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16596      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3052638     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12057      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6030      0.16%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3015      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487027     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278956      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6035      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12074      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3874428                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        234512                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351972                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1026                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646314                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   186                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    502                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198638                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3890521                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             319006                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2099780                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      481999                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220251                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680492                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1004                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318831                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   322                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.890581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   353311     35.33%     35.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51266      5.13%     40.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28443      2.84%     43.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78888      7.89%     51.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23629      2.36%     53.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51281      5.13%     58.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37719      3.77%     62.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35174      3.52%     65.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340289     34.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.481999                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.099780                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91954                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     915                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    544                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1508                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493062                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856332                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616374                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 491554     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1508      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493062                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495132                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291378                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318831                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    502                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352468                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1026                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    645998                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     6                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3888007                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4321029                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10033048                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5810178                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21125                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4306542                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    14492                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        16                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4648880                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7771411                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2090238                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3874428                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  8219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.69                       # Real time elapsed on the host (Second)
hostTickRate                                149386454                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                     16552403                       # Number of instructions simulated (Count)
simOps                                       30677696                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2472667                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4582758                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           92368                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072904                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.646459                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       90965     98.48%     98.48% |         375      0.41%     98.89% |         386      0.42%     99.30% |         357      0.39%     99.69% |         276      0.30%     99.99% |           9      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             92368                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7766269                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.429734                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295481                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.817422                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     5286875     68.07%     68.07% |     2342765     30.17%     98.24% |       97121      1.25%     99.49% |       28323      0.36%     99.86% |        3826      0.05%     99.91% |        3410      0.04%     99.95% |        2006      0.03%     99.97% |        1097      0.01%     99.99% |         846      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7766269                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7825971                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.061209                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008374                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.304173                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7823990     99.97%     99.97% |        1393      0.02%     99.99% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7825971                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      7820343                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007755                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005313                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.132876                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     7820326    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      7820343                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        48488                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002970                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.149215                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       48461     99.94%     99.94% |           9      0.02%     99.96% |           9      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           9      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         48488                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        43880                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.150182                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.918551                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       42504     96.86%     96.86% |           0      0.00%     96.86% |         366      0.83%     97.70% |           0      0.00%     97.70% |         377      0.86%     98.56% |           0      0.00%     98.56% |         357      0.81%     99.37% |           0      0.00%     99.37% |         276      0.63%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         43880                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2837647      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2560242      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2428082      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2834498      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2558460      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2427385      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        48479                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2837647                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.084295                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004732                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.930707                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2836459     99.96%     99.96% |         838      0.03%     99.99% |         284      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2837647                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2834498                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000020                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000003                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.020072                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2834495    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2834498                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2296210                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.047346                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019449                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.409094                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2296009     99.99%     99.99% |         137      0.01%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2296210                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2295535                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026163                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018191                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.187295                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2295527    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2295535                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2560242                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.050284                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002931                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.199503                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2559668     99.98%     99.98% |         406      0.02%     99.99% |         136      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2560242                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2558460                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     2558460    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2558460                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       131872                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.017926                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001078                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.318895                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      131844     99.98%     99.98% |          10      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       131872                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       131850                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.004035                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000347                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.647660                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      131844    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       131850                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      7820343                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7825971                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000622                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4997.243031                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.952175                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.129940                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002614                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999270                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000685                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.987103                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000622                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.849519                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001307                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.866292                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001308                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.012775                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000685                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.991605                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001540                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.991727                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000622                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3998.394485                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000685                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.996472                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004296                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.871402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001307                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.868239                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000669                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.696664                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000686                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.014478                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   8219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3878646                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3878765                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                14353                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              8301                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.878765                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.132038                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     46873      4.69%      4.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98044      9.80%     14.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    165922     16.59%     31.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157367     15.74%     46.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    115901     11.59%     58.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136495     13.65%     72.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    165703     16.57%     88.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73081      7.31%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40614      4.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   47900     88.84%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4515      8.37%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1503      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16550      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3055904     78.79%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12031      0.31%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6014      0.16%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3007      0.08%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       486835     12.55%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       278866      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7520      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12038      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3878765                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.878765                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               53918                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013901                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8746773                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3862921                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3845859                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64679                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30085                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30085                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3883042                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33091                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           688                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1387                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3878646                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       492865                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      290916                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                380                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             301                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      681                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3877758                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        493964                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1009                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             784573                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         479859                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       290609                       # Number of stores executed (Count)
system.cpu.numRate                           3.877758                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3876246                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3875944                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2766366                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4152369                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.875944                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666214                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2084747                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3864283                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.479675                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.479675                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.084747                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.084747                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5793482                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3083213                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21063                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18047                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2441436                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1208770                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1748287                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         492865                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        290916                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15028                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10520                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  481554                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            410120                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               679                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198443                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198440                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13550                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8197                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8197                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           14216                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               679                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997925                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.872318                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.825615                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           83955      8.41%      8.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213419     21.39%     29.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80386      8.06%     37.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170572     17.09%     54.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66834      6.70%     61.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78415      7.86%     69.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45109      4.52%     74.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25569      2.56%     76.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          233666     23.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997925                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2084747                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3864283                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      781921                       # Number of memory references committed (Count)
system.cpu.commit.loads                        491718                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     478787                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30085                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3838711                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13538                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16549      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3044761     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12031      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6014      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3007      0.08%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       485701     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278165      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6017      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12038      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3864283                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        233666                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   352277                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1387                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    645342                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   306                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    688                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198438                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3885961                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             319509                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2097647                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      481554                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220187                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        679803                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1376                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    319211                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   387                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.886022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   354041     35.40%     35.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51126      5.11%     40.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28359      2.84%     43.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78871      7.89%     51.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23833      2.38%     53.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51144      5.11%     58.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37613      3.76%     62.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35269      3.53%     66.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   339744     33.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.481554                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.097647                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91681                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1140                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    712                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1503                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             491717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 490214     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1503      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               491717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  493964                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  290609                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  319211                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    688                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352959                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1387                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    644963                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3882329                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4314625                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10017011                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5801599                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21067                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4295254                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19364                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4642732                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7759080                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2084747                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3864283                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  9219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.77                       # Real time elapsed on the host (Second)
hostTickRate                                147810310                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764492                       # Number of bytes of host memory used (Byte)
simInsts                                     18636608                       # Number of instructions simulated (Count)
simOps                                       34540991                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2754646                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5105442                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          103112                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072950                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.646731                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      101545     98.48%     98.48% |         419      0.41%     98.89% |         431      0.42%     99.30% |         398      0.39%     99.69% |         309      0.30%     99.99% |          10      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            103112                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8737552                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427213                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.294533                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.805955                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     5950940     68.11%     68.11% |     2636452     30.17%     98.28% |      107646      1.23%     99.51% |       31329      0.36%     99.87% |        3826      0.04%     99.92% |        3410      0.04%     99.95% |        2006      0.02%     99.98% |        1097      0.01%     99.99% |         846      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8737552                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8804769                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.055258                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008036                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.172587                       (Unspecified)
system.caches.m_latencyHistSeqr          |     8802788     99.98%     99.98% |        1393      0.02%     99.99% |         479      0.01%    100.00% |          30      0.00%    100.00% |          50      0.00%    100.00% |          20      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8804769                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      8799141                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007746                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005315                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.128606                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     8799124    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      8799141                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         5628                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.337953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.915947                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.865749                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         5628                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        54116                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002957                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.148883                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       54086     99.94%     99.94% |          10      0.02%     99.96% |          10      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          10      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         54116                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        48996                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.150257                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.918895                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       47459     96.86%     96.86% |           0      0.00%     96.86% |         409      0.83%     97.70% |           0      0.00%     97.70% |         421      0.86%     98.56% |           0      0.00%     98.56% |         398      0.81%     99.37% |           0      0.00%     99.37% |         309      0.63%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         48996                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3191595      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2879951      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2733223      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            5628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          697      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3188446      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2878169      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2732526      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         4931      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          697      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5116      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         5628      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5116      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.337953                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.915947                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.865749                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        3652     64.89%     64.89% |        1390     24.70%     89.59% |         477      8.48%     98.06% |          30      0.53%     98.60% |          50      0.89%     99.48% |          20      0.36%     99.84% |           4      0.07%     99.91% |           3      0.05%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         5628                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        54106                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3191595                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.074947                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004206                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.763552                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3190407     99.96%     99.96% |         838      0.03%     99.99% |         284      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          13      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3191595                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3188446                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000018                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000003                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.018925                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3188443    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3188446                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2584813                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.044967                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019310                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.329183                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2584612     99.99%     99.99% |         137      0.01%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2584813                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2584138                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026148                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018194                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.184374                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2584130    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2584138                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2879951                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.044702                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002605                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.073887                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2879377     99.98%     99.98% |         406      0.01%     99.99% |         136      0.00%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2879951                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2878169                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     2878169    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2878169                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       148410                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.015936                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000962                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.243255                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      148382     99.98%     99.98% |          10      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       148410                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       148388                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.003592                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000313                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.610510                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      148382    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       148388                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3149                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.942204                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.217232                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.488879                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1961     62.27%     62.27% |         838     26.61%     88.89% |         284      9.02%     97.90% |          19      0.60%     98.51% |          28      0.89%     99.40% |          13      0.41%     99.81% |           2      0.06%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3149                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          675                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.088889                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.709284                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.022925                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         476     70.52%     70.52% |         135     20.00%     90.52% |          53      7.85%     98.37% |           4      0.59%     98.96% |           6      0.89%     99.85% |           1      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.244669                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.004168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.664318                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1208     67.79%     67.79% |         406     22.78%     90.57% |         136      7.63%     98.20% |           7      0.39%     98.60% |          16      0.90%     99.49% |           6      0.34%     99.83% |           2      0.11%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1782                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.073343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.649089                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        10580     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           44      0.41%     98.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           45      0.42%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           41      0.38%     99.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.31%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        10744                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      8799141                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         5628                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      8804769                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000555                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4997.542079                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.955063                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.115846                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002331                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999349                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000610                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  4999.988502                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000555                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.974311                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001165                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9994.531613                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001166                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.011389                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000610                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.992516                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001373                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.992624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         11256                       (Unspecified)
system.caches.network.msg_byte.Control          90048                       (Unspecified)
system.caches.network.msg_count.Data            10232                       (Unspecified)
system.caches.network.msg_byte.Data            736704                       (Unspecified)
system.caches.network.msg_count.Response_Data        11256                       (Unspecified)
system.caches.network.msg_byte.Response_Data       810432                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        10232                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        81856                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000555                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3998.568635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000610                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  3999.996854                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.003830                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6994.536169                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001165                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8994.533349                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000597                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.621097                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000611                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.012908                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         5628                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        45024                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5116                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       368352                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         5628                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       405216                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5116                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        40928                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   9219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3877364                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3877378                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                14073                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9257                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.877378                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.132603                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     46637      4.66%      4.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98075      9.81%     14.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166971     16.70%     31.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157528     15.75%     46.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    115527     11.55%     58.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    135517     13.55%     72.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    165722     16.57%     88.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73432      7.34%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40591      4.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   47504     88.76%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4512      8.43%     97.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1503      2.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16542      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3054948     78.79%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12024      0.31%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6012      0.16%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3006      0.08%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       486529     12.55%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       278770      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7517      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12030      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3877378                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.877378                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               53519                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013803                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8743627                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3861373                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3844358                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64647                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30069                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30069                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3881280                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33075                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           680                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1373                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3877364                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       492555                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      290807                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  5                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                300                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             375                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      675                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3876308                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        493737                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1068                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             784164                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         479874                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       290427                       # Number of stores executed (Count)
system.cpu.numRate                           3.876308                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3874802                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3874427                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2765260                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4150022                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.874427                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666324                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2084205                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3863295                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.479799                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.479799                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.084205                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.084205                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5790432                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3081944                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21050                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18039                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2440301                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1207919                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1747974                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         492555                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        290807                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15026                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10518                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  481622                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            409848                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               674                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198191                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198189                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999990                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13536                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8195                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8188                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           14001                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               674                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997947                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.871243                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823453                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           83247      8.34%      8.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214163     21.46%     29.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80343      8.05%     37.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170777     17.11%     54.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66804      6.69%     61.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78757      7.89%     69.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45088      4.52%     74.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25558      2.56%     76.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          233210     23.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997947                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2084205                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3863295                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      781632                       # Number of memory references committed (Count)
system.cpu.commit.loads                        491525                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     478886                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30069                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3837737                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13531                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16539      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3044082     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12024      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6012      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3006      0.08%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       485511     12.57%     92.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278077      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6014      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12030      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3863295                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        233210                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   352760                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1376                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    644803                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   381                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    680                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198189                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3884521                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             320083                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2096845                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      481622                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             219913                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        679237                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1360                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    319709                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   303                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.884556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   354433     35.44%     35.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51112      5.11%     40.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    27964      2.80%     43.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78835      7.88%     51.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24117      2.41%     53.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51114      5.11%     58.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37590      3.76%     62.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35247      3.52%     66.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   339588     33.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.481622                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.096845                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91675                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1030                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   5                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    701                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1503                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             491526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 490023     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1503      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               13                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               491526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  493737                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  290427                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  319709                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    680                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   353438                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1373                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    644503                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     6                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3880691                       # Number of instructions processed by rename (Count)
system.cpu.rename.SQFullEvents                      2                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4312603                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10012404                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5798098                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21050                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4293770                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18833                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        20                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4642020                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7756645                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2084205                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3863295                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966468000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33532000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966468000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33532000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 10219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.18                       # Real time elapsed on the host (Second)
hostTickRate                                161927344                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     766540                       # Number of bytes of host memory used (Byte)
simInsts                                     20440252                       # Number of instructions simulated (Count)
simOps                                       37872031                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3309784                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6132414                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          117604                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.071239                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.640511                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      115861     98.52%     98.52% |         466      0.40%     98.91% |         478      0.41%     99.32% |         445      0.38%     99.70% |         342      0.29%     99.99% |          11      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            117604                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      9612889                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427285                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295159                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.799284                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     6540127     68.03%     68.03% |     2907852     30.25%     98.28% |      119625      1.24%     99.53% |       34077      0.35%     99.88% |        3841      0.04%     99.92% |        3414      0.04%     99.96% |        2007      0.02%     99.98% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      9612889                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      9687065                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.064447                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008620                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.343672                       (Unspecified)
system.caches.m_latencyHistSeqr          |     9684449     99.97%     99.97% |        1876      0.02%     99.99% |         607      0.01%    100.00% |          35      0.00%    100.00% |          60      0.00%    100.00% |          29      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        9687065                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      9679563                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007767                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005332                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.126824                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     9679545    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      9679563                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         7502                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.197014                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.136163                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    41.468200                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4891     65.20%     65.20% |        1873     24.97%     90.16% |         605      8.06%     98.23% |          35      0.47%     98.69% |          60      0.80%     99.49% |          29      0.39%     99.88% |           4      0.05%     99.93% |           3      0.04%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         7502                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        61618                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002986                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.147659                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       61582     99.94%     99.94% |          13      0.02%     99.96% |          12      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          11      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         61618                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        55986                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.146358                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.909407                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       54279     96.95%     96.95% |         453      0.81%     97.76% |         466      0.83%     98.59% |         445      0.79%     99.39% |         342      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         55986                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3507772      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3164512      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3014781      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            7502      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3361      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2056      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         2085      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3504411      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3162456      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3012696      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5417      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         2085      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          7502      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6990      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         7502      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6990      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         7502      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6990      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         7502      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6990      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         7502                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.197014                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.136163                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.468200                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4891     65.20%     65.20% |        1873     24.97%     90.16% |         605      8.06%     98.23% |          35      0.47%     98.69% |          60      0.80%     99.49% |          29      0.39%     99.88% |           4      0.05%     99.93% |           3      0.04%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         7502                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        61607                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3507772                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.072746                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004085                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.713046                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3506440     99.96%     99.96% |         961      0.03%     99.99% |         304      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3507772                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3504411                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000017                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000003                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.018052                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3504408    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3504411                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3361                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.905980                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.273066                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.887221                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2029     60.37%     60.37% |         961     28.59%     88.96% |         304      9.04%     98.01% |          19      0.57%     98.57% |          28      0.83%     99.40% |          14      0.42%     99.82% |           2      0.06%     99.88% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3361                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2851450                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.076441                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021230                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.121801                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2850849     99.98%     99.98% |         432      0.02%     99.99% |         140      0.00%    100.00% |           8      0.00%    100.00% |          14      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2851450                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2849387                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026079                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018154                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.182028                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2849379    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2849387                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         2063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    70.635967                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.913519                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.544564                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1464     70.96%     70.96% |         430     20.84%     91.81% |         140      6.79%     98.59% |           8      0.39%     98.98% |          14      0.68%     99.66% |           7      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         2063                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3164512                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.046931                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002734                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.127064                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3163847     99.98%     99.98% |         471      0.01%     99.99% |         157      0.00%    100.00% |           8      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3164512                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3162456                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     3162456    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3162456                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2056                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.233949                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.863303                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.836238                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1391     67.66%     67.66% |         471     22.91%     90.56% |         157      7.64%     98.20% |           8      0.39%     98.59% |          18      0.88%     99.46% |           8      0.39%     99.85% |           2      0.10%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2056                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       163331                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016188                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001843                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.194026                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      163302     99.98%     99.98% |          11      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       163331                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       163309                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.004972                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.001252                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.599924                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      163302    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       163309                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3361                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.905980                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.273066                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.887221                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2029     60.37%     60.37% |         961     28.59%     88.96% |         304      9.04%     98.01% |          19      0.57%     98.57% |          28      0.83%     99.40% |          14      0.42%     99.82% |           2      0.06%     99.88% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3361                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2063                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    70.635967                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.913519                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.544564                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1464     70.96%     70.96% |         430     20.84%     91.81% |         140      6.79%     98.59% |           8      0.39%     98.98% |          14      0.68%     99.66% |           7      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         2063                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2056                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.233949                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.863303                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.836238                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1391     67.66%     67.66% |         471     22.91%     90.56% |         157      7.64%     98.20% |           8      0.39%     98.59% |          18      0.88%     99.46% |           8      0.39%     99.85% |           2      0.10%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2056                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        14492                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.059067                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.594261                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        14316     98.79%     98.79% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.32%     99.11% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           47      0.32%     99.43% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           47      0.32%     99.76% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.23%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        14492                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      9679563                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         7502                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9687065                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000684                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4997.914117                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.947942                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.104509                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002836                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000734                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.014874                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000684                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.074680                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001418                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.878973                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001419                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.010275                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000734                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.993248                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001665                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.993346                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         15004                       (Unspecified)
system.caches.network.msg_byte.Control         120032                       (Unspecified)
system.caches.network.msg_count.Data            13980                       (Unspecified)
system.caches.network.msg_byte.Data           1006560                       (Unspecified)
system.caches.network.msg_count.Response_Data        15004                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1080288                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        13980                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       111840                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.003748                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7977.643000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001874                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3001.344000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001874                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.258000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.937000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         7502                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        60016                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6990                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       503280                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         7502                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       540144                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6990                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        55920                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000684                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3998.840219                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000734                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.022409                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004575                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6992.883083                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.937000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         7502                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       540144                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6990                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        55920                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.937000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         7502                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        60016                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6990                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       503280                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.937000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         7502                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        60016                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6990                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       503280                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         7502                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       540144                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6990                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        55920                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001418                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.880539                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000725                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.691837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000735                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.036891                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.937000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         7502                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        60016                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6990                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       503280                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.937000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         7502                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       540144                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6990                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        55920                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  10219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3370470                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3362280                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     78                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                39428                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             51423                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              991254                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.391946                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.352616                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    155448     15.68%     15.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     93200      9.40%     25.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    144116     14.54%     39.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    138222     13.94%     53.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    106334     10.73%     64.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    119041     12.01%     76.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    134712     13.59%     89.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     64079      6.46%     96.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     36102      3.64%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                991254                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   35026     87.23%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   3633      9.05%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    24      0.06%     96.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1379      3.43%     99.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               91      0.23%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15361      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2609696     77.62%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8682      0.26%     78.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9374      0.28%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            1      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         1430      0.04%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           24      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           15      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          201      0.01%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2997      0.09%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         1436      0.04%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       433872     12.90%     91.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       249994      7.44%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9160      0.27%     99.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20037      0.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3362280                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.362280                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               40153                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011942                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7656873                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3360782                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3307875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     99172                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    49158                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            47034                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3336758                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        50314                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1821                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           5721                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        19623                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3370472                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       46                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       442129                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      270529                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           112                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        19449                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 43                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1279                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             562                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1841                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3359065                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        442272                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3215                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             712003                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         407372                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       269731                       # Number of stores executed (Count)
system.cpu.numRate                           3.359065                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3356154                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3354909                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2369416                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3559855                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.354909                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665593                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             184                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8746                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1803644                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3331040                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.554433                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.554433                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.803644                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.803644                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5014959                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2645094                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       39342                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      27270                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2050304                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1024783                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1532753                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         442129                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        270529                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15025                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        15598                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  412068                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            347904                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1774                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               174177                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  174001                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998990                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12942                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7188                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6900                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              288                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           46                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           38770                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1749                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       985645                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.379553                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.945346                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          198799     20.17%     20.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          183354     18.60%     38.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           71647      7.27%     46.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          144882     14.70%     60.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57404      5.82%     66.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           65067      6.60%     73.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           39281      3.99%     77.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           22579      2.29%     79.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          202632     20.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       985645                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1803644                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3331040                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      704647                       # Number of memory references committed (Count)
system.cpu.commit.loads                        436668                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     404626                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      46190                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3299731                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12280                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15060      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2587672     77.68%     78.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8648      0.26%     78.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         9281      0.28%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            1      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1324      0.04%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          114      0.00%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2951      0.09%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         1328      0.04%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       429100     12.88%     91.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       248425      7.46%     99.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         7568      0.23%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19554      0.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3331040                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        202632                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   310985                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                119588                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    549731                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9129                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1821                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               173881                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    51                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3389788                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   225                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             292004                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1842343                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      412068                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             193843                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        697113                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3742                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           215                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    284590                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   760                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             991254                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.431825                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.512329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   424943     42.87%     42.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    45540      4.59%     47.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    22699      2.29%     49.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    70001      7.06%     56.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22222      2.24%     59.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    42261      4.26%     63.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37666      3.80%     67.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    32696      3.30%     70.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   293226     29.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               991254                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.412068                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.842343                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       82169                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5462                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  43                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2549                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1353                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             436669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.980807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.627085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 434941     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  988      0.23%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   20      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   21      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   62      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   70      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  155      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  163      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  170      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               436669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  442292                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  269739                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         2                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       403                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  284626                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        40                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1821                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   315890                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   27910                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            526                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    553784                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 91323                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3383732                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   268                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    572                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1138                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  86350                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3732660                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8715347                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5058522                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     39816                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3670433                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    62216                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       2                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   2                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     54192                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4152355                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6745235                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1803644                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3331040                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     7                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      3714.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.016884890750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           117                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           117                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5621                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1758                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1874                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1874                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1874                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1874                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      34                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1874                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1874                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1714                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       94                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     116                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     116                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          117                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.726496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.689507                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.988066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.85%      0.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.85%      1.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.85%      2.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      2.56%      5.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 3      2.56%      7.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 4      3.42%     11.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               102     87.18%     98.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 2      1.71%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            117                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          117                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.025641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.024416                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.206010                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               115     98.29%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.85%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.85%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            117                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   119936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                119936                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               119936000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               119936000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     7498248000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2000599.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       117760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       120000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 117760000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 120000000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         1874                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         1874                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     61041500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 214901379250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     32572.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1 114675229.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       119936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          119936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       119936                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       119936                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         1874                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1874                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         1874                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1874                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    119936000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          119936000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    119936000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         119936000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    239872000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         239872000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1840                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1875                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 26541500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                9200000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            61041500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14424.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33174.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1304                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1485                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            79.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          924                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   257.177489                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   156.943012                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   293.040280                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          356     38.53%     38.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          294     31.82%     70.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           68      7.36%     77.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           54      5.84%     83.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           27      2.92%     86.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           21      2.27%     88.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           17      1.84%     90.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           10      1.08%     91.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           77      8.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          924                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 117760                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              120000                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               117.760000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                      120                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.92                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.94                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4284000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2277000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         8753640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        5935140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    361858230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     79277280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      541059210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    541.059210                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    202962750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33288000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    763749250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2327640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1229580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         4383960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3852360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    169677600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    241113600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      501258660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    501.258660                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    625266250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33288000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    341445750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 11219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.66                       # Real time elapsed on the host (Second)
hostTickRate                                150209123                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     766540                       # Number of bytes of host memory used (Byte)
simInsts                                     22418222                       # Number of instructions simulated (Count)
simOps                                       41521434                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3367373                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6236801                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          133276                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.069330                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.633033                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      131356     98.56%     98.56% |         513      0.38%     98.94% |         525      0.39%     99.34% |         493      0.37%     99.71% |         375      0.28%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            133276                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     10566739                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.426778                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295346                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.792529                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     7185013     68.00%     68.00% |     3201977     30.30%     98.30% |      131447      1.24%     99.54% |       37094      0.35%     99.89% |        3841      0.04%     99.93% |        3414      0.03%     99.96% |        2007      0.02%     99.98% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     10566739                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     10648594                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.063352                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008579                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.311903                       (Unspecified)
system.caches.m_latencyHistSeqr          |    10645621     99.97%     99.97% |        2185      0.02%     99.99% |         647      0.01%    100.00% |          40      0.00%    100.00% |          62      0.00%    100.00% |          30      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       10648594                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     10640502                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007787                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005352                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.123884                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    10640484    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     10640502                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         8092                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.128646                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.202256                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.877822                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        5124     63.32%     63.32% |        2182     26.96%     90.29% |         645      7.97%     98.26% |          40      0.49%     98.75% |          62      0.77%     99.52% |          30      0.37%     99.89% |           4      0.05%     99.94% |           3      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         8092                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        69710                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002984                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.146072                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       69668     99.94%     99.94% |          16      0.02%     99.96% |          14      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          12      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         69710                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        63566                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.142089                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.898154                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       61688     97.05%     97.05% |         497      0.78%     97.83% |         511      0.80%     98.63% |         493      0.78%     99.41% |         375      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         63566                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3855934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3476202      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3316458      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            8092      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         7580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         7580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3475      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2075      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         2542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3852459      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3474127      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3313916      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         7580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         7580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5550      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         2542      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          8092      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          7580      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         8092      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         7580      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         8092      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         7580      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         8092      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         7580      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         8092                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.128646                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.202256                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.877822                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        5124     63.32%     63.32% |        2182     26.96%     90.29% |         645      7.97%     98.26% |          40      0.49%     98.75% |          62      0.77%     99.52% |          30      0.37%     99.89% |           4      0.05%     99.94% |           3      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         8092                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        69698                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3855934                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.068287                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003841                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.623630                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3854525     99.96%     99.96% |        1030      0.03%     99.99% |         311      0.01%    100.00% |          19      0.00%    100.00% |          28      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3855934                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3852459                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000015                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.017217                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3852456    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3852459                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3475                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.755683                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    70.163593                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.640296                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2066     59.45%     59.45% |        1030     29.64%     89.09% |         311      8.95%     98.04% |          19      0.55%     98.59% |          28      0.81%     99.40% |          15      0.43%     99.83% |           2      0.06%     99.88% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3475                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3136849                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.082446                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021583                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.238673                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3135975     99.97%     99.97% |         667      0.02%     99.99% |         171      0.01%    100.00% |          13      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3136849                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3134329                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026074                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018158                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.180071                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3134321    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3134329                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         2520                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.198016                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.611384                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    35.755401                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1648     65.40%     65.40% |         665     26.39%     91.79% |         171      6.79%     98.57% |          13      0.52%     99.09% |          16      0.63%     99.72% |           7      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         2520                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3476202                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.043086                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002511                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.036472                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3475530     99.98%     99.98% |         476      0.01%     99.99% |         159      0.00%    100.00% |           8      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3476202                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3474127                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     3474127    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3474127                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2075                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.180723                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.821969                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.732902                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1403     67.61%     67.61% |         476     22.94%     90.55% |         159      7.66%     98.22% |           8      0.39%     98.60% |          18      0.87%     99.47% |           8      0.39%     99.86% |           2      0.10%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2075                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       179609                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016185                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002693                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.139266                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      179580     99.98%     99.98% |          11      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       179609                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       179587                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.005986                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002156                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.573356                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      179580    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       179587                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3475                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.755683                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    70.163593                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.640296                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2066     59.45%     59.45% |        1030     29.64%     89.09% |         311      8.95%     98.04% |          19      0.55%     98.59% |          28      0.81%     99.40% |          15      0.43%     99.83% |           2      0.06%     99.88% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3475                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2520                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.198016                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.611384                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    35.755401                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1648     65.40%     65.40% |         665     26.39%     91.79% |         171      6.79%     98.57% |          13      0.52%     99.09% |          16      0.63%     99.72% |           7      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         2520                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2075                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.180723                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.821969                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.732902                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1403     67.61%     67.61% |         476     22.94%     90.55% |         159      7.66%     98.22% |           8      0.39%     98.60% |          18      0.87%     99.47% |           8      0.39%     99.86% |           2      0.10%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2075                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        15672                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.055003                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.573631                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        15495     98.87%     98.87% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.30%     99.17% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           47      0.30%     99.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           48      0.31%     99.78% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.21%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        15672                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     10640502                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         8092                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     10648594                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.105921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.949153                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.095194                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002794                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999465                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000721                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.013548                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.157157                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001397                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.681011                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001397                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.009359                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000721                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.993850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001642                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.993939                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         16184                       (Unspecified)
system.caches.network.msg_byte.Control         129472                       (Unspecified)
system.caches.network.msg_count.Data            15160                       (Unspecified)
system.caches.network.msg_byte.Data           1091520                       (Unspecified)
system.caches.network.msg_count.Response_Data        16184                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1165248                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        15160                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       121280                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001180                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7990.658000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000590                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.066000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000590                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.295000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         8092                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        64736                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         7580                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       545760                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         8092                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       582624                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         7580                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        60640                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3998.949477                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000721                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.020411                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004483                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6992.684754                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.295000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         8092                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       582624                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         7580                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        60640                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.295000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         8092                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        64736                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         7580                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       545760                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.295000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         8092                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        64736                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         7580                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       545760                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         8092                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       582624                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         7580                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        60640                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001397                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.682437                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000713                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.636054                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.033603                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.295000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         8092                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        64736                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         7580                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       545760                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.295000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         8092                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       582624                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         7580                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        60640                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  11219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3688927                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3680454                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     15                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                39512                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             55105                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999231                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.683286                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.229670                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     89706      8.98%      8.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     94727      9.48%     18.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    159365     15.95%     34.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    151121     15.12%     49.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116084     11.62%     61.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    129797     12.99%     74.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    148331     14.84%     88.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70473      7.05%     96.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     39627      3.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999231                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   38294     86.29%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     86.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4592     10.35%     96.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     2      0.00%     96.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1491      3.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16335      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2864058     77.82%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         9859      0.27%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10972      0.30%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2958      0.08%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       477634     12.98%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       274429      7.46%     99.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9929      0.27%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14280      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3680454                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.680454                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               44380                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012058                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8320845                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3688327                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3632904                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     83688                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40125                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39609                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3665909                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42590                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          2025                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4553                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          110                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3688927                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       60                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486183                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      289057                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            74                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 13                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1587                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             421                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     2008                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3677074                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        486750                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3379                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             775120                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         447708                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       288370                       # Number of stores executed (Count)
system.cpu.numRate                           3.677074                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3673460                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3672513                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2601040                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3904594                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.672513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666149                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             769                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1977970                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3649403                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.505569                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.505569                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.977970                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.977970                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5497684                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2905571                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       23154                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25336                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2260019                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1125206                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1677096                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486183                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        289057                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15813                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17016                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  452443                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            383222                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2005                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               189643                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  189642                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14127                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7528                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7519                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                9                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           39168                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              2005                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       993616                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.672850                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.896644                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          135774     13.66%     13.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          196767     19.80%     33.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           77963      7.85%     41.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          158860     15.99%     57.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           61714      6.21%     63.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           71848      7.23%     70.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43417      4.37%     75.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24652      2.48%     77.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          222621     22.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       993616                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1977970                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3649403                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      767507                       # Number of memory references committed (Count)
system.cpu.commit.loads                        480630                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     444746                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      39309                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3619391                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13317                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16277      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2842028     77.88%     78.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         9857      0.27%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10776      0.30%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2958      0.08%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       472282     12.94%     91.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       272609      7.47%     99.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8348      0.23%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14268      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3649403                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        222621                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   334477                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 50250                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    603566                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8913                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2025                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               189594                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3712247                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             313276                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2020052                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      452443                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             211288                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        683930                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4050                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    311692                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   912                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.728014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.507948                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   379186     37.95%     37.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50073      5.01%     42.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    24315      2.43%     45.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    77661      7.77%     53.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23573      2.36%     55.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    46694      4.67%     60.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    40081      4.01%     64.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35971      3.60%     67.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   321677     32.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.452443                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.020052                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90566                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5554                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2173                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1481                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             480630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.954703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.122484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 478945     99.65%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1016      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   14      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   16      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   28      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   41      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  221      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  118      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  170      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               480630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  486750                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  288370                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  311692                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2025                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   339677                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6544                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    607213                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 43772                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3705668                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   155                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    364                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    903                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  38909                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4099531                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9549106                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5548500                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     23260                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4030139                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    69384                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     53992                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4459462                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7382777                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1977970                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3649403                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1168.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000224076500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            36                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            36                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1967                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 546                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          590                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         590                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        590                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       590                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    590                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   590                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.805556                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.793361                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.624246                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1      2.78%      2.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 8     22.22%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                24     66.67%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 3      8.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.166667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.157817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.560612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                33     91.67%     91.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      8.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    37760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 37760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               37760000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37760000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000314000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      847723.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        36992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        37248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 36992000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 37248000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          590                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          590                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     20698000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  23975358750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     35081.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  40636201.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        37760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           37760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        37760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        37760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          590                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             590                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     37760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           37760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     37760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     75520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          75520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   578                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  582                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9860500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2890000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            20698000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17059.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35809.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  241                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 491                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             41.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          428                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   173.308411                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.130022                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   186.152787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          167     39.02%     39.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          198     46.26%     85.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           16      3.74%     89.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           17      3.97%     92.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            9      2.10%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            3      0.70%     95.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      2.10%     97.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            4      0.93%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          428                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  36992                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               37248                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                36.992000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                37.248000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.58                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                63.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           999600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           531300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          871080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2056680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    196555950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    218479200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      498167730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    498.167730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    566032500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    400687500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2056320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1092960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3255840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         981360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    389164650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     56282400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      531507450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.507450                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    142997500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    823722500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 12219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.67                       # Real time elapsed on the host (Second)
hostTickRate                                149850064                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767564                       # Number of bytes of host memory used (Byte)
simInsts                                     24449231                       # Number of instructions simulated (Count)
simOps                                       45269850                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3663668                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6783588                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          150114                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.067375                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.625025                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      148015     98.60%     98.60% |         560      0.37%     98.97% |         572      0.38%     99.36% |         543      0.36%     99.72% |         408      0.27%     99.99% |          13      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            150114                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     11517475                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.426217                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295417                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.786666                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     7828410     67.97%     67.97% |     3494833     30.34%     98.31% |      142974      1.24%     99.55% |       40050      0.35%     99.90% |        3841      0.03%     99.94% |        3414      0.03%     99.97% |        2007      0.02%     99.98% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     11517475                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     11606612                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.062437                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008521                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.291417                       (Unspecified)
system.caches.m_latencyHistSeqr          |    11603301     99.97%     99.97% |        2475      0.02%     99.99% |         682      0.01%    100.00% |          45      0.00%    100.00% |          69      0.00%    100.00% |          31      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       11606612                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     11597937                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007772                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005347                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.121258                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    11597919    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     11597937                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         8675                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.145821                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.241385                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.747051                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        5369     61.89%     61.89% |        2472     28.50%     90.39% |         680      7.84%     98.22% |          45      0.52%     98.74% |          69      0.80%     99.54% |          31      0.36%     99.90% |           4      0.05%     99.94% |           3      0.03%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         8675                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        78385                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002960                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.144263                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       78337     99.94%     99.94% |          19      0.02%     99.96% |          16      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          13      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         78385                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        71729                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.137769                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.886192                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       69678     97.14%     97.14% |         541      0.75%     97.89% |         556      0.78%     98.67% |         543      0.76%     99.43% |         408      0.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         71729                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4204652      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3784363      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3617597      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            8675      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         8163      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         8163      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3577      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2109      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         2989      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4201075      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3782254      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3614608      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         8163      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         8163      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5686      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         2989      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          8675      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          8163      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         8675      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         8163      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         8675      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         8163      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         8675      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         8163      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         8675                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.145821                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.241385                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.747051                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        5369     61.89%     61.89% |        2472     28.50%     90.39% |         680      7.84%     98.22% |          45      0.52%     98.74% |          69      0.80%     99.54% |          31      0.36%     99.90% |           4      0.05%     99.94% |           3      0.03%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         8675                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        78372                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4204652                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.064357                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003623                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.545500                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4203185     99.97%     99.97% |        1078      0.03%     99.99% |         319      0.01%    100.00% |          19      0.00%    100.00% |          30      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4204652                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4201075                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000014                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.016487                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4201072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4201075                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3577                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.633492                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    69.991249                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.602590                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2110     58.99%     58.99% |        1078     30.14%     89.12% |         319      8.92%     98.04% |          19      0.53%     98.57% |          30      0.84%     99.41% |          15      0.42%     99.83% |           2      0.06%     99.89% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3577                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3422051                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.087324                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021784                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.345955                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3420907     99.97%     99.97% |         902      0.03%     99.99% |         197      0.01%    100.00% |          16      0.00%    100.00% |          21      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3422051                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3419084                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025954                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018080                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.178119                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3419076    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3419084                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         2967                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.808561                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.171931                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.133478                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1825     61.51%     61.51% |         900     30.33%     91.84% |         197      6.64%     98.48% |          16      0.54%     99.02% |          21      0.71%     99.73% |           8      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         2967                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3784363                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.040186                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002344                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.965933                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3783681     99.98%     99.98% |         483      0.01%     99.99% |         160      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3784363                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3782254                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     3782254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3782254                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2109                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.109056                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.735295                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.702769                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1427     67.66%     67.66% |         483     22.90%     90.56% |         160      7.59%     98.15% |          10      0.47%     98.62% |          18      0.85%     99.48% |           8      0.38%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2109                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       195546                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016237                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.003426                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.092471                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      195517     99.99%     99.99% |          11      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       195546                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       195524                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.006869                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002932                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.550725                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      195517    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       195524                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3577                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.633492                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    69.991249                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.602590                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2110     58.99%     58.99% |        1078     30.14%     89.12% |         319      8.92%     98.04% |          19      0.53%     98.57% |          30      0.84%     99.41% |          15      0.42%     99.83% |           2      0.06%     99.89% |           2      0.06%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3577                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2967                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.808561                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.171931                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.133478                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1825     61.51%     61.51% |         900     30.33%     91.84% |         197      6.64%     98.48% |          16      0.54%     99.02% |          21      0.71%     99.73% |           8      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         2967                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2109                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.109056                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.735295                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.702769                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1427     67.66%     67.66% |         483     22.90%     90.56% |         160      7.59%     98.15% |          10      0.47%     98.62% |          18      0.85%     99.48% |           8      0.38%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2109                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        16838                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.051906                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.557372                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        16659     98.94%     98.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.28%     99.22% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           47      0.28%     99.50% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           50      0.30%     99.79% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.20%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        16838                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     11597937                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         8675                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     11606612                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.295302                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.949879                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.087404                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002756                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999509                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000710                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.012439                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.226134                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001378                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.597862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001378                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008593                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000710                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.994353                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001621                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.994435                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         17350                       (Unspecified)
system.caches.network.msg_byte.Control         138800                       (Unspecified)
system.caches.network.msg_count.Data            16326                       (Unspecified)
system.caches.network.msg_byte.Data           1175472                       (Unspecified)
system.caches.network.msg_count.Response_Data        17350                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1249200                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        16326                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       130608                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001166                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7991.665000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000583                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.420000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000583                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.291500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         8675                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        69400                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         8163                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       587736                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         8675                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       624600                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         8163                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        65304                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000668                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.069822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000710                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.018741                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004405                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6992.601299                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.291500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         8675                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       624600                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         8163                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        65304                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.291500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         8675                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        69400                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         8163                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       587736                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.291500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         8675                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        69400                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         8163                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       587736                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         8675                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       624600                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         8163                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        65304                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001378                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.599171                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000703                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.618373                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000711                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.030853                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.291500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         8675                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        69400                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         8163                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       587736                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.291500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         8675                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       624600                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         8163                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        65304                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  12219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3751390                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3752238                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      5                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2989                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              3944                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998619                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.757427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.200940                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     72396      7.25%      7.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96025      9.62%     16.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    167820     16.81%     33.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149754     15.00%     48.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114414     11.46%     60.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128070     12.82%     72.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158501     15.87%     88.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70813      7.09%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40826      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998619                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44488     88.20%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4486      8.89%     97.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    12      0.02%     97.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1454      2.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15955      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2936058     78.25%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11584      0.31%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10740      0.29%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2896      0.08%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       478352     12.75%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272933      7.27%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9726      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13994      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3752238                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.752238                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50442                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013443                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8471580                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3715092                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3711503                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     81964                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39298                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38794                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3745015                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41710                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           134                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2108                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           91                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3751390                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       60                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486652                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      287162                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            60                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 20                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              94                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      114                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3752160                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        488061                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        80                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             774976                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         460582                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286915                       # Number of stores executed (Count)
system.cpu.numRate                           3.752160                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3750487                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3750297                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2669702                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4013632                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.750297                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665159                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1381                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2031009                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3748416                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.492366                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.492366                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.031009                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.031009                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5614543                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2973813                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22682                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24807                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2349658                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1163476                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1700631                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486652                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287162                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15613                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17878                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  460989                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            394094                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               114                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190441                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190441                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13046                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7370                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7363                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2611                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               114                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998204                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.755160                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.884258                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          119101     11.93%     11.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          202446     20.28%     32.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79452      7.96%     40.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161434     16.17%     56.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60056      6.02%     62.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76186      7.63%     69.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45333      4.54%     74.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23956      2.40%     76.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          230240     23.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998204                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2031009                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3748416                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      772627                       # Number of memory references committed (Count)
system.cpu.commit.loads                        485978                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     460497                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38506                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3719023                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13039                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15939      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2934814     78.29%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11584      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10556      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2896      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       477800     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       272671      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8178      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13978      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3748416                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        230240                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   331823                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 46674                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    612379                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7609                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    134                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190435                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3752886                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             309026                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2033855                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      460989                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             210850                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        689459                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     268                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    308164                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   118                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.758566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.507109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   373192     37.37%     37.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50086      5.02%     42.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25768      2.58%     44.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79830      7.99%     52.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22267      2.23%     55.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49985      5.01%     60.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36520      3.66%     63.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33618      3.37%     67.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   327353     32.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.460989                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.033855                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91665                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     674                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    520                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1452                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             485978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.953965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.283012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 484319     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  998      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   13      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   26      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   34      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   35      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  219      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   97      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  168      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               485978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  488061                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286915                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  308164                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    134                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336126                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3018                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    615632                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 43709                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3752782                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    315                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1010                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  38949                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4164285                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9689110                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5615250                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22788                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4159721                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4574                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     52700                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4518874                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7502446                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2031009                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3748416                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1147.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000214413000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            36                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            36                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1935                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 546                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          583                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         583                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        583                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       583                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    583                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   583                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      560                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.635424                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.985611                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      2.78%      2.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 4     11.11%     13.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 7     19.44%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                18     50.00%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 6     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.166667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.157817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.560612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                33     91.67%     91.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      8.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    37312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 37312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               37312000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37312000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000728000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      858257.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        36096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        37248                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 36096000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 37248000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          583                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          583                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     21166750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24135041250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36306.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  41398012.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        37312                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           37312                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        37312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        37312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          583                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             583                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     37312000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           37312000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     37312000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37312000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     74624000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          74624000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   564                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  582                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           80                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10591750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            21166750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18779.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37529.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  243                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 491                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          412                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   178.174757                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.843520                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   198.903291                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          158     38.35%     38.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          197     47.82%     86.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           12      2.91%     89.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            9      2.18%     91.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           10      2.43%     93.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            7      1.70%     95.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      1.70%     97.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      1.70%     98.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          412                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  36096                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               37248                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                36.096000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                37.248000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                64.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           414120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           220110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          392700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         349740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    113541720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    288385920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      482592870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    482.592870                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    748605500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    217854500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2527560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1343430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3634260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2688300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    398744640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     48215040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      536441790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.441790                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    121959750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    844500250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 13219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.72                       # Real time elapsed on the host (Second)
hostTickRate                                148798729                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767564                       # Number of bytes of host memory used (Byte)
simInsts                                     26483215                       # Number of instructions simulated (Count)
simOps                                       49023767                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3940614                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7294565                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          168104                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.065424                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.616699                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      165824     98.64%     98.64% |         607      0.36%     99.00% |         620      0.37%     99.37% |         594      0.35%     99.73% |         441      0.26%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            168104                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     12469329                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.425740                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295472                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.781678                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     8472673     67.95%     67.95% |     3787811     30.38%     98.33% |      154630      1.24%     99.57% |       43007      0.34%     99.91% |        3841      0.03%     99.94% |        3414      0.03%     99.97% |        2007      0.02%     99.98% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     12469329                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     12565760                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.061528                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008468                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.266404                       (Unspecified)
system.caches.m_latencyHistSeqr          |    12562113     99.97%     99.97% |        2765      0.02%     99.99% |         718      0.01%    100.00% |          52      0.00%    100.00% |          72      0.00%    100.00% |          31      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       12565760                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     12556509                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007760                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005342                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.118986                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    12556491    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     12556509                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         9251                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.042374                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.195344                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.347621                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        5609     60.63%     60.63% |        2762     29.86%     90.49% |         716      7.74%     98.23% |          52      0.56%     98.79% |          72      0.78%     99.57% |          31      0.34%     99.90% |           4      0.04%     99.95% |           3      0.03%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         9251                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        87636                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002921                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.142328                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       87582     99.94%     99.94% |          22      0.03%     99.96% |          18      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          14      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         87636                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        80468                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.133494                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.873824                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       78242     97.23%     97.23% |         585      0.73%     97.96% |         602      0.75%     98.71% |         594      0.74%     99.45% |         441      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         80468                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4553672      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4092923      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3919165      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            9251      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         8739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         8739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3677      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2139      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3435      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4549995      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4090784      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3915730      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         8739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         8739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3435      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          9251      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          8739      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         9251      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         8739      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         9251      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         8739      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         9251      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         8739      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         9251                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.042374                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.195344                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.347621                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        5609     60.63%     60.63% |        2762     29.86%     90.49% |         716      7.74%     98.23% |          52      0.56%     98.79% |          72      0.78%     99.57% |          31      0.34%     99.90% |           4      0.04%     99.95% |           3      0.03%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         9251                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        87622                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4553672                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.060902                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003435                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.475062                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4552148     99.97%     99.97% |        1128      0.02%     99.99% |         323      0.01%    100.00% |          20      0.00%    100.00% |          32      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4553672                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4549995                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000013                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.015843                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4549992    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4549995                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3677                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.406581                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    69.672473                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.647730                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2153     58.55%     58.55% |        1128     30.68%     89.23% |         323      8.78%     98.01% |          20      0.54%     98.56% |          32      0.87%     99.43% |          15      0.41%     99.84% |           2      0.05%     99.89% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3677                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3707661                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.091288                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021955                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.416136                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3706247     99.96%     99.96% |        1135      0.03%     99.99% |         227      0.01%    100.00% |          22      0.00%    100.00% |          22      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3707661                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3704248                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025855                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018016                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.176455                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3704240    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3704248                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3413                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.107823                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.573264                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    35.500592                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2001     58.63%     58.63% |        1133     33.20%     91.83% |         227      6.65%     98.48% |          22      0.64%     99.12% |          22      0.64%     99.77% |           8      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3413                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4092923                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.037607                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002197                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.899374                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4092232     99.98%     99.98% |         490      0.01%    100.00% |         162      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4092923                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4090784                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4090784    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4090784                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2139                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.959794                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.591720                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.573937                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1448     67.70%     67.70% |         490     22.91%     90.60% |         162      7.57%     98.18% |          10      0.47%     98.64% |          18      0.84%     99.49% |           8      0.37%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2139                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       211504                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016241                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.004022                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.051024                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      211475     99.99%     99.99% |          11      0.01%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       211504                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       211482                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.007580                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.003565                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.530686                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      211475    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       211482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3677                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.406581                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    69.672473                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.647730                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2153     58.55%     58.55% |        1128     30.68%     89.23% |         323      8.78%     98.01% |          20      0.54%     98.56% |          32      0.87%     99.43% |          15      0.41%     99.84% |           2      0.05%     99.89% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3677                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3413                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.107823                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.573264                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    35.500592                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2001     58.63%     58.63% |        1133     33.20%     91.83% |         227      6.65%     98.48% |          22      0.64%     99.12% |          22      0.64%     99.77% |           8      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3413                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2139                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.959794                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.591720                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.573937                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1448     67.70%     67.70% |         490     22.91%     90.60% |         162      7.57%     98.18% |          10      0.47%     98.64% |          18      0.84%     99.49% |           8      0.37%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2139                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        17990                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.049138                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.542002                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        17809     98.99%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.26%     99.26% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           48      0.27%     99.52% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           51      0.28%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.18%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        17990                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     12556509                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         9251                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     12565760                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.451567                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.950580                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.080792                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002722                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999546                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000700                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.011498                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.284675                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.529714                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007943                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000700                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.994780                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001602                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.994856                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         18502                       (Unspecified)
system.caches.network.msg_byte.Control         148016                       (Unspecified)
system.caches.network.msg_count.Data            17478                       (Unspecified)
system.caches.network.msg_byte.Data           1258416                       (Unspecified)
system.caches.network.msg_count.Response_Data        18502                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1332144                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        17478                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       139824                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7991.697000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000576                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.361000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000576                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.288000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         9251                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        74008                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         8739                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       629208                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         9251                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       666072                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         8739                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        69912                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.167497                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000700                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.017323                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004335                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6992.532891                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.288000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         9251                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       666072                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         8739                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        69912                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.288000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         9251                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        74008                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         8739                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       629208                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.288000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         9251                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        74008                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         8739                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       629208                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         9251                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       666072                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         8739                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        69912                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.530924                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000694                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.598903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000701                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.028519                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.288000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         9251                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        74008                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         8739                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       629208                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.288000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         9251                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       666072                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         8739                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        69912                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  13219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3756570                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3757442                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     10                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2649                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              3659                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998949                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.761395                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.199042                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     71569      7.16%      7.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96020      9.61%     16.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    168132     16.83%     33.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149859     15.00%     48.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114545     11.47%     60.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128283     12.84%     72.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158677     15.88%     88.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70988      7.11%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40876      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998949                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44477     88.15%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4512      8.94%     97.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     3      0.01%     97.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1461      2.90%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15975      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2940209     78.25%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11600      0.31%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10744      0.29%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2900      0.08%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       479003     12.75%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       273274      7.27%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9730      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14007      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3757442                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.757442                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50455                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013428                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8482264                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3719937                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3716729                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82029                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39294                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38827                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3750176                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41746                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           126                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2294                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           92                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3756570                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       45                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       487305                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      287496                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 12                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 15                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              91                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      106                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3757374                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        488719                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        63                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             775984                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         461245                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       287265                       # Number of stores executed (Count)
system.cpu.numRate                           3.757374                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3755695                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3755556                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2673512                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4019193                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.755556                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665186                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1051                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2033984                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3753917                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.491646                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.491646                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.033984                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.033984                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5622319                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2977989                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22710                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24823                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2353118                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1165152                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1702967                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         487305                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287496                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15466                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18155                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  461625                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            394664                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               106                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190689                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190688                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13066                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7367                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7364                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2342                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               106                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998564                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.759315                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.883052                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          118223     11.84%     11.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          202616     20.29%     32.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79579      7.97%     40.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161767     16.20%     56.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60131      6.02%     62.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76300      7.64%     69.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45295      4.54%     74.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24176      2.42%     76.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          230477     23.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998564                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2033984                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3753917                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      773745                       # Number of memory references committed (Count)
system.cpu.commit.loads                        486687                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     461176                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38550                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3724487                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13058                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15962      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2939144     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11600      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10566      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2900      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       478500     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       273063      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8187      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13995      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3753917                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        230477                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   332206                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 45772                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    613263                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7582                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    126                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190682                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3757985                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             309348                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2036608                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      461625                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             211118                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        689475                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     252                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    308564                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   107                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.762400                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.506979                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   372729     37.31%     37.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50137      5.02%     42.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25778      2.58%     44.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79920      8.00%     52.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22284      2.23%     55.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    50062      5.01%     60.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36550      3.66%     63.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33665      3.37%     67.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   327824     32.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998949                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.461625                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.036608                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91811                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     618                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    436                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1452                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             486687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.950451                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.141527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 485029     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1000      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   22      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   32      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   30      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   33      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  200      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   90      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  185      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               486687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  488719                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  287265                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  308564                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    126                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336493                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3156                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    616503                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 42671                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3757879                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    293                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    621                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  38342                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4170068                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9702403                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5622846                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22806                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4165866                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4206                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     52457                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4524229                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7512908                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2033984                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3753917                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000255084500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            36                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            36                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1889                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 544                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          576                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         576                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        576                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       576                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      30                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    576                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   576                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      545                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.282724                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.218899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      2.78%      2.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      8.33%     11.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 6     16.67%     27.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                25     69.44%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1      2.78%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.111111                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.105039                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.464621                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     94.44%     94.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      5.56%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1920                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    36864                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 36864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               36864000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36864000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      998895000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      867096.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        34944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        37120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 34944000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 37120000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          576                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          576                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     19934000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24820600500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     34607.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  43091320.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        36864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           36864                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        36864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        36864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          576                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             576                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     36864000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           36864000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     36864000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36864000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     73728000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          73728000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   546                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  580                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9696500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            19934000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17759.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36509.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  222                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 486                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          418                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   172.401914                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   122.705621                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   196.145278                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          171     40.91%     40.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          190     45.45%     86.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            9      2.15%     88.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           16      3.83%     92.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            8      1.91%     94.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            7      1.67%     95.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      1.67%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.24%     97.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            9      2.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          418                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  34944                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               37120                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                34.944000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                37.120000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1649340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           869055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2427600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         511560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    320242530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    114322080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      518696085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    518.696085                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    294303750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    672416250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1335180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           717255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1470840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2516040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    233275350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    187557600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      505546185                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    505.546185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    485226500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    481493500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 14219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.80                       # Real time elapsed on the host (Second)
hostTickRate                                146983220                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767564                       # Number of bytes of host memory used (Byte)
simInsts                                     28508846                       # Number of instructions simulated (Count)
simOps                                       52762283                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4190266                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7755059                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          187216                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.063584                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.608617                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      184751     98.68%     98.68% |         654      0.35%     99.03% |         669      0.36%     99.39% |         648      0.35%     99.74% |         474      0.25%     99.99% |          15      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            187216                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     13419511                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.425284                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295488                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.777333                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     9116071     67.93%     67.93% |     4080149     30.40%     98.34% |      166116      1.24%     99.57% |       45967      0.34%     99.92% |        3841      0.03%     99.95% |        3414      0.03%     99.97% |        2007      0.01%     99.99% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     13419511                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     13523193                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.060830                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008418                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.258542                       (Unspecified)
system.caches.m_latencyHistSeqr          |    13519220     99.97%     99.97% |        3039      0.02%     99.99% |         754      0.01%    100.00% |          57      0.00%    100.00% |          79      0.00%    100.00% |          33      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       13523193                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     13513381                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007747                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005337                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.116993                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    13513363    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     13513381                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         9812                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.168773                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.218885                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.780301                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        5844     59.56%     59.56% |        3036     30.94%     90.50% |         752      7.66%     98.17% |          57      0.58%     98.75% |          79      0.81%     99.55% |          33      0.34%     99.89% |           4      0.04%     99.93% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         9812                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        97448                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002873                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.140338                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       97388     99.94%     99.94% |          25      0.03%     99.96% |          20      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          15      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         97448                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        89768                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.129489                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.861858                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       87363     97.32%     97.32% |         629      0.70%     98.02% |         649      0.72%     98.74% |         648      0.72%     99.47% |         474      0.53%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         89768                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4902193      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4401516      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4219484      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            9812      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         9300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         9300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3766      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2167      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3879      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4898427      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4399349      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4215605      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         9300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         9300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5933      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3879      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          9812      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          9300      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         9812      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         9300      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         9812      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         9300      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         9812      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         9300      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         9812                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.168773                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.218885                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.780301                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        5844     59.56%     59.56% |        3036     30.94%     90.50% |         752      7.66%     98.17% |          57      0.58%     98.75% |          79      0.81%     99.55% |          33      0.34%     99.89% |           4      0.04%     99.93% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         9812                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        97433                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4902193                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.057659                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003263                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.402924                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4900624     99.97%     99.97% |        1168      0.02%     99.99% |         327      0.01%    100.00% |          21      0.00%    100.00% |          32      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4902193                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4898427                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000012                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.015269                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4898424    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4898427                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3766                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.039033                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    69.245582                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.470988                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2197     58.34%     58.34% |        1168     31.01%     89.35% |         327      8.68%     98.04% |          21      0.56%     98.59% |          32      0.85%     99.44% |          15      0.40%     99.84% |           2      0.05%     99.89% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3766                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3992083                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.095296                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022103                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.520745                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3990393     99.96%     99.96% |        1366      0.03%     99.99% |         258      0.01%    100.00% |          26      0.00%    100.00% |          29      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3992083                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3988226                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025769                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017960                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.175017                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3988218    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3988226                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3857                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.987814                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    68.183280                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.038447                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2169     56.24%     56.24% |        1364     35.36%     91.60% |         258      6.69%     98.29% |          26      0.67%     98.96% |          29      0.75%     99.71% |          10      0.26%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3857                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4401516                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.035407                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002068                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.850246                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4400820     99.98%     99.98% |         493      0.01%    100.00% |         163      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4401516                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4399349                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4399349    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4399349                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2167                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.917859                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.428969                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.245377                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1471     67.88%     67.88% |         493     22.75%     90.63% |         163      7.52%     98.15% |          10      0.46%     98.62% |          18      0.83%     99.45% |           8      0.37%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2167                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       227401                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016209                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.004509                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.014157                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      227372     99.99%     99.99% |          11      0.00%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       227401                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       227379                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.008154                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.004084                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.512863                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      227372    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       227379                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3766                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.039033                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    69.245582                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.470988                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2197     58.34%     58.34% |        1168     31.01%     89.35% |         327      8.68%     98.04% |          21      0.56%     98.59% |          32      0.85%     99.44% |          15      0.40%     99.84% |           2      0.05%     99.89% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3766                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3857                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.987814                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    68.183280                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.038447                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2169     56.24%     56.24% |        1364     35.36%     91.60% |         258      6.69%     98.29% |          26      0.67%     98.96% |          29      0.75%     99.71% |          10      0.26%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3857                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2167                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.917859                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.428969                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.245377                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1471     67.88%     67.88% |         493     22.75%     90.63% |         163      7.52%     98.15% |          10      0.46%     98.62% |          18      0.83%     99.45% |           8      0.37%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2167                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        19112                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.047405                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.532009                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        18927     99.03%     99.03% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.25%     99.28% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           49      0.26%     99.53% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           54      0.28%     99.82% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.17%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        19112                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     13513381                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         9812                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     13523193                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000654                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.605685                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.951062                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.075110                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002688                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999578                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000690                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.010690                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000654                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.334982                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001344                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.473331                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001345                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007384                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000690                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995147                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001582                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995218                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         19624                       (Unspecified)
system.caches.network.msg_byte.Control         156992                       (Unspecified)
system.caches.network.msg_count.Data            18600                       (Unspecified)
system.caches.network.msg_byte.Data           1339200                       (Unspecified)
system.caches.network.msg_count.Response_Data        19624                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1412928                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        18600                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       148800                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001122                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7991.728000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000561                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.643000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000561                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.280500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         9812                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        78496                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         9300                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       669600                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         9812                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       706464                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         9300                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        74400                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000654                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.271266                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000690                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.016105                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004269                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6992.476285                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.280500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         9812                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       706464                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         9300                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        74400                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.280500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         9812                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        78496                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         9300                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       669600                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.280500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         9812                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        78496                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         9300                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       669600                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         9812                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       706464                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         9300                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        74400                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001344                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.474456                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000685                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.602004                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000691                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.026513                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.280500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         9812                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        78496                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         9300                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       669600                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.280500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         9812                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       706464                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         9300                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        74400                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3744591                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3744612                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     17                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 6075                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9456                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998818                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.749043                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.204546                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     74191      7.43%      7.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96240      9.64%     17.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166977     16.72%     33.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149825     15.00%     48.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114253     11.44%     60.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127967     12.81%     73.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158096     15.83%     88.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70632      7.07%     95.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40637      4.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998818                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44278     87.99%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4588      9.12%     97.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     7      0.01%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1447      2.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15913      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2929547     78.23%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11552      0.31%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10942      0.29%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2888      0.08%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       477707     12.76%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272309      7.27%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9811      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13943      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3744612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.744612                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50322                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013439                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8455985                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3710558                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3703042                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82397                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40126                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39022                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3737098                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41923                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           380                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1548                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           53                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3744591                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      408                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486104                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      286748                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            34                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 18                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                136                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             217                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      353                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3744509                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        487486                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       104                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             773723                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         459383                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286237                       # Number of stores executed (Count)
system.cpu.numRate                           3.744509                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3742455                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3742064                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2663608                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4003054                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.742064                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665394                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1182                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2025631                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3738516                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.493673                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.493673                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.025631                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.025631                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5602145                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2967391                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22611                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25083                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2343992                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1161446                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1697218                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486104                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        286748                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15452                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        16285                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  460535                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            393341                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               353                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190432                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190431                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13014                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7584                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7584                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            5746                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               353                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997885                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.746440                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.885116                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          120819     12.11%     12.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          201990     20.24%     32.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79122      7.93%     40.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161199     16.15%     56.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60158      6.03%     62.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76195      7.64%     70.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45039      4.51%     74.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24060      2.41%     77.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229303     22.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997885                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2025631                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3738516                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      770539                       # Number of memory references committed (Count)
system.cpu.commit.loads                        484672                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     459293                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38366                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3709219                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15897      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2927130     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11552      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10510      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2888      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       476525     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271936      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8147      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13931      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3738516                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229303                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   332393                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 46386                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    612186                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7473                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    380                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190425                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3748874                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             309322                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2032201                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      460535                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             211029                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        689116                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     760                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    308597                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   356                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.754545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.506488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   373660     37.41%     37.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50092      5.02%     42.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25698      2.57%     45.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80210      8.03%     53.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22228      2.23%     55.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49841      4.99%     60.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36657      3.67%     63.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33526      3.36%     67.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   326906     32.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.460535                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.032201                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91191                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1431                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  18                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    880                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1446                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             484671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.949611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.267796                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 483036     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1009      0.21%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   14      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   32      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   31      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   38      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  196      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   79      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  164      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              460                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               484671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  487486                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286237                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  308597                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    380                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336573                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    2359                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    615436                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44070                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3748729                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    218                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    699                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39850                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4160094                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9677623                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5608961                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22835                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4148809                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    11291                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     51030                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4512727                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7489456                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2025631                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3738516                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000237924500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            35                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            35                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1830                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 530                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          561                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         561                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        561                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       561                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      36                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    561                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   561                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      524                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.971429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.892890                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.484938                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 2      5.71%      5.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 4     11.43%     17.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 5     14.29%     31.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5     14.29%     45.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                18     51.43%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1      2.86%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.057143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.053934                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.338062                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     97.14%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      2.86%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    35904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 35904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               35904000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               35904000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000161000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      891409.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        33600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        35968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 33600000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 35968000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          561                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          561                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     21603500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24359845500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     38508.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  43422184.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        35904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           35904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        35904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        35904                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              561                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             561                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     35904000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           35904000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     35904000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          35904000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     71808000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          71808000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   525                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  562                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            88                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 11759750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2625000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            21603500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22399.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            41149.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  212                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 477                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   174.516291                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   124.077912                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   193.580711                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          165     41.35%     41.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          176     44.11%     85.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           12      3.01%     88.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      2.51%     90.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           14      3.51%     94.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            7      1.75%     96.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      1.75%     97.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.25%     98.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            7      1.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  33600                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               35968                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                33.600000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                35.968000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                63.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2606100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1388970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3498600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2542140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    403929930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     43848480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      537102780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    537.102780                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    110529500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    855930500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           235620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           125235                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          249900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         391500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     52043850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    340173600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      472508265                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    472.508265                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    883811750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     82648250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 15219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.87                       # Real time elapsed on the host (Second)
hostTickRate                                145593655                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768588                       # Number of bytes of host memory used (Byte)
simInsts                                     30537272                       # Number of instructions simulated (Count)
simOps                                       56505713                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4445975                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8226757                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          207476                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.061771                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.600439                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      204825     98.72%     98.72% |         701      0.34%     99.06% |         718      0.35%     99.41% |         703      0.34%     99.75% |         507      0.24%     99.99% |          16      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            207476                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     14370125                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.424935                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295526                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.773617                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     9759656     67.92%     67.92% |     4372474     30.43%     98.34% |      177862      1.24%     99.58% |       48925      0.34%     99.92% |        3841      0.03%     99.95% |        3414      0.02%     99.97% |        2007      0.01%     99.99% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     14370125                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     14481090                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.060241                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008380                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.245695                       (Unspecified)
system.caches.m_latencyHistSeqr          |    14476789     99.97%     99.97% |        3313      0.02%     99.99% |         795      0.01%    100.00% |          64      0.00%    100.00% |          83      0.00%    100.00% |          35      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       14481090                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     14470704                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007737                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005334                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.115245                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    14470686    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     14470704                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        10386                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.212594                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.259231                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.720408                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6090     58.64%     58.64% |        3310     31.87%     90.51% |         793      7.64%     98.14% |          64      0.62%     98.76% |          83      0.80%     99.56% |          35      0.34%     99.89% |           4      0.04%     99.93% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        10386                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       107834                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002819                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.138321                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      107768     99.94%     99.94% |          28      0.03%     99.96% |          22      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          16      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        107834                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        99642                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.125570                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.849801                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       97057     97.41%     97.41% |         673      0.68%     98.08% |         696      0.70%     98.78% |         703      0.71%     99.49% |         507      0.51%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           6      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         99642                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5250785      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4709937      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4520368      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           10386      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         9874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         9874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3864      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2184      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         4338      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5246921      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4707753      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4516030      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         9874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         9874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6048      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         4338      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         10386      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          9874      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        10386      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         9874      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        10386      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         9874      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        10386      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         9874      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        10386                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.212594                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.259231                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.720408                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6090     58.64%     58.64% |        3310     31.87%     90.51% |         793      7.64%     98.14% |          64      0.62%     98.76% |          83      0.80%     99.56% |          35      0.34%     99.89% |           4      0.04%     99.93% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        10386                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       107818                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5250785                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.055176                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003123                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.351827                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5249163     99.97%     99.97% |        1210      0.02%     99.99% |         333      0.01%    100.00% |          25      0.00%    100.00% |          33      0.00%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5250785                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5246921                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000011                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.014753                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5246918    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5246921                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3864                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.963251                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    69.069777                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.600880                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2242     58.02%     58.02% |        1210     31.31%     89.34% |         333      8.62%     97.96% |          25      0.65%     98.60% |          33      0.85%     99.46% |          15      0.39%     99.84% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3864                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4277059                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.098608                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022241                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.585681                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4275100     99.95%     99.95% |        1593      0.04%     99.99% |         292      0.01%    100.00% |          29      0.00%    100.00% |          32      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4277059                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4272743                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025692                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017909                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.173752                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4272735    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4272743                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         4316                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.284523                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    68.456724                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.145483                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2359     54.66%     54.66% |        1591     36.86%     91.52% |         292      6.77%     98.29% |          29      0.67%     98.96% |          32      0.74%     99.70% |          12      0.28%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         4316                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4709937                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.033316                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001947                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.793363                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4709235     99.99%     99.99% |         498      0.01%    100.00% |         164      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4709937                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4707753                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4707753    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4707753                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2184                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.847985                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.365633                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.153437                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1482     67.86%     67.86% |         498     22.80%     90.66% |         164      7.51%     98.17% |          10      0.46%     98.63% |          18      0.82%     99.45% |           8      0.37%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2184                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       243309                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016304                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005017                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.981021                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      243280     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       243309                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       243287                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.008776                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.004620                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.496960                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      243280    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       243287                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3864                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.963251                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    69.069777                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.600880                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2242     58.02%     58.02% |        1210     31.31%     89.34% |         333      8.62%     97.96% |          25      0.65%     98.60% |          33      0.85%     99.46% |          15      0.39%     99.84% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3864                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         4316                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.284523                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    68.456724                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.145483                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2359     54.66%     54.66% |        1591     36.86%     91.52% |         292      6.77%     98.29% |          29      0.67%     98.96% |          32      0.74%     99.70% |          12      0.28%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         4316                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2184                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.847985                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.365633                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.153437                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1482     67.86%     67.86% |         498     22.80%     90.66% |         164      7.51%     98.17% |          10      0.46%     98.63% |          18      0.82%     99.45% |           8      0.37%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2184                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        20260                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.045015                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.518522                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        20074     99.08%     99.08% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.23%     99.31% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           49      0.24%     99.56% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           55      0.27%     99.83% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.16%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        20260                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     14470704                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        10386                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     14481090                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.711297                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.951511                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.070175                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002662                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999606                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000682                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.009987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.378678                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001331                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.134515                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001332                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006899                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000682                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995466                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001567                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         20772                       (Unspecified)
system.caches.network.msg_byte.Control         166176                       (Unspecified)
system.caches.network.msg_count.Data            19748                       (Unspecified)
system.caches.network.msg_byte.Data           1421856                       (Unspecified)
system.caches.network.msg_count.Response_Data        20772                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1495584                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        19748                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       157984                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001148                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8002.536000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000574                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.213000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000574                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.287000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        10386                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        83088                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         9874                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       710928                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        10386                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       747792                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         9874                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        78992                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000649                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.333144                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000682                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.015047                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004216                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.137274                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        10386                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       747792                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         9874                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        78992                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        10386                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        83088                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         9874                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       710928                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.287000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        10386                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        83088                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         9874                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       710928                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        10386                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       747792                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         9874                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        78992                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001331                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.135566                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000678                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.576444                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000683                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.024771                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        10386                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        83088                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         9874                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       710928                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        10386                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       747792                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         9874                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        78992                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  15219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3748525                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3748810                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      6                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 5083                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              7928                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999385                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.751117                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.204871                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     74136      7.42%      7.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     95886      9.59%     17.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    167516     16.76%     33.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149694     14.98%     48.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114279     11.43%     60.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128009     12.81%     73.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158252     15.83%     88.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70767      7.08%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40846      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999385                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44348     87.92%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4636      9.19%     97.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     7      0.01%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1450      2.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15925      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2932340     78.22%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11568      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11090      0.30%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2892      0.08%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       478324     12.76%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272742      7.28%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9891      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14038      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3748810                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.748810                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50442                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013455                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8464396                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3713219                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3707052                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     83059                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40403                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39348                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3741072                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42255                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           302                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2351                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           80                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3748525                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      234                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486787                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      287235                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            52                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 15                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             202                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      281                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3748714                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        488190                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        98                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             774956                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         459865                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286766                       # Number of stores executed (Count)
system.cpu.numRate                           3.748714                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3746717                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3746400                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2666596                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4008430                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.746400                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665247                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             615                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2028426                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3743430                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.492993                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.492993                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.028426                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.028426                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5608966                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2970414                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22713                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25316                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2346258                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1162362                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1699343                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486787                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287235                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15435                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17340                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  460782                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            393665                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               281                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190372                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190372                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13021                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7522                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7522                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            4725                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               281                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998600                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.748678                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.885987                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          120900     12.11%     12.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          201766     20.20%     32.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79485      7.96%     40.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161244     16.15%     56.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59920      6.00%     62.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76154      7.63%     70.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45175      4.52%     74.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24186      2.42%     76.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229770     23.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998600                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2028426                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3743430                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      771935                       # Number of memory references committed (Count)
system.cpu.commit.loads                        485515                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     459803                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38725                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3713945                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13016                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15910      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2930443     78.28%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11568      0.31%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10682      0.29%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2892      0.08%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       477280     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       272397      7.28%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8235      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14023      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3743430                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229770                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   331460                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 47813                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    611967                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7843                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    302                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190358                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3751950                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             308887                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2033940                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      460782                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             210915                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        690196                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     604                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    308423                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   282                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.755321                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.506606                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   373872     37.41%     37.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49998      5.00%     42.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25720      2.57%     44.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80241      8.03%     53.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22244      2.23%     55.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49916      4.99%     60.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36637      3.67%     63.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33584      3.36%     67.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   327173     32.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.460782                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.033940                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91703                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1272                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    813                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1449                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             485514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.955029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.334882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 483864     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  989      0.20%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   11      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   27      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   34      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   48      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  225      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   78      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  162      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               485514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  488190                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286766                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        18                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  308423                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    302                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   335852                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3454                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    615370                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44407                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3751791                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    291                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    835                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39791                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4163006                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9685782                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5613864                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22926                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4153920                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9065                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     53693                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4516881                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7497107                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2028426                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3743430                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000310118500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            36                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            36                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1899                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 547                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          574                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         574                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        574                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       574                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    574                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   574                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      549                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.583333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.544111                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.079021                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      2.78%      2.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      2.78%      5.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 3      8.33%     13.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 6     16.67%     30.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                21     58.33%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 4     11.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             36                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.194444                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.185050                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.576663                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                32     88.89%     88.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      2.78%     91.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      8.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             36                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    36736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 36736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               36736000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36736000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999670000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      870792.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        35328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        37312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 35328000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 37312000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          574                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     21215000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  25052366250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36959.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  43645237.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        36736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           36736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        36736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        36736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          574                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             574                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     36736000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           36736000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     36736000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36736000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     73472000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          73472000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   552                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  583                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10865000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            21215000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19682.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38432.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  240                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 491                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          400                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   180.320000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   130.672436                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   190.461404                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          146     36.50%     36.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          193     48.25%     84.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           13      3.25%     88.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           14      3.50%     91.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           12      3.00%     94.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            9      2.25%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            5      1.25%     98.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            3      0.75%     98.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          400                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  35328                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               37312                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                35.328000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                37.312000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                64.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1934940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1028445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2420460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2740500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    334091820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    102659520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      523549605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    523.549605                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    263951250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    702768750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           949620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           489555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1520820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         302760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    222153510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    196923360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      501013545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    501.013545                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    509967000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    456753000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 16219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.89                       # Real time elapsed on the host (Second)
hostTickRate                                145143108                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768588                       # Number of bytes of host memory used (Byte)
simInsts                                     32562055                       # Number of instructions simulated (Count)
simOps                                       60242540                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4726095                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8743664                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          228884                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.060048                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.592470                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      226044     98.76%     98.76% |         748      0.33%     99.09% |         768      0.34%     99.42% |         760      0.33%     99.75% |         540      0.24%     99.99% |          17      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            228884                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     15319813                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.424590                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295536                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.770296                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    10402841     67.90%     67.90% |     4664551     30.45%     98.35% |      189331      1.24%     99.59% |       51882      0.34%     99.93% |        3841      0.03%     99.95% |        3414      0.02%     99.97% |        2007      0.01%     99.99% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     15319813                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     15438051                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.059792                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008347                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.239508                       (Unspecified)
system.caches.m_latencyHistSeqr          |    15433418     99.97%     99.97% |        3589      0.02%     99.99% |         832      0.01%    100.00% |          69      0.00%    100.00% |          94      0.00%    100.00% |          38      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       15438051                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     15427091                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007734                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005331                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.114965                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    15427072    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     15427091                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        10960                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.335766                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.337455                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.901789                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6333     57.78%     57.78% |        3585     32.71%     90.49% |         830      7.57%     98.07% |          69      0.63%     98.70% |          94      0.86%     99.55% |          38      0.35%     99.90% |           4      0.04%     99.94% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        10960                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       118794                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002761                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.136306                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      118722     99.94%     99.94% |          31      0.03%     99.97% |          24      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          17      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        118794                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       110090                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.121864                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.838085                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      107322     97.49%     97.49% |         717      0.65%     98.14% |         744      0.68%     98.81% |         760      0.69%     99.50% |         540      0.49%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           7      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        110090                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5599197      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5018214      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4820640      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           10960      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        10448      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        10448      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3957      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2214      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         4789      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5595240      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5016000      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4815851      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        10448      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        10448      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6171      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         4789      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         10960      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         10448      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        10960      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        10448      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        10960      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        10448      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        10960      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        10448      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        10960                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.335766                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.337455                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.901789                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6333     57.78%     57.78% |        3585     32.71%     90.49% |         830      7.57%     98.07% |          69      0.63%     98.70% |          94      0.86%     99.55% |          38      0.35%     99.90% |           4      0.04%     99.94% |           5      0.05%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        10960                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       118777                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5599197                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.052938                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.002997                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.306306                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5597525     99.97%     99.97% |        1251      0.02%     99.99% |         339      0.01%    100.00% |          26      0.00%    100.00% |          33      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5599197                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5595240                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000010                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.014286                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5595237    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5595240                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3957                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.893859                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.896144                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.835833                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2285     57.75%     57.75% |        1251     31.61%     89.36% |         339      8.57%     97.93% |          26      0.66%     98.58% |          33      0.83%     99.42% |          17      0.43%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3957                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4561448                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.101590                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022360                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.651856                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4559218     99.95%     99.95% |        1819      0.04%     99.99% |         322      0.01%    100.00% |          32      0.00%    100.00% |          43      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4561448                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4556681                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025642                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017868                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.175476                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4556672    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4556681                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         4767                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.698762                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    68.751602                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.737380                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2540     53.28%     53.28% |        1816     38.10%     91.38% |         322      6.75%     98.13% |          32      0.67%     98.80% |          43      0.90%     99.71% |          13      0.27%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         4767                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5018214                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.031688                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001853                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.747292                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5017501     99.99%     99.99% |         507      0.01%    100.00% |         165      0.00%    100.00% |          11      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5018214                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5016000                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5016000    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5016000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2214                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.823848                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.379606                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.004181                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1501     67.80%     67.80% |         507     22.90%     90.70% |         165      7.45%     98.15% |          11      0.50%     98.64% |          18      0.81%     99.46% |           8      0.36%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2214                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       259192                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016351                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005438                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.951029                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      259163     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       259192                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       259170                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009283                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005065                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.482562                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      259163    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       259170                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3957                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.893859                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.896144                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.835833                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2285     57.75%     57.75% |        1251     31.61%     89.36% |         339      8.57%     97.93% |          26      0.66%     98.58% |          33      0.83%     99.42% |          17      0.43%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3957                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         4767                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.698762                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    68.751602                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.737380                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2540     53.28%     53.28% |        1816     38.10%     91.38% |         322      6.75%     98.13% |          32      0.67%     98.80% |          43      0.90%     99.71% |          13      0.27%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         4767                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2214                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.823848                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.379606                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.004181                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1501     67.80%     67.80% |         507     22.90%     90.70% |         165      7.45%     98.15% |          11      0.50%     98.64% |          18      0.81%     99.46% |           8      0.36%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2214                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        21408                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.043348                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.508524                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        21219     99.12%     99.12% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.22%     99.34% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           50      0.23%     99.57% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           57      0.27%     99.84% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.15%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        21408                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     15427091                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        10960                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     15438051                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000644                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.825402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.951847                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.065848                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002640                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.009372                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000644                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.416986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001320                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.066046                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001320                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006474                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995746                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001555                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995807                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         21920                       (Unspecified)
system.caches.network.msg_byte.Control         175360                       (Unspecified)
system.caches.network.msg_count.Data            20896                       (Unspecified)
system.caches.network.msg_byte.Data           1504512                       (Unspecified)
system.caches.network.msg_count.Response_Data        21920                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1578240                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        20896                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       167168                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001148                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7992.024000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000574                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.562000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000574                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.287000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        10960                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        87680                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        10448                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       752256                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        10960                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       789120                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        10448                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        83584                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000644                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.408909                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.014119                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004171                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.068635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        10960                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       789120                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        10448                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        83584                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        10960                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        87680                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        10448                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       752256                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.287000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        10960                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        87680                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        10448                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       752256                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        10960                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       789120                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        10448                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        83584                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001320                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.067032                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000672                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.575553                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000676                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.023244                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        10960                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        87680                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        10448                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       752256                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.287000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        10960                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       789120                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        10448                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        83584                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  16219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3742877                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3742911                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     16                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 6078                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9769                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998704                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.747768                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.206427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     74824      7.49%      7.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     95812      9.59%     17.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    167182     16.74%     33.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149615     14.98%     48.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114020     11.42%     60.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127810     12.80%     73.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158109     15.83%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70550      7.06%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40782      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998704                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44252     87.85%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4660      9.25%     97.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     9      0.02%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1449      2.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15900      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2927726     78.22%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11546      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11102      0.30%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2886      0.08%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       477632     12.76%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272249      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9892      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13978      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3742911                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.742911                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50372                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013458                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8451975                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3708356                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3700999                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82943                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40610                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39293                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3735186                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42197                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           378                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2252                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           87                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3742877                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      300                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486099                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      286780                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            56                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                103                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             256                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      359                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3742858                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        487506                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        57                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             773726                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         459095                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286220                       # Number of stores executed (Count)
system.cpu.numRate                           3.742858                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3740755                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3740292                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2662255                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4001591                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.740292                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665299                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1296                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2024783                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3736827                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.493880                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.493880                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.024783                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.024783                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5599810                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2965767                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22638                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25319                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2342459                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1160743                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1696641                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486099                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        286780                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15619                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17361                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  460238                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            393082                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               359                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190193                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190193                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13003                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7587                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7587                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            5739                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               359                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997741                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.745288                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.886140                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          121250     12.15%     12.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          201747     20.22%     32.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79265      7.94%     40.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161046     16.14%     56.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59881      6.00%     62.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76062      7.62%     70.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45186      4.53%     74.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23970      2.40%     77.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229334     22.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997741                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2024783                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3736827                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      770391                       # Number of memory references committed (Count)
system.cpu.commit.loads                        484559                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     459034                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38514                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3707460                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12998                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15889      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2925525     78.29%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11546      0.31%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10590      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2886      0.08%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       476374     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271867      7.28%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8185      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13965      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3736827                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229334                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   331744                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 47426                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    611414                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7742                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    378                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190185                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3747059                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             309071                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2031315                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      460238                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             210783                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        689255                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     756                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    308280                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   366                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.753138                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.506533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   373906     37.44%     37.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49965      5.00%     42.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25663      2.57%     45.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80264      8.04%     53.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22177      2.22%     55.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49843      4.99%     60.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36655      3.67%     63.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33510      3.36%     67.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   326721     32.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.460238                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.031315                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91439                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1545                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    954                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1447                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             484561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.953498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.371612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 482923     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  991      0.20%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   15      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   24      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   33      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   57      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  212      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   69      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  166      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               484561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  487506                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286220                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        14                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  308280                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    378                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336041                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3282                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    614811                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44192                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3746966                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    273                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    769                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39741                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4157879                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9672997                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5606428                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22909                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4146758                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    11146                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     52543                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4510856                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7486075                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2024783                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3736827                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1129.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000227380500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            35                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            35                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1910                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 531                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          574                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         574                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        574                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       574                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    574                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   574                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      550                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.628571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.594119                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.031439                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      2.86%      2.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 6     17.14%     20.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      8.57%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                20     57.14%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 5     14.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.171429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.162349                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.568057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                32     91.43%     91.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      8.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    36736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 36736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               36736000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36736000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1001171000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      872100.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        35520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        36224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 35520000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 36224000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          574                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     22098250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  23859226500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     38498.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  41566596.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        36736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           36736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        36736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        36736                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          574                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             574                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     36736000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           36736000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     36736000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36736000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     73472000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          73472000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   555                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  566                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           96                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            92                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           69                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 11692000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2775000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            22098250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21066.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            39816.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  239                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 477                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.28                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          410                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   176.390244                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.265833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   187.102587                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          152     37.07%     37.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          193     47.07%     84.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           23      5.61%     89.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            9      2.20%     91.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            8      1.95%     93.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           10      2.44%     96.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      1.71%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      1.46%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            2      0.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          410                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  35520                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               36224                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                35.520000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                36.224000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                63.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           471240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           254265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          307020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         929160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    104213100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    296241600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      481704945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    481.704945                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    769036500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    197423500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2420460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1301685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3655680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2025360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    399765510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     47355360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      535812615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.812615                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    119690000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    846770000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 17219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.84                       # Real time elapsed on the host (Second)
hostTickRate                                146151550                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768588                       # Number of bytes of host memory used (Byte)
simInsts                                     34586265                       # Number of instructions simulated (Count)
simOps                                       63978519                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5054767                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    9350421                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          251431                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.058434                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.584809                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      248398     98.79%     98.79% |         795      0.32%     99.11% |         820      0.33%     99.44% |         819      0.33%     99.76% |         573      0.23%     99.99% |          18      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            251431                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     16271006                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.424323                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295569                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.767400                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    11046792     67.89%     67.89% |     4957159     30.47%     98.36% |      201002      1.24%     99.59% |       54845      0.34%     99.93% |        3841      0.02%     99.95% |        3414      0.02%     99.98% |        2007      0.01%     99.99% |        1098      0.01%     99.99% |         848      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     16271006                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     16396523                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.059257                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008315                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.226299                       (Unspecified)
system.caches.m_latencyHistSeqr          |    16391557     99.97%     99.97% |        3879      0.02%     99.99% |         865      0.01%    100.00% |          71      0.00%    100.00% |         100      0.00%    100.00% |          40      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       16396523                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     16384994                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007726                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005328                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.113512                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    16384975    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     16384994                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        11529                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.294908                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.312454                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.787111                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6569     56.98%     56.98% |        3875     33.61%     90.59% |         863      7.49%     98.07% |          71      0.62%     98.69% |         100      0.87%     99.56% |          40      0.35%     99.90% |           4      0.03%     99.94% |           5      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        11529                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       130323                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002701                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.134314                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      130245     99.94%     99.94% |          34      0.03%     99.97% |          26      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          18      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        130323                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       121108                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.118407                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.826848                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      118153     97.56%     97.56% |         761      0.63%     98.19% |         794      0.66%     98.84% |         819      0.68%     99.52% |         573      0.47%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           8      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        121108                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5948233      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5327618      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5120673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           11529      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        11018      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        11018      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4060      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2242      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5228      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5944173      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5325376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5115445      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        11018      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        11018      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6302      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5227      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         11530      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         11018      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        11529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        11018      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        11530      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        11018      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        11529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        11018      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        11529                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.294908                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.312454                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.787111                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6569     56.98%     56.98% |        3875     33.61%     90.59% |         863      7.49%     98.07% |          71      0.62%     98.69% |         100      0.87%     99.56% |          40      0.35%     99.90% |           4      0.03%     99.94% |           5      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        11529                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       130305                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5948233                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.050964                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.002892                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.260815                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5946504     99.97%     99.97% |        1301      0.02%     99.99% |         344      0.01%    100.00% |          26      0.00%    100.00% |          35      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5948233                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5944173                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000010                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.013861                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5944170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5944173                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4060                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.652463                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.584167                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.811616                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2331     57.41%     57.41% |        1301     32.04%     89.46% |         344      8.47%     97.93% |          26      0.64%     98.57% |          35      0.86%     99.43% |          17      0.42%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4060                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4845596                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.103821                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022453                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.693094                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4843096     99.95%     99.95% |        2055      0.04%     99.99% |         348      0.01%    100.00% |          34      0.00%    100.00% |          47      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4845596                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4840391                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025587                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017833                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.174353                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4840382    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4840391                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5205                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    73.858021                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    68.924893                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.750369                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2708     52.03%     52.03% |        2052     39.42%     91.45% |         348      6.69%     98.14% |          34      0.65%     98.79% |          47      0.90%     99.69% |          15      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5205                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5327618                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.030195                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001767                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.704094                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5326899     99.99%     99.99% |         511      0.01%    100.00% |         167      0.00%    100.00% |          11      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5327618                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5325376                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5325376    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5325376                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2242                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.752899                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.333244                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.893147                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1523     67.93%     67.93% |         511     22.79%     90.72% |         167      7.45%     98.17% |          11      0.49%     98.66% |          18      0.80%     99.46% |           8      0.36%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2242                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       275076                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016392                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005809                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.923686                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      275047     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       275076                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       275054                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009733                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005458                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.469457                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      275047    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       275054                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4060                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.652463                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.584167                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.811616                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2331     57.41%     57.41% |        1301     32.04%     89.46% |         344      8.47%     97.93% |          26      0.64%     98.57% |          35      0.86%     99.43% |          17      0.42%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4060                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5205                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    73.858021                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    68.924893                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.750369                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2708     52.03%     52.03% |        2052     39.42%     91.45% |         348      6.69%     98.14% |          34      0.65%     98.79% |          47      0.90%     99.69% |          15      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5205                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2242                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.752899                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.333244                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.893147                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1523     67.93%     67.93% |         511     22.79%     90.72% |         167      7.45%     98.17% |          11      0.49%     98.66% |          18      0.80%     99.46% |           8      0.36%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2242                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        22547                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.042046                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.500161                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        22354     99.14%     99.14% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.21%     99.35% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           52      0.23%     99.58% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           59      0.26%     99.84% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.15%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        22547                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     16384994                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        11530                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     16396524                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000640                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4998.947046                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.952232                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.062024                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999652                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.008827                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000640                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.450845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001309                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9992.999025                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001310                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995993                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001543                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996051                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         23060                       (Unspecified)
system.caches.network.msg_byte.Control         184480                       (Unspecified)
system.caches.network.msg_count.Data            22036                       (Unspecified)
system.caches.network.msg_byte.Data           1586592                       (Unspecified)
system.caches.network.msg_count.Response_Data        23058                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1660176                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        22036                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       176288                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001140                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7991.912000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000570                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.920000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000569                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.284775                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        11530                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        92240                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        11018                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       793296                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        11529                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       830088                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        11018                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        88144                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000640                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.496666                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000670                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.013299                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004129                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.001464                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.284550                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        11529                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       830088                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        11018                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        88144                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.285000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        11530                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        92240                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        11018                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       793296                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.284775                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        11530                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        92240                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        11018                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       793296                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        11529                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       830088                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        11018                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        88144                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001309                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8992.999954                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000667                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.595557                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000670                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.021894                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.285000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        11530                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        92240                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        11018                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       793296                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.284550                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        11529                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       830088                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        11018                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        88144                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  17219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3745092                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3744404                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     16                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9096                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14877                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998923                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.748441                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.205561                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     74412      7.45%      7.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96494      9.66%     17.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166431     16.66%     33.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    150055     15.02%     48.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114386     11.45%     60.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127629     12.78%     73.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158152     15.83%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70630      7.07%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40734      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998923                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44435     87.75%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4746      9.37%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     6      0.01%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1448      2.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15907      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2928641     78.21%     78.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11546      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11218      0.30%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2886      0.08%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       478067     12.77%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272275      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9952      0.27%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13912      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3744404                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.744404                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50637                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013523                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8455223                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3712835                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3701743                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     83162                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    41364                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39403                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3736828                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42306                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           593                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2543                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           78                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3745092                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      561                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486600                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      287011                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            51                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                191                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             382                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      573                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3744303                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        487992                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       102                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             774164                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         459087                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286172                       # Number of stores executed (Count)
system.cpu.numRate                           3.744303                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3741843                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3741146                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2662946                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4001973                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.741146                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665408                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1077                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2024210                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3735979                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.494020                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.494020                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.024210                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.024210                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5601150                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2966732                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22574                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25495                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2342722                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1161563                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1697278                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486600                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287011                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15603                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17488                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  460880                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            393281                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               573                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               190666                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  190666                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13007                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7802                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7802                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8733                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               573                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997471                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.745451                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.886481                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          121308     12.16%     12.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          201800     20.23%     32.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78903      7.91%     40.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          160887     16.13%     56.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60184      6.03%     62.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76083      7.63%     70.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44964      4.51%     74.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23959      2.40%     77.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229383     23.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997471                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2024210                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3735979                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      769909                       # Number of memory references committed (Count)
system.cpu.commit.loads                        484291                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     459011                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38238                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3706751                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12998                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15888      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2925298     78.30%     78.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11546      0.31%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10452      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2886      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       476175     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271722      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8116      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13896      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3735979                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229383                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   333261                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 44731                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    612912                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7426                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    593                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190660                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3751749                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             310169                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2034322                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      460880                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             211475                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        688161                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1186                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    309407                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   570                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.757751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.505518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   372980     37.34%     37.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50101      5.02%     42.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25692      2.57%     44.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80736      8.08%     53.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22156      2.22%     55.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49803      4.99%     60.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36864      3.69%     63.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33540      3.36%     67.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   327051     32.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.460880                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.034322                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91200                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2300                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1386                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1448                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             484291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.951490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.187258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 482618     99.65%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1015      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   31      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   40      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   56      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  207      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   95      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  149      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              347                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               484291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  487992                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286172                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  309407                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    593                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   337313                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3344                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    616236                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 41437                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3751608                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    282                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    973                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  36973                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4163299                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9684072                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5613210                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22973                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4146076                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    17229                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     49638                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4512683                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7490885                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2024210                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3735979                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000309564500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            35                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            35                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1876                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 534                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          570                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         570                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        570                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       570                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    570                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   570                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      540                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.428571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.385766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.144956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 2      5.71%      5.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 8     22.86%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      5.71%     34.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                19     54.29%     88.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 4     11.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             35                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.228571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.216831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.645606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                31     88.57%     88.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4     11.43%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             35                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    36480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 36480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               36480000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36480000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000539000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      877665.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        34624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        36352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 34624000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 36352000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          570                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          570                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     20297750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24191219250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     35610.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  42440735.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        36480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           36480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        36480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        36480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          570                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              570                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             570                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     36480000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           36480000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     36480000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36480000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     72960000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          72960000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   541                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  568                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10154000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            20297750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18768.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37518.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  218                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 485                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          404                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   175.366337                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   124.682189                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   196.414699                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          164     40.59%     40.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          182     45.05%     85.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           15      3.71%     89.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            7      1.73%     91.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           14      3.47%     94.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            4      0.99%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            7      1.73%     97.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      1.49%     98.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          404                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  34624                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               36352                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                34.624000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                36.352000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                63.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           514080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           269445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          642600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         297540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    162611310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    247064160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      490073055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.073055                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    640746500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    325973500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2384760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1263735                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3220140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2667420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    385500690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     59367840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      533078505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    533.078505                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    150820250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    815899750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 18219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.75                       # Real time elapsed on the host (Second)
hostTickRate                                148231081                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     36610626                       # Number of instructions simulated (Count)
simOps                                       67715168                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5426748                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   10037320                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          275019                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.056912                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.577465                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      271791     98.83%     98.83% |         842      0.31%     99.13% |         872      0.32%     99.45% |         880      0.32%     99.77% |         606      0.22%     99.99% |          19      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            275019                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     17223424                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.423999                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295550                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.764682                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    11691790     67.88%     67.88% |     5250226     30.48%     98.37% |      212407      1.23%     99.60% |       57793      0.34%     99.93% |        3841      0.02%     99.96% |        3414      0.02%     99.98% |        2007      0.01%     99.99% |        1098      0.01%    100.00% |         848      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     17223424                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     17356182                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.058650                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008273                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.214291                       (Unspecified)
system.caches.m_latencyHistSeqr          |    17350894     99.97%     99.97% |        4152      0.02%     99.99% |         900      0.01%    100.00% |          75      0.00%    100.00% |         108      0.00%    100.00% |          42      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       17356182                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     17344132                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007716                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005323                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.112191                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    17344113    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     17344132                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        12050                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    74.370041                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    68.360152                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.815088                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6768     56.17%     56.17% |        4148     34.42%     90.59% |         898      7.45%     98.04% |          75      0.62%     98.66% |         108      0.90%     99.56% |          42      0.35%     99.91% |           4      0.03%     99.94% |           5      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        12050                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       142373                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002641                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.132380                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      142289     99.94%     99.94% |          37      0.03%     99.97% |          28      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          19      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        142373                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       132646                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.115164                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.816103                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      129502     97.63%     97.63% |         805      0.61%     98.24% |         844      0.64%     98.87% |         880      0.66%     99.54% |         606      0.46%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           9      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        132646                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6297693      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5637994      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5420495      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           12050      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        11538      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        11538      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4135      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2274      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5641      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6293558      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5635720      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5414854      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        11538      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        11538      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6409      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5641      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         12050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         11538      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        12050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        11538      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        12050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        11538      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        12050      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        11538      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        12050                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    74.370041                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    68.360152                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.815088                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6768     56.17%     56.17% |        4148     34.42%     90.59% |         898      7.45%     98.04% |          75      0.62%     98.66% |         108      0.90%     99.56% |          42      0.35%     99.91% |           4      0.03%     99.94% |           5      0.04%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        12050                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       142354                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6297693                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.048992                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.002779                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.220112                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6295924     99.97%     99.97% |        1333      0.02%     99.99% |         348      0.01%    100.00% |          26      0.00%    100.00% |          39      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6297693                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6293558                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000009                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.013471                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6293555    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6293558                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4135                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.602177                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.383309                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.104185                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2366     57.22%     57.22% |        1333     32.24%     89.46% |         348      8.42%     97.87% |          26      0.63%     98.50% |          39      0.94%     99.44% |          17      0.41%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4135                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5129526                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.105600                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022517                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.727904                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5126753     99.95%     99.95% |        2290      0.04%     99.99% |         376      0.01%    100.00% |          38      0.00%    100.00% |          51      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5129526                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5123907                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025538                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017802                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.173349                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5123898    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5123907                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5619                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.114077                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.167658                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.815355                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2849     50.70%     50.70% |        2287     40.70%     91.40% |         376      6.69%     98.10% |          38      0.68%     98.77% |          51      0.91%     99.68% |          17      0.30%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5619                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5637994                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.028905                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001693                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.665260                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5637266     99.99%     99.99% |         517      0.01%    100.00% |         170      0.00%    100.00% |          11      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5637994                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5635720                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5635720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5635720                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2274                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.666227                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.267068                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.739549                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1546     67.99%     67.99% |         517     22.74%     90.72% |         170      7.48%     98.20% |          11      0.48%     98.68% |          18      0.79%     99.47% |           8      0.35%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2274                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       290969                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016318                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006064                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.898556                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      290940     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       290969                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       290947                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.010022                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005731                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.457342                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      290940    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       290947                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4135                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.602177                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.383309                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.104185                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2366     57.22%     57.22% |        1333     32.24%     89.46% |         348      8.42%     97.87% |          26      0.63%     98.50% |          39      0.94%     99.44% |          17      0.41%     99.85% |           2      0.05%     99.90% |           2      0.05%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4135                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5619                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.114077                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.167658                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.815355                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2849     50.70%     50.70% |        2287     40.70%     91.40% |         376      6.69%     98.10% |          38      0.68%     98.77% |          51      0.91%     99.68% |          17      0.30%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5619                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2274                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.666227                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.267068                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.739549                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1546     67.99%     67.99% |         517     22.74%     90.72% |         170      7.48%     98.20% |          11      0.48%     98.68% |          18      0.79%     99.47% |           8      0.35%     99.82% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2274                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        23588                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.040699                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.492145                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        23393     99.17%     99.17% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           47      0.20%     99.37% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           52      0.22%     99.59% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           61      0.26%     99.85% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           33      0.14%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        23588                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     17344132                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        12050                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     17356182                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000633                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4999.038924                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.952639                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.058620                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002589                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999671                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.008343                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000633                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.480986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001295                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.227025                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001295                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.005763                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996213                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001526                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996268                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         24100                       (Unspecified)
system.caches.network.msg_byte.Control         192800                       (Unspecified)
system.caches.network.msg_count.Data            23076                       (Unspecified)
system.caches.network.msg_byte.Data           1661472                       (Unspecified)
system.caches.network.msg_count.Response_Data        24100                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1735200                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        23076                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       184608                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001040                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7997.153000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000520                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.621000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000521                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.260225                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        12050                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        96400                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        11538                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       830736                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        12050                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       867600                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        11538                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        92304                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000633                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3999.558377                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000661                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.012569                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004075                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.229330                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.260450                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        12050                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       867600                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        11538                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        92304                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.260000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        12050                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        96400                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        11538                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       830736                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.260225                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        12050                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        96400                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        11538                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       830736                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        12050                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       867600                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        11538                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        92304                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001295                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.227903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000659                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.596954                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000662                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.020692                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.260000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        12050                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        96400                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        11538                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       830736                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.260450                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        12050                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       867600                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        11538                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        92304                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  18219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3746831                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3745851                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     10                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10125                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             16925                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998849                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.750167                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.201581                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     73165      7.32%      7.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97294      9.74%     17.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166055     16.62%     33.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    150669     15.08%     48.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114487     11.46%     60.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127924     12.81%     73.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    158359     15.85%     88.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70450      7.05%     95.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40446      4.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998849                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44423     87.87%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4682      9.26%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     5      0.01%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1445      2.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15908      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2930586     78.24%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11552      0.31%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11024      0.29%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2888      0.08%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       478121     12.76%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       272144      7.27%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9850      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13778      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3745851                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.745851                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50557                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013497                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8458803                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3715876                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3703369                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82307                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    41092                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38980                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3738623                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41877                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           720                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2156                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           53                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3746831                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      834                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       486547                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      286798                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            39                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 13                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                281                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             420                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      701                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3745727                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        487935                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       116                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             773842                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         459332                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       285907                       # Number of stores executed (Count)
system.cpu.numRate                           3.745727                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3743111                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3742349                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2663959                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4001786                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.742349                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665693                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1151                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2024361                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3736649                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.493983                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.493983                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.024361                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.024361                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5602511                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2968311                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22446                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25206                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2344388                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1162698                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1697566                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         486547                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        286798                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15363                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17577                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  461499                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            393627                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               701                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               191201                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  191201                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13009                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7929                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7928                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9834                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               701                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997214                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.747088                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.883044                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          119849     12.02%     12.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          202724     20.33%     32.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78571      7.88%     40.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          161232     16.17%     56.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60750      6.09%     62.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           76437      7.67%     70.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44619      4.47%     74.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24068      2.41%     77.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          228964     22.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997214                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2024361                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3736649                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      769352                       # Number of memory references committed (Count)
system.cpu.commit.loads                        483990                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     459263                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      37714                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3707679                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13004                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15896      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2926777     78.33%     78.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11552      0.31%     79.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10184      0.27%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2888      0.08%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       476006     12.74%     92.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271594      7.27%     99.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         7984      0.21%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13768      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3736649                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        228964                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   335286                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 41310                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    614761                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  6772                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    720                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               191190                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3754904                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311180                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2035974                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      461499                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             212138                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        686949                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1440                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    310380                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   701                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.761473                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.504839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   372079     37.25%     37.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50362      5.04%     42.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25712      2.57%     44.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80919      8.10%     52.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22211      2.22%     55.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49780      4.98%     60.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36975      3.70%     63.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33481      3.35%     67.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   327330     32.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.461499                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.035974                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90600                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2545                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1428                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1445                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             483990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.942228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.134381                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 482381     99.67%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1044      0.22%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    7      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   27      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   16      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   44      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  193      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   93      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  114      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               483990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  487935                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  285907                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        16                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  310380                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    720                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   338967                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    2922                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    617809                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 38431                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3754730                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    153                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    993                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34407                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4167663                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9691886                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5617345                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22869                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4147388                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    20207                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     44858                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4514629                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7494658                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2024361                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3736649                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1011.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000239300500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            33                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            33                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1722                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 497                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          520                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         520                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        520                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       520                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    520                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   520                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      487                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.151515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.095486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.277723                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 2      6.06%      6.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 2      6.06%     12.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 5     15.15%     27.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5     15.15%     42.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                18     54.55%     96.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1      3.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             33                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.060606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.057209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.348155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                32     96.97%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      3.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             33                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    33280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 33280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               33280000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               33280000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999973000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      961512.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        31424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        33920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 31424000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 33920000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          520                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          520                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     19856500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  25001868500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     38185.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  48080516.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        33280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           33280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        33280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        33280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          520                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             520                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     33280000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           33280000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     33280000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          33280000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     66560000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          66560000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   491                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  530                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            67                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10650250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2455000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            19856500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21690.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40440.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  178                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 435                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             36.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          407                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   158.506143                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   114.313556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   177.516888                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          193     47.42%     47.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          158     38.82%     86.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           17      4.18%     90.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            9      2.21%     92.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           11      2.70%     95.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      1.97%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            5      1.23%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.25%     98.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          407                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  31424                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               33920                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                31.424000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                33.920000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                60.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2399040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1271325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3177300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1273680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    392094450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     53815200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      532704915                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    532.704915                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    136404250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    830315750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           514080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           273240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          328440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1492920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     76952850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    319197600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      477433050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    477.433050                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    828948500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    137771500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 19219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.37                       # Real time elapsed on the host (Second)
hostTickRate                                186062802                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     38162804                       # Number of instructions simulated (Count)
simOps                                       70399060                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7100564                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   13098420                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          313215                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.055936                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.573041                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      309606     98.85%     98.85% |         943      0.30%     99.15% |         974      0.31%     99.46% |         969      0.31%     99.77% |         693      0.22%     99.99% |          20      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          10      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            313215                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     17854774                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.429354                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298643                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.775675                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12085760     67.69%     67.69% |     5463114     30.60%     98.29% |      229921      1.29%     99.57% |       62290      0.35%     99.92% |        5031      0.03%     99.95% |        4418      0.02%     99.98% |        2281      0.01%     99.99% |        1110      0.01%    100.00% |         849      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     17854774                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     17992374                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.085284                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009884                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.697264                       (Unspecified)
system.caches.m_latencyHistSeqr          |    17985264     99.96%     99.96% |        5271      0.03%     99.99% |        1502      0.01%    100.00% |          97      0.00%    100.00% |         165      0.00%    100.00% |          62      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       17992374                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     17973020                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007715                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005324                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.111417                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    17973001    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     17973020                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        19354                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.119200                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    67.485411                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.464810                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       12250     63.29%     63.29% |        5267     27.21%     90.51% |        1500      7.75%     98.26% |          97      0.50%     98.76% |         165      0.85%     99.61% |          62      0.32%     99.93% |           6      0.03%     99.96% |           5      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        19354                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       161727                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002473                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.127741                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      161637     99.94%     99.94% |          40      0.02%     99.97% |          30      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          20      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        161727                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       151488                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.113012                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.809456                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      147969     97.68%     97.68% |         903      0.60%     98.27% |         944      0.62%     98.90% |         969      0.64%     99.54% |         693      0.46%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          10      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        151488                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6549930      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5837256      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5605188      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           19354      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        18842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        18842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         11235      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2295      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5824      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6538695      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5834961      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5599364      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        18842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        18842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        13530      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5824      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         19354      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         18842      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        19354      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        18842      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        19354      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        18842      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        19354      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        18842      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        19354                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.119200                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    67.485411                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.464810                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       12250     63.29%     63.29% |        5267     27.21%     90.51% |        1500      7.75%     98.26% |          97      0.50%     98.76% |         165      0.85%     99.61% |          62      0.32%     99.93% |           6      0.03%     99.96% |           5      0.03%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        19354                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       161707                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6549930                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.122930                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.007235                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.395724                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6546479     99.95%     99.95% |        2327      0.04%     99.98% |         937      0.01%    100.00% |          47      0.00%    100.00% |          95      0.00%    100.00% |          37      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6549930                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6538695                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000009                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.013216                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6538692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6538695                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        11235                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    72.661949                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.818518                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.948407                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        7784     69.28%     69.28% |        2327     20.71%     90.00% |         937      8.34%     98.34% |          47      0.42%     98.75% |          95      0.85%     99.60% |          37      0.33%     99.93% |           4      0.04%     99.96% |           2      0.02%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        11235                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5305865                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.105540                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022547                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.723019                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5302961     99.95%     99.95% |        2408      0.05%     99.99% |         387      0.01%    100.00% |          39      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5305865                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5300063                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025588                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017840                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.172992                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5300054    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5300063                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5802                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.140296                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.240375                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.600156                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2901     50.00%     50.00% |        2405     41.45%     91.45% |         387      6.67%     98.12% |          39      0.67%     98.79% |          52      0.90%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5802                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5837256                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.028178                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001650                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.643284                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5836519     99.99%     99.99% |         524      0.01%    100.00% |         172      0.00%    100.00% |          11      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5837256                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5834961                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5834961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5834961                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2295                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.669281                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.290835                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.648789                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1558     67.89%     67.89% |         524     22.83%     90.72% |         172      7.49%     98.21% |          11      0.48%     98.69% |          18      0.78%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2295                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016113                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.886069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299294     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009993                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005746                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.451190                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299294    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        11235                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    72.661949                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.818518                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.948407                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        7784     69.28%     69.28% |        2327     20.71%     90.00% |         937      8.34%     98.34% |          47      0.42%     98.75% |          95      0.85%     99.60% |          37      0.33%     99.93% |           4      0.04%     99.96% |           2      0.02%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        11235                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5802                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.140296                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.240375                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.600156                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2901     50.00%     50.00% |        2405     41.45%     91.45% |         387      6.67%     98.12% |          39      0.67%     98.79% |          52      0.90%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5802                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2295                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.669281                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.290835                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.648789                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1558     67.89%     67.89% |         524     22.83%     90.72% |         172      7.49%     98.21% |          11      0.48%     98.69% |          18      0.78%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2295                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        38196                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.048906                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.540072                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        37815     99.00%     99.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          101      0.26%     99.27% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          102      0.27%     99.53% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           89      0.23%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           87      0.23%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        38196                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     17973020                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        19354                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     17992374                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.793062                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.936174                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.055570                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003975                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999688                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001007                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.007909                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.507991                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001987                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9996.022045                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001988                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.005463                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001007                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996410                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002323                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996462                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         38708                       (Unspecified)
system.caches.network.msg_byte.Control         309664                       (Unspecified)
system.caches.network.msg_count.Data            37684                       (Unspecified)
system.caches.network.msg_byte.Data           2713248                       (Unspecified)
system.caches.network.msg_count.Response_Data        38708                       (Unspecified)
system.caches.network.msg_byte.Response_Data      2786976                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        37684                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       301472                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.014608                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8046.945000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.007304                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3032.752000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.007304                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     3.652000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        19354                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       154832                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        18842                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1356624                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        19354                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1393488                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        18842                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       150736                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000980                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4001.285487                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001007                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.011915                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.006328                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6996.024230                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     3.652000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        19354                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1393488                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        18842                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       150736                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     3.652000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        19354                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       154832                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        18842                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1356624                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     3.652000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        19354                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       154832                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        18842                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1356624                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        19354                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1393488                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        18842                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       150736                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001987                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8996.022878                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001028                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2002.270025                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001008                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.019616                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     3.652000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        19354                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       154832                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        18842                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1356624                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     3.652000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        19354                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1393488                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        18842                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       150736                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  19219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2960471                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2859966                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4170                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               276620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            369719                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999215                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.862213                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.507473                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    297003     29.72%     29.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     78230      7.83%     37.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    116170     11.63%     49.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    112150     11.22%     60.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     82778      8.28%     68.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    106589     10.67%     79.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    123031     12.31%     91.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     55409      5.55%     97.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     27855      2.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999215                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   55763     94.67%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     94.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2378      4.04%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     2      0.00%     98.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               759      1.29%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         8369      0.29%      0.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2282564     79.81%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         6072      0.21%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        32593      1.14%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1518      0.05%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       331942     11.61%     93.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       166156      5.81%     98.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        14268      0.50%     99.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16482      0.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2859966                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.859966                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               58904                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020596                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6648582                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3144713                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2778609                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    133642                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    92477                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            63849                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2843357                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        67144                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          5929                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         131938                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         3202                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2960471                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      823                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       359780                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      193130                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                          1394                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            2                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 99                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               3837                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2757                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     6594                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2847890                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        344568                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     12079                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             526168                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         342552                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       181600                       # Number of stores executed (Count)
system.cpu.numRate                           2.847890                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2844326                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2842458                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2079268                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3168827                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.842458                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.656163                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             785                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1552178                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2683892                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.644256                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.644256                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.552178                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.552178                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4173609                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2270492                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21040                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      47389                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1707262                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1003789                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1227738                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         359780                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        193130                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        25059                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        14227                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  378905                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            319964                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              5907                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198192                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198173                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999904                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    6849                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4057                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4057                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          276622                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              5828                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       961546                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.791226                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.114712                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          382805     39.81%     39.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          114570     11.92%     51.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           47148      4.90%     56.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           94881      9.87%     66.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           38388      3.99%     70.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           55790      5.80%     76.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           25716      2.67%     78.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           14399      1.50%     80.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          187849     19.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       961546                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1552178                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2683892                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      506553                       # Number of memory references committed (Count)
system.cpu.commit.loads                        329472                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     326510                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      55919                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2650613                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  6839                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         8361      0.31%      0.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2137990     79.66%     79.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         6072      0.23%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        23396      0.87%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            2      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1518      0.06%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       316253     11.78%     92.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       160817      5.99%     98.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        13219      0.49%     99.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        16264      0.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2683892                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        187849                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   206338                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                291419                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    473878                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 21651                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5929                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               190611                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    83                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3040345                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   521                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             201839                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1852483                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      378905                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209079                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        791368                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   12016                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    199268                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1361                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.130848                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.469915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   456492     45.69%     45.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    40738      4.08%     49.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    74174      7.42%     57.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    43204      4.32%     61.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    19808      1.98%     63.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    33984      3.40%     66.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    25051      2.51%     69.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35878      3.59%     72.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   269886     27.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.378905                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.852483                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       46895                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   30325                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  99                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  16062                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  758                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             329472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.803707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.911738                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 307707     93.39%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1074      0.33%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  584      0.18%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  482      0.15%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3673      1.11%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11662      3.54%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1061      0.32%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  835      0.25%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  283      0.09%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   98      0.03%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 95      0.03%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 94      0.03%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                206      0.06%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                417      0.13%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                328      0.10%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                381      0.12%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                116      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 63      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 23      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 17      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  7      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  4      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 13      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 16      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 37      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 16      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 24      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              148      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               329472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  344568                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  181600                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        95                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  199268                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5929                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   219091                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  246838                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    479040                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 48317                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3012112                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8025                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  20639                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    150                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  13847                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3535776                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     7616612                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4474838                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     26539                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3122783                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   413021                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    114920                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3734185                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5958713                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1552178                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2683892                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     14588.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000264454500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           455                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           455                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                21072                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                6842                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7304                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        7304                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7304                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      7304                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7304                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  7304                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5519                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1497                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      252                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     280                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     466                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     469                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     472                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     463                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     474                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     481                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     491                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     466                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     461                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     467                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     460                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     455                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     455                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          455                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.991209                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.986282                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.381178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.22%      0.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 2      0.44%      0.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      0.44%      1.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5      1.10%      2.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               432     94.95%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                11      2.42%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 2      0.44%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            455                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.035165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.032829                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.287160                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               448     98.46%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      1.10%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.44%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   467456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                467456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               467456000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               467456000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999943000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       68451.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       466176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       466944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 466176000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 466944000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         7304                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         7304                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    237635750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24886145500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     32535.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   3407194.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       467456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          467456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       467456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       467456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         7304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         7304                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            7304                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    467456000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          467456000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    467456000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         467456000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    934912000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         934912000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  7284                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 7296                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           606                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           599                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                101060750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               36420000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           237635750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13874.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32624.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6317                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                6569                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1688                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   551.279621                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   354.329419                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   401.447260                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          323     19.14%     19.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          254     15.05%     34.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          138      8.18%     42.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          127      7.52%     49.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           86      5.09%     54.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           73      4.32%     59.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           58      3.44%     62.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           54      3.20%     65.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          575     34.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1688                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 466176                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              466944                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               466.176000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               466.944000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          5312160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2819685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        24061800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       18348300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    304236360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    127800960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      561867825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    561.867825                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    329375500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    637084500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6783000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3586275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        27945960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       19736820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    379394850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     64509600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      581245065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    581.245065                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    164332500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    802127500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 20219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.09                       # Real time elapsed on the host (Second)
hostTickRate                                196483916                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     39444287                       # Number of instructions simulated (Count)
simOps                                       72376554                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7750026                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14220548                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          358091                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.054824                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.567811                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      354052     98.87%     98.87% |        1056      0.29%     99.17% |        1090      0.30%     99.47% |        1068      0.30%     99.77% |         793      0.22%     99.99% |          21      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          11      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            358091                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     18419131                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.429842                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298761                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.776069                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12475628     67.73%     67.73% |     5622038     30.52%     98.25% |      244462      1.33%     99.58% |       63228      0.34%     99.93% |        5102      0.03%     99.95% |        4429      0.02%     99.98% |        2285      0.01%     99.99% |        1110      0.01%    100.00% |         849      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     18419131                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     18563955                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.095242                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.010607                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.847216                       (Unspecified)
system.caches.m_latencyHistSeqr          |    18556204     99.96%     99.96% |        5613      0.03%     99.99% |        1756      0.01%    100.00% |         107      0.00%    100.00% |         190      0.00%    100.00% |          72      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       18563955                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     18541261                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007869                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005432                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.111439                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    18541242    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     18541261                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        22694                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    72.480788                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.981844                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.975758                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       14949     65.87%     65.87% |        5609     24.72%     90.59% |        1754      7.73%     98.32% |         107      0.47%     98.79% |         190      0.84%     99.63% |          72      0.32%     99.94% |           6      0.03%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        22694                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       184421                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002299                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.122844                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      184325     99.95%     99.95% |          43      0.02%     99.97% |          32      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          21      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        184421                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       173670                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.110601                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.801695                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      169727     97.73%     97.73% |        1013      0.58%     98.31% |        1058      0.61%     98.92% |        1068      0.61%     99.54% |         793      0.46%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          11      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        173670                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6805401      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6032736      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5725818      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           22694      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        22182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        22182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         14514      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2303      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5877      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6790887      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6030433      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5719941      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        22182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        22182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        16817      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5877      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         22694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         22182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        22694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        22182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        22694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        22182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        22694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        22182      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        22694                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    72.480788                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.981844                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.975758                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       14949     65.87%     65.87% |        5609     24.72%     90.59% |        1754      7.73%     98.32% |         107      0.47%     98.79% |         190      0.84%     99.63% |          72      0.32%     99.94% |           6      0.03%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        22694                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       184400                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6805401                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.150925                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.008983                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.730168                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6801333     99.94%     99.94% |        2652      0.04%     99.98% |        1185      0.02%    100.00% |          56      0.00%    100.00% |         120      0.00%    100.00% |          47      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6805401                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6790887                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000009                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012968                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6790884    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6790887                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        14514                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.762298                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.182288                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.083830                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       10446     71.97%     71.97% |        2652     18.27%     90.24% |        1185      8.16%     98.41% |          56      0.39%     98.79% |         120      0.83%     99.62% |          47      0.32%     99.94% |           4      0.03%     99.97% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        14514                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5426495                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.105246                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023026                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.705037                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5423570     99.95%     99.95% |        2423      0.04%     99.99% |         392      0.01%    100.00% |          40      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5426495                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5420640                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026352                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018380                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.174754                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5420631    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5420640                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5855                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.146541                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.241942                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.588252                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2933     50.09%     50.09% |        2420     41.33%     91.43% |         392      6.70%     98.12% |          40      0.68%     98.80% |          52      0.89%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5855                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6032736                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.027357                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001602                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.618687                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6031996     99.99%     99.99% |         526      0.01%    100.00% |         173      0.00%    100.00% |          11      0.00%    100.00% |          18      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6032736                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6030433                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     6030433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6030433                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2303                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.661311                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.293738                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.603742                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1563     67.87%     67.87% |         526     22.84%     90.71% |         173      7.51%     98.22% |          11      0.48%     98.70% |          18      0.78%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2303                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016113                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.886069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299294     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009993                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005746                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.451190                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299294    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        14514                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.762298                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.182288                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.083830                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       10446     71.97%     71.97% |        2652     18.27%     90.24% |        1185      8.16%     98.41% |          56      0.39%     98.79% |         120      0.83%     99.62% |          47      0.32%     99.94% |           4      0.03%     99.97% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        14514                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5855                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.146541                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.241942                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.588252                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2933     50.09%     50.09% |        2420     41.33%     91.43% |         392      6.70%     98.12% |          40      0.68%     98.80% |          52      0.89%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5855                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2303                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.661311                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.293738                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.603742                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1563     67.87%     67.87% |         526     22.84%     90.71% |         173      7.51%     98.22% |          11      0.48%     98.70% |          18      0.78%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2303                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        44876                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.047063                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.529815                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        44446     99.04%     99.04% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          113      0.25%     99.29% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          116      0.26%     99.55% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           99      0.22%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9          100      0.22%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        44876                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     18541261                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        22694                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     18563955                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001097                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5001.246886                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.918142                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.052821                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004439                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999703                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001122                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.007518                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001097                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.532325                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002219                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9998.893971                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002220                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.005193                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001122                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996587                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002586                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996637                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         45388                       (Unspecified)
system.caches.network.msg_byte.Control         363104                       (Unspecified)
system.caches.network.msg_count.Data            44364                       (Unspecified)
system.caches.network.msg_byte.Data           3194208                       (Unspecified)
system.caches.network.msg_count.Response_Data        45388                       (Unspecified)
system.caches.network.msg_byte.Response_Data      3267936                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        44364                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       354912                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.006680                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8054.090000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.003340                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3009.969000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.003340                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.670000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        22694                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       181552                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        22182                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1597104                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        22694                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1633968                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        22182                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       177456                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001097                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4001.714956                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001122                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.011326                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007090                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6998.896048                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.670000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        22694                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1633968                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        22182                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       177456                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.670000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        22694                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       181552                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        22182                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1597104                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.670000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        22694                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       181552                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        22182                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1597104                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        22694                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1633968                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        22182                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       177456                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002219                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8998.894762                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001149                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2002.650801                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001123                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.018646                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.670000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        22694                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       181552                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        22182                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1597104                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.670000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        22694                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1633968                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        22182                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       177456                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  20219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2989996                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2684163                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6016                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1012554                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1272983                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999658                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.685081                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.585973                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    382751     38.29%     38.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     48999      4.90%     43.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     74616      7.46%     50.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    102785     10.28%     60.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66868      6.69%     67.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    130497     13.05%     80.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    119485     11.95%     92.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     48546      4.86%     97.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     25111      2.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999658                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42439     99.98%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      7      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2228      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2134482     79.52%     79.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       109172      4.07%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       249886      9.31%     92.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       116831      4.35%     97.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        35902      1.34%     98.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        35662      1.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2684163                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.684163                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               42446                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015813                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6054668                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3711572                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2401208                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    361783                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   291108                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           167881                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2543645                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       180736                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         31510                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         151508                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1555                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2989996                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     8822                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       337076                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      191833                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           845                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                130                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              20856                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           17748                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    38604                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2595425                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        274685                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     88743                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             419246                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         317546                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       144561                       # Number of stores executed (Count)
system.cpu.numRate                           2.595425                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2580254                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2569089                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1835794                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2757132                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.569089                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665835                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               7                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             342                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1281483                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1977494                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.780346                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.780346                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.281483                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.281483                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3633082                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1983890                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       35657                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     132241                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1343626                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     934554                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1106796                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         337076                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        191833                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        41702                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        12268                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  467696                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            359719                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             36940                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               300492                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  300488                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999987                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3497                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1012554                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             31384                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       859554                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.300605                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.976363                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          439344     51.11%     51.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           69133      8.04%     59.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           37159      4.32%     63.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           51743      6.02%     69.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           46349      5.39%     74.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           65905      7.67%     82.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14251      1.66%     84.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            6973      0.81%     85.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          128697     14.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       859554                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1281483                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1977494                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      338797                       # Number of memory references committed (Count)
system.cpu.commit.loads                        218167                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     257316                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     140662                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1905272                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1892                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1892      0.10%      0.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1566475     79.22%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        70330      3.56%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       183001      9.25%     92.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        85464      4.32%     96.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        35166      1.78%     98.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        35166      1.78%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1977494                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        128697                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   191192                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                221080                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    518485                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 37391                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  31510                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               281104                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5787                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3415359                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 37965                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             211749                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2370066                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      467696                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             303985                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        750843                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   74132                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    195481                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8279                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999658                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.664823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.406917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   351269     35.14%     35.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52872      5.29%     40.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    97545      9.76%     50.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4966      0.50%     50.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    57525      5.75%     56.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    69498      6.95%     63.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    16046      1.61%     64.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    72652      7.27%     72.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   277285     27.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999658                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.467696                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.370066                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         302                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  118913                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 130                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  71205                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             218167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.236782                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.523420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 210065     96.29%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  159      0.07%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  213      0.10%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  253      0.12%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1639      0.75%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4493      2.06%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  323      0.15%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  275      0.13%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   23      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   15      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 17      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 59      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                122      0.06%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                137      0.06%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                141      0.06%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 32      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 14      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 17      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  7      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 13      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  8      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  8      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 30      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 22      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 14      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               29      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               218167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  274685                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  144561                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  195481                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  31510                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   222053                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  206631                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    517148                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 22316                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3282333                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3827                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   9804                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3865340                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8105106                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4801473                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     61083                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2321200                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1544203                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     85971                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3720905                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6120473                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1281483                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1977494                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      6652.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000599765250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           208                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           208                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 9853                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3127                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3340                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3340                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3340                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3340                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      28                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3340                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3340                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2660                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      589                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     211                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     217                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     219                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.899038                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.887669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.559847                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.48%      0.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 2      0.96%      1.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 5      2.40%      3.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      0.96%      4.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               196     94.23%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 2      0.96%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.033654                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.031370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.284583                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               205     98.56%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      0.96%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.48%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   213760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                213760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               213760000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               213760000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      990338000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      148254.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       211968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       213440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 211968000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 213440000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         3340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         3340                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    101279500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  23640354250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30323.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   7077950.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       213760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          213760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       213760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       213760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         3340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         3340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    213760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          213760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    213760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         213760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    427520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         427520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3312                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3335                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           85                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 39179500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               16560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           101279500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11829.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30579.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2994                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3073                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          589                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   728.230900                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   564.015674                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   362.889764                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           44      7.47%      7.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           55      9.34%     16.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           37      6.28%     23.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           38      6.45%     29.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           28      4.75%     34.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           28      4.75%     39.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           30      5.09%     44.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           34      5.77%     49.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          295     50.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          589                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 211968                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              213440                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               211.968000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               213.440000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.67                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                91.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1506540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           812130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         7782600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7187940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    121975440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    281283840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      499222410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    499.222410                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    730010250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    236709750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2634660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1423125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        15865080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10220760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    181709160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    230981760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      521508465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    521.508465                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    598863000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    367857000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 21219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.11                       # Real time elapsed on the host (Second)
hostTickRate                                195559547                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     40612335                       # Number of instructions simulated (Count)
simOps                                       74196408                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7941983                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14509504                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          407471                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.053835                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.562930                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      402961     98.89%     98.89% |        1180      0.29%     99.18% |        1218      0.30%     99.48% |        1178      0.29%     99.77% |         900      0.22%     99.99% |          22      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            407471                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     18983445                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428773                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297819                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.775169                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12879685     67.85%     67.85% |     5770345     30.40%     98.24% |      255467      1.35%     99.59% |       63939      0.34%     99.93% |        5198      0.03%     99.95% |        4532      0.02%     99.98% |        2320      0.01%     99.99% |        1110      0.01%    100.00% |         849      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     18983445                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     19134256                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.100724                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011003                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.927979                       (Unspecified)
system.caches.m_latencyHistSeqr          |    19126068     99.96%     99.96% |        5848      0.03%     99.99% |        1925      0.01%    100.00% |         116      0.00%    100.00% |         208      0.00%    100.00% |          78      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       19134256                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     19109310                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007948                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005489                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.111174                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    19109291    100.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     19109310                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        24946                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    72.169767                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.696475                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.845331                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       16764     67.20%     67.20% |        5844     23.43%     90.63% |        1923      7.71%     98.34% |         116      0.47%     98.80% |         208      0.83%     99.64% |          78      0.31%     99.95% |           6      0.02%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        24946                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       209367                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002178                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.119044                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      209263     99.95%     99.95% |          47      0.02%     99.97% |          34      0.02%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |          22      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        209367                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       198104                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.108428                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.794368                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      193698     97.78%     97.78% |        1133      0.57%     98.35% |        1184      0.60%     98.95% |        1177      0.59%     99.54% |         900      0.45%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          12      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        198104                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7057821      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6237295      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5839140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           24946      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        24434      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        24434      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         16739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2307      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7041082      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6234988      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5833240      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        24434      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        24434      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        19046      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5900      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         24946      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         24434      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        24946      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        24434      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        24946      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        24434      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        24946      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        24434      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        24946                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    72.169767                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.696475                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.845331                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       16764     67.20%     67.20% |        5844     23.43%     90.63% |        1923      7.71%     98.34% |         116      0.47%     98.80% |         208      0.83%     99.64% |          78      0.31%     99.95% |           6      0.02%     99.97% |           5      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        24946                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       209345                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7057821                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.166902                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.009982                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.910741                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7053331     99.94%     99.94% |        2876      0.04%     99.98% |        1352      0.02%    100.00% |          64      0.00%    100.00% |         137      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7057821                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7041082                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012735                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7041079    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7041082                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        16739                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.368899                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.850114                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.839311                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       12249     73.18%     73.18% |        2876     17.18%     90.36% |        1352      8.08%     98.43% |          64      0.38%     98.82% |         137      0.82%     99.64% |          53      0.32%     99.95% |           4      0.02%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        16739                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5539817                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.104512                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023335                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.683705                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5536880     99.95%     99.95% |        2432      0.04%     99.99% |         394      0.01%    100.00% |          41      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5539817                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5533939                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026894                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018764                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.175933                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5533930    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5533939                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5878                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.178972                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.267096                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.595896                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2944     50.09%     50.09% |        2429     41.32%     91.41% |         394      6.70%     98.11% |          41      0.70%     98.81% |          52      0.88%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5878                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6237295                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.026537                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001553                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.596407                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6236552     99.99%     99.99% |         528      0.01%    100.00% |         173      0.00%    100.00% |          11      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6237295                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6234988                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     6234988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6234988                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2307                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.745990                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.339199                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.778466                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1564     67.79%     67.79% |         528     22.89%     90.68% |         173      7.50%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2307                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016113                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.886069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299294     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009993                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005746                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.451190                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299294    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        16739                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.368899                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.850114                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.839311                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       12249     73.18%     73.18% |        2876     17.18%     90.36% |        1352      8.08%     98.43% |          64      0.38%     98.82% |         137      0.82%     99.64% |          53      0.32%     99.95% |           4      0.02%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        16739                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5878                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.178972                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.267096                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.595896                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2944     50.09%     50.09% |        2429     41.32%     91.41% |         394      6.70%     98.11% |          41      0.70%     98.81% |          52      0.88%     99.69% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5878                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2307                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.745990                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.339199                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.778466                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1564     67.79%     67.79% |         528     22.89%     90.68% |         173      7.50%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2307                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        49380                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.046659                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.526125                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        48909     99.05%     99.05% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          124      0.25%     99.30% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          128      0.26%     99.56% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          110      0.22%     99.78% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9          107      0.22%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        49380                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     19109310                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        24946                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     19134256                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5001.589977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.901749                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.050332                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004654                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999717                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001176                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.026815                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.554365                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002327                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9999.484806                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002327                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004948                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001176                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996748                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002706                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996795                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         49892                       (Unspecified)
system.caches.network.msg_byte.Control         399136                       (Unspecified)
system.caches.network.msg_count.Data            48868                       (Unspecified)
system.caches.network.msg_byte.Data           3518496                       (Unspecified)
system.caches.network.msg_count.Response_Data        49892                       (Unspecified)
system.caches.network.msg_byte.Response_Data      3592224                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        48868                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       390944                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.004504                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8011.431000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002252                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3008.527000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002252                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.417000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.126000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        24946                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       199568                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        24434                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1759248                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        24946                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1796112                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        24434                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       195472                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4002.035989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001176                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.030444                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007437                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6999.486785                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.126000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        24946                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1796112                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        24434                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       195472                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.126000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        24946                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       199568                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        24434                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1759248                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.126000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        24946                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       199568                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        24434                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1759248                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        24946                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1796112                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        24434                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       195472                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002327                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8999.485560                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001205                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2002.927730                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001176                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.037419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.126000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        24946                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       199568                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        24434                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1759248                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.126000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        24946                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1796112                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        24434                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       195472                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  21219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2996495                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2649301                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6750                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1176619                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1460120                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999915                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.649526                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.571739                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    387706     38.77%     38.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     47425      4.74%     43.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     73917      7.39%     50.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    107200     10.72%     61.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     71033      7.10%     68.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    122586     12.26%     80.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    117791     11.78%     92.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     49422      4.94%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     22835      2.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999915                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   36777     99.97%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     10      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2515      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2105998     79.49%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       107730      4.07%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       250206      9.44%     93.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       116770      4.41%     97.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        33154      1.25%     98.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        32928      1.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2649301                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.649301                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               36787                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013886                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5994048                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3876664                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2355629                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    348004                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   296576                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           159262                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2509761                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       173812                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         36740                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         141232                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          727                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2996495                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                    10098                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       339037                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      192391                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           480                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                126                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              24950                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           19870                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    44820                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2545619                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        269892                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    103680                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             410464                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         310221                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       140572                       # Number of stores executed (Count)
system.cpu.numRate                           2.545619                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2528166                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2514891                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1780118                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2634481                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.514891                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.675700                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              85                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1168048                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1819854                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.856129                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.856129                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.168048                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.168048                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3533346                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1948709                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       32917                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     126367                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1304518                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     898004                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1091872                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         339037                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        192391                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        37026                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         9081                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  483100                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            372389                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             42976                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               313211                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  313211                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3582                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1176619                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             36623                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       837457                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.173072                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.877019                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          426610     50.94%     50.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           77797      9.29%     60.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           42454      5.07%     65.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           57732      6.89%     72.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           47192      5.64%     77.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           50450      6.02%     83.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           15691      1.87%     85.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            7459      0.89%     86.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          112072     13.38%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       837457                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1168048                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1819854                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      315718                       # Number of memory references committed (Count)
system.cpu.commit.loads                        202396                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     239695                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     128408                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1753523                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2127                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2127      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1437805     79.01%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        64204      3.53%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       170294      9.36%     92.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        81220      4.46%     96.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        32102      1.76%     98.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        32102      1.76%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1819854                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        112072                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   203102                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                191565                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    529894                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 38614                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  36740                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               291331                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6590                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3496472                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 43679                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             223631                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2438492                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      483100                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             316793                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        733191                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   86186                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    204559                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8698                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.778681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.386599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   329487     32.95%     32.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52213      5.22%     38.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   103444     10.35%     48.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5167      0.52%     49.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    60116      6.01%     55.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    76519      7.65%     62.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    16871      1.69%     64.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    69311      6.93%     71.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   286787     28.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.483100                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.438492                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         294                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  136635                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 126                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  79069                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             202396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.182296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.817765                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 198283     97.97%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  157      0.08%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  229      0.11%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  274      0.14%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  750      0.37%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2003      0.99%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  136      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  182      0.09%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   17      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 16      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 13      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 32      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 41      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 60      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 90      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 23      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 15      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 14      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               17      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              351                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               202396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  269892                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  140572                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  204559                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  36740                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   237537                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  184181                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    524657                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 16800                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3337897                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3172                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4153                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3920845                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8255105                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4882173                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     60366                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2111659                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1809165                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     78375                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3721858                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6155835                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1168048                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1819854                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      4460.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000486916000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           141                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           141                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 6682                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2122                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2252                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2252                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2252                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2252                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      44                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2252                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2252                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1828                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      354                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     149                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.737589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.670301                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.199079                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      0.71%      0.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.71%      1.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.71%      2.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.71%      2.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 2      1.42%      4.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1      0.71%      4.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 8      5.67%     10.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               122     86.52%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 4      2.84%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            141                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.049645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.047045                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.300624                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               137     97.16%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.71%     97.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      2.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            141                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   144128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                144128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               144128000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               144128000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      995727000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      221076.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       141312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       144832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 141312000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 144832000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2252                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     69235750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  26082474500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30744.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  11581915.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       144128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          144128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       144128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       144128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2252                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2252                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2252                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2252                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    144128000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          144128000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    144128000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         144128000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    288256000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         288256000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2208                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2263                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 27835750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               11040000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            69235750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12606.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31356.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1972                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2093                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          406                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   704.788177                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   532.218839                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   368.118512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           40      9.85%      9.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           37      9.11%     18.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           24      5.91%     24.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           21      5.17%     30.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           25      6.16%     36.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           22      5.42%     41.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           23      5.67%     47.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           30      7.39%     54.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          184     45.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          406                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 141312                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              144832                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               141.312000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               144.832000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1913520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1017060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        13051920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7062660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    119788920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    283125120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      505247760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    505.247760                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    735045750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    231414250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           985320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           523710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2713200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        4750200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    108904200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    292291200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      489456390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    489.456390                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    758655500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    207804500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 22219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.91                       # Real time elapsed on the host (Second)
hostTickRate                                203626681                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     41692382                       # Number of instructions simulated (Count)
simOps                                       75877069                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  8489514                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   15450268                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          462488                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.052767                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.557454                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      457470     98.91%     98.91% |        1317      0.28%     99.20% |        1358      0.29%     99.49% |        1291      0.28%     99.77% |        1016      0.22%     99.99% |          23      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          13      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            462488                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     19518689                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427859                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296993                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.774826                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13261838     67.94%     67.94% |     5912281     30.29%     98.23% |      265283      1.36%     99.59% |       64838      0.33%     99.93% |        5414      0.03%     99.95% |        4654      0.02%     99.98% |        2416      0.01%     99.99% |        1116      0.01%    100.00% |         849      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     19518689                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     19672977                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.108021                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011428                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.039400                       (Unspecified)
system.caches.m_latencyHistSeqr          |    19664204     99.96%     99.96% |        6175      0.03%     99.99% |        2140      0.01%    100.00% |         120      0.00%    100.00% |         234      0.00%    100.00% |          89      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       19672977                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     19645213                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007909                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005462                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.110558                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    19645193    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     19645213                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        27764                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.944929                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.495766                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.887833                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       18997     68.42%     68.42% |        6171     22.23%     90.65% |        2138      7.70%     98.35% |         120      0.43%     98.78% |         234      0.84%     99.63% |          89      0.32%     99.95% |           7      0.03%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        27764                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       237131                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.002058                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.115274                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      237019     99.95%     99.95% |          51      0.02%     99.97% |          36      0.02%     99.99% |           2      0.00%     99.99% |           0      0.00%     99.99% |          23      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        237131                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       225357                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.106125                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.786265                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      220451     97.82%     97.82% |        1266      0.56%     98.38% |        1322      0.59%     98.97% |        1289      0.57%     99.54% |        1016      0.45%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          13      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        225357                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7296915      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6435029      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5941034      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           27764      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        27253      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        27253      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         19516      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2309      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5940      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7277399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6432720      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5935094      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        27253      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        27253      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        21824      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5940      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         27765      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         27253      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        27764      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        27253      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        27765      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        27253      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        27764      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        27253      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        27764                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.944929                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.495766                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.887833                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       18997     68.42%     68.42% |        6171     22.23%     90.65% |        2138      7.70%     98.35% |         120      0.43%     98.78% |         234      0.84%     99.63% |          89      0.32%     99.95% |           7      0.03%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        27764                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       237108                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7296914                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.187669                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.011256                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.145244                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7291854     99.93%     99.93% |        3191      0.04%     99.97% |        1564      0.02%    100.00% |          68      0.00%    100.00% |         163      0.00%    100.00% |          64      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7296914                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7277399                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012527                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7277396    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7277399                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        19515                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.168793                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.688749                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.916515                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       14455     74.07%     74.07% |        3191     16.35%     90.42% |        1564      8.01%     98.44% |          68      0.35%     98.79% |         163      0.84%     99.62% |          64      0.33%     99.95% |           5      0.03%     99.97% |           3      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        19515                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5641711                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.103729                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023376                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.666758                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5638761     99.95%     99.95% |        2442      0.04%     99.99% |         397      0.01%    100.00% |          41      0.00%    100.00% |          52      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5641711                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5635793                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027029                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018857                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.176282                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5635783    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5635793                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5918                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.146502                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.243907                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.541702                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2971     50.20%     50.20% |        2439     41.21%     91.42% |         397      6.71%     98.12% |          41      0.69%     98.82% |          52      0.88%     99.70% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5918                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6435029                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.025743                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001506                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.572180                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6434284     99.99%     99.99% |         530      0.01%    100.00% |         173      0.00%    100.00% |          11      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6435029                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6432720                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     6432720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6432720                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2309                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.744478                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.343101                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.760392                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1564     67.73%     67.73% |         530     22.95%     90.69% |         173      7.49%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2309                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016113                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.886069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299294     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009993                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005746                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.451190                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299294    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        19515                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.168793                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.688749                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.916515                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       14455     74.07%     74.07% |        3191     16.35%     90.42% |        1564      8.01%     98.44% |          68      0.35%     98.79% |         163      0.84%     99.62% |          64      0.33%     99.95% |           5      0.03%     99.97% |           3      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        19515                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5918                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.146502                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.243907                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.541702                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2971     50.20%     50.20% |        2439     41.21%     91.42% |         397      6.71%     98.12% |          41      0.69%     98.82% |          52      0.88%     99.70% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5918                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2309                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.744478                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.343101                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.760392                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1564     67.73%     67.73% |         530     22.95%     90.69% |         173      7.49%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2309                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        55017                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.044859                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.515029                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        54509     99.08%     99.08% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          137      0.25%     99.33% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          140      0.25%     99.58% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          113      0.21%     99.79% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9          116      0.21%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        55017                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     19645213                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        27765                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     19672978                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001227                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5001.905607                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.885411                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.048067                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004952                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999730                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001250                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.025609                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001227                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.574422                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002476                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10001.916318                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002476                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004726                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001250                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996895                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002874                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996940                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         55530                       (Unspecified)
system.caches.network.msg_byte.Control         444240                       (Unspecified)
system.caches.network.msg_count.Data            54506                       (Unspecified)
system.caches.network.msg_byte.Data           3924432                       (Unspecified)
system.caches.network.msg_count.Response_Data        55528                       (Unspecified)
system.caches.network.msg_byte.Response_Data      3998016                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        54506                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       436048                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.005638                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8053.511000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002819                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3008.603000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002818                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.409275                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        27765                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       222120                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        27253                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1962216                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        27764                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1999008                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        27253                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       218024                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001227                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4002.331545                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001250                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.029074                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007931                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7001.918208                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.409050                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        27764                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1999008                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        27253                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       218024                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.409500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        27765                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       222120                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        27253                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1962216                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.409275                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        27765                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       222120                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        27253                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1962216                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        27764                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1999008                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        27253                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       218024                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002476                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9001.917038                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001281                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2003.183152                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001250                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.035735                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.409500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        27765                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       222120                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        27253                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1962216                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.409050                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        27764                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1999008                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        27253                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       218024                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  22219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2910907                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2543458                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7470                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1230197                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1546273                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999950                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.543585                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.584295                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    409478     40.95%     40.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     52958      5.30%     46.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     67367      6.74%     52.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    104958     10.50%     63.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     69464      6.95%     70.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    110841     11.08%     81.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    109643     10.96%     92.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     50955      5.10%     97.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     24286      2.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999950                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   40686     99.95%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     19      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2194      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2025751     79.65%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       103868      4.08%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       242488      9.53%     93.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       109526      4.31%     97.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        30103      1.18%     98.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        29528      1.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2543458                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.543458                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               40706                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016004                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5807496                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3847648                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2255088                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    327543                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   293625                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           147945                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2418471                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       163499                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         37559                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         164623                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1140                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2910907                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     9475                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       329439                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      184282                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           548                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                169                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              25573                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           19924                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    45497                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2435565                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        258049                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    107890                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             387963                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         292087                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       129914                       # Number of stores executed (Count)
system.cpu.numRate                           2.435565                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2417106                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2403033                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1712809                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2529599                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.403033                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.677107                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              50                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1080047                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1680661                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.925886                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.925886                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.080047                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.080047                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3356380                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1874632                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       29523                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     118453                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1238001                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     870242                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1037879                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         329439                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        184282                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        31064                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        29073                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  475798                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            369592                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             43814                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               309875                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  309875                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3137                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1230171                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             37424                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       830427                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.023852                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.821277                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          441249     53.14%     53.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           80300      9.67%     62.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           42811      5.16%     67.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           57603      6.94%     74.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           44368      5.34%     80.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           37910      4.57%     84.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13229      1.59%     86.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            8122      0.98%     87.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          104835     12.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       830427                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1080047                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1680661                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      288641                       # Number of memory references committed (Count)
system.cpu.commit.loads                        186747                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     220675                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     115984                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1620806                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1863                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1863      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1332165     79.26%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        57992      3.45%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       157751      9.39%     92.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        72898      4.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        28996      1.73%     98.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        28996      1.73%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1680661                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        104835                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   195694                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                214035                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    511946                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 40716                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  37559                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               286890                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6677                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3421327                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 43848                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             217563                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2405060                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      475798                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             313012                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        738438                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   87898                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    197734                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8607                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999950                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.720749                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.394005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   338334     33.84%     33.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52969      5.30%     39.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   103691     10.37%     49.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4956      0.50%     50.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    57143      5.71%     55.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    75957      7.60%     63.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    14003      1.40%     64.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    70207      7.02%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   282690     28.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999950                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.475798                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.405060                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         324                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  142688                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 169                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  82380                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             186747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.180919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.373191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 179899     96.33%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  254      0.14%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  232      0.12%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  254      0.14%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1109      0.59%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3762      2.01%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  333      0.18%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  256      0.14%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   15      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   17      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 31      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 46      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                113      0.06%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 91      0.05%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                134      0.07%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 59      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 19      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 10      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 13      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 17      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               40      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               186747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  258049                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  129914                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  197734                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  37559                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   231723                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  203718                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    506939                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 20011                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3258027                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4030                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6317                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3848141                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8054963                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4753889                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     58674                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1963754                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1884333                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     87545                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3636424                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5991552                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1080047                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1680661                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      5619.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000756618500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           176                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           176                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 8350                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2647                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2819                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2819                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2819                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2819                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2819                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2224                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      467                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     177                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     181                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     191                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     181                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     177                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.903409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.896985                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.436597                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.57%      0.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 4      2.27%      2.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 8      4.55%      7.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               161     91.48%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 2      1.14%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.011364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.010711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.150756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               175     99.43%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   180416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                180416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               180416000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               180416000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1014038000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      179857.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       179200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       180352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 179200000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 180352000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2819                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2819                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     88704500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24562592500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31466.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   8713228.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       180352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          180352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       180416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       180416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    180352000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          180352000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    180416000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         180416000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    360768000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         360768000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2800                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2818                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 36204500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               14000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            88704500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12930.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31680.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2517                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2584                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          510                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   698.352941                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   546.602486                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   358.812778                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           31      6.08%      6.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           52     10.20%     16.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           48      9.41%     25.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           33      6.47%     32.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           31      6.08%     38.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           36      7.06%     45.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           27      5.29%     50.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           20      3.92%     54.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          232     45.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          510                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 179200                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              180352                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               179.200000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               180.352000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1585080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           838695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         6882960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7694280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    119809440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    283107840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      498592215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    498.592215                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    734869250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    231850750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2106300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1096755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13109040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        7015680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    142545600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    263961600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      508508895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    508.508895                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    685013750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    281706250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 23219172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.86                       # Real time elapsed on the host (Second)
hostTickRate                                205764321                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769612                       # Number of bytes of host memory used (Byte)
simInsts                                     42737313                       # Number of instructions simulated (Count)
simOps                                       77516697                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  8793624                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   15949803                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          519752                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.051990                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.553512                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      514197     98.93%     98.93% |        1461      0.28%     99.21% |        1505      0.29%     99.50% |        1410      0.27%     99.77% |        1141      0.22%     99.99% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            519752                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     20071157                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.424563                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.294584                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.771375                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13679998     68.16%     68.16% |     6040463     30.10%     98.25% |      270748      1.35%     99.60% |       65356      0.33%     99.93% |        5537      0.03%     99.95% |        4670      0.02%     99.98% |        2420      0.01%     99.99% |        1116      0.01%    100.00% |         849      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     20071157                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     20228426                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.108942                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011449                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.049572                       (Unspecified)
system.caches.m_latencyHistSeqr          |    20219440     99.96%     99.96% |        6293      0.03%     99.99% |        2221      0.01%    100.00% |         127      0.00%    100.00% |         240      0.00%    100.00% |          90      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       20228426                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     20199538                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007840                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005415                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.109702                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    20199518    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     20199538                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        28888                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.803240                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.386927                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.715952                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       19908     68.91%     68.91% |        6289     21.77%     90.68% |        2219      7.68%     98.37% |         127      0.44%     98.81% |         240      0.83%     99.64% |          90      0.31%     99.95% |           7      0.02%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        28888                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       266019                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.001955                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.111967                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      265899     99.95%     99.95% |          55      0.02%     99.98% |          38      0.01%     99.99% |           3      0.00%     99.99% |           0      0.00%     99.99% |          24      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        266019                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       253733                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.104448                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.780428                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      248298     97.86%     97.86% |        1406      0.55%     98.41% |        1467      0.58%     98.99% |        1407      0.55%     99.54% |        1141      0.45%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          14      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        253733                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7542182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6643982      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        6042262      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           28888      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        28376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        28376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         20601      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2313      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7521581      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6641669      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      6036288      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        28376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        28376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        22914      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5974      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         28888      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         28376      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        28888      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        28376      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        28888      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        28376      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        28888      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        28376      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        28888                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.803240                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.386927                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.715952                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       19908     68.91%     68.91% |        6289     21.77%     90.68% |        2219      7.68%     98.37% |         127      0.44%     98.81% |         240      0.83%     99.64% |          90      0.31%     99.95% |           7      0.02%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        28888                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       265995                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7542182                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.191256                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.011494                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.175874                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7536924     99.93%     99.93% |        3297      0.04%     99.97% |        1643      0.02%    100.00% |          75      0.00%    100.00% |         168      0.00%    100.00% |          65      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7542182                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7521581                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012322                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7521578    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7521581                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        20601                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.017378                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.590011                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.666910                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       15343     74.48%     74.48% |        3297     16.00%     90.48% |        1643      7.98%     98.46% |          75      0.36%     98.82% |         168      0.82%     99.64% |          65      0.32%     99.95% |           5      0.02%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        20601                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5742939                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.102835                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023353                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.650697                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5739975     99.95%     99.95% |        2453      0.04%     99.99% |         399      0.01%    100.00% |          41      0.00%    100.00% |          53      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5742939                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5736987                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027071                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018889                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.176158                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5736977    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5736987                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5952                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.129368                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.213305                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.567524                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2991     50.25%     50.25% |        2450     41.16%     91.41% |         399      6.70%     98.12% |          41      0.69%     98.81% |          53      0.89%     99.70% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5952                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6643982                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.024961                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001461                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.547727                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6643236     99.99%     99.99% |         531      0.01%    100.00% |         173      0.00%    100.00% |          11      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6643982                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6641669                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     6641669    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6641669                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2313                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.698227                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.291228                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.746275                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1567     67.75%     67.75% |         531     22.96%     90.70% |         173      7.48%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2313                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.016113                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.886069                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299294     99.99%     99.99% |          11      0.00%     99.99% |          12      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299323                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009993                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005746                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.451190                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299294    100.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299301                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        20601                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.017378                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.590011                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.666910                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       15343     74.48%     74.48% |        3297     16.00%     90.48% |        1643      7.98%     98.46% |          75      0.36%     98.82% |         168      0.82%     99.64% |          65      0.32%     99.95% |           5      0.02%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        20601                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5952                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.129368                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.213305                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.567524                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2991     50.25%     50.25% |        2450     41.16%     91.41% |         399      6.70%     98.12% |          41      0.69%     98.81% |          53      0.89%     99.70% |          17      0.29%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5952                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2313                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.698227                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.291228                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.746275                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1567     67.75%     67.75% |         531     22.96%     90.70% |         173      7.48%     98.18% |          11      0.48%     98.66% |          19      0.82%     99.48% |           8      0.35%     99.83% |           2      0.09%     99.91% |           2      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2313                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    84.272727                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    79.526279                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.046368                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           7     31.82%     31.82% |          11     50.00%     81.82% |           0      0.00%     81.82% |           3     13.64%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        57264                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.045718                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.520544                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        56727     99.06%     99.06% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          144      0.25%     99.31% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          147      0.26%     99.57% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          119      0.21%     99.78% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9          125      0.22%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        57264                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     20199538                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        28888                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     20228426                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5002.251674                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.871200                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.045996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004932                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999742                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.024506                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.592750                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10002.067386                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.997028                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002860                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.997071                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         57776                       (Unspecified)
system.caches.network.msg_byte.Control         462208                       (Unspecified)
system.caches.network.msg_count.Data            56752                       (Unspecified)
system.caches.network.msg_byte.Data           4086144                       (Unspecified)
system.caches.network.msg_count.Response_Data        57776                       (Unspecified)
system.caches.network.msg_byte.Response_Data      4159872                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        56752                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       454016                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002246                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8005.424000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001123                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3009.941000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001124                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.561725                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        28888                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       231104                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        28376                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2043072                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        28888                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2079936                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        28376                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       227008                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4002.659268                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.027822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007900                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7002.069195                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.561950                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        28888                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2079936                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        28376                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       227008                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.561500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        28888                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       231104                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        28376                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2043072                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.561725                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        28888                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       231104                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        28376                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2043072                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        28888                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2079936                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        28376                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       227008                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9002.068075                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001278                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2003.474198                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001245                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.034196                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.561500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        28888                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       231104                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        28376                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2043072                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.561950                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        28888                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2079936                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        28376                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       227008                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  23219172000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2991530                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2584281                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7891                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1351946                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1714650                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999904                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.584529                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.575116                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    403443     40.35%     40.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     44938      4.49%     44.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     68955      6.90%     51.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    109398     10.94%     62.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     75138      7.51%     70.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    113457     11.35%     81.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    110463     11.05%     92.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     50272      5.03%     97.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     23840      2.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999904                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   37774     99.98%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      8      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2369      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2057549     79.62%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       106092      4.11%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       247622      9.58%     93.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       113393      4.39%     97.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        28663      1.11%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        28593      1.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2584281                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.584281                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               37782                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014620                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5887029                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4039695                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2279728                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    327109                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   303855                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           147365                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2456346                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       163348                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         41923                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         152826                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          354                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2991530                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                    10251                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       340440                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      190358                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           196                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 74                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              28797                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           22189                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    50986                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2462617                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        260628                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    121663                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             392427                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         294624                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       131799                       # Number of stores executed (Count)
system.cpu.numRate                           2.462617                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2442746                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2427093                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1722523                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2521225                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.427093                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.683209                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              96                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1044931                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1639628                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.957001                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.957001                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.044931                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.044931                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3371415                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1895357                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       28590                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     118782                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1246404                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     867046                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1054845                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         340440                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        190358                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        30971                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         9799                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  498262                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            387795                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             49021                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               326115                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  326115                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3539                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1351973                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             41858                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       813566                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.015360                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.744975                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          415579     51.08%     51.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           85004     10.45%     61.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           48485      5.96%     67.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           63847      7.85%     75.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           48690      5.98%     81.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           34865      4.29%     85.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           16143      1.98%     87.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            7454      0.92%     88.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           93499     11.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       813566                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1044931                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1639628                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      284774                       # Number of memory references committed (Count)
system.cpu.commit.loads                        183546                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     218237                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     113448                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1580886                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2018                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2018      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1296112     79.05%     79.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        56724      3.46%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       155184      9.46%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        72866      4.44%     96.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        28362      1.73%     98.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        28362      1.73%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1639628                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         93499                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   209903                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                171788                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    534630                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 41660                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  41923                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               301613                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7492                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3568910                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 49026                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             231147                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2502065                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      498262                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             329654                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        719671                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   98172                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    208953                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  9825                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.884311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.368694                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   309168     30.92%     30.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    54495      5.45%     36.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   106574     10.66%     47.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5059      0.51%     47.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    61488      6.15%     53.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    83879      8.39%     62.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    13622      1.36%     63.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    70913      7.09%     70.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   294706     29.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.498262                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.502065                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         283                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  156901                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   23                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  74                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  89134                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             183545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.481778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.207446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 182057     99.19%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   93      0.05%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   74      0.04%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   94      0.05%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  157      0.09%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  805      0.44%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   55      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   68      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  9      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 13      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 13      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 12      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 38      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               183545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  260628                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  131799                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  208953                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  41923                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   248401                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  168673                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    527730                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 13177                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3387149                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1503                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1794                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3990778                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8386234                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4936769                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     60557                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1896800                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2094024                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     73791                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3711668                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6169773                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1044931                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1639628                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      2229.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000819320500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            70                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            70                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 3471                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1055                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1123                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1123                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1123                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1123                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1123                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1123                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      915                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      169                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      53                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      68                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      71                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      71                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.828571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.811217                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.701374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      1.43%      1.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      1.43%      2.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      2.86%      5.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      2.86%      8.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                63     90.00%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1      1.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             70                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.071429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.066339                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.428054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                68     97.14%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      1.43%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      1.43%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             70                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    71872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 71872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               71872000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               71872000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      836652000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      372507.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        70784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        72000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 70784000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 72000000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         1123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         1123                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     33670750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  15780034500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29982.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  14051678.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        71936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           71936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        71872                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        71872                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         1124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         1123                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1123                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     71936000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           71936000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     71872000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          71872000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    143808000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         143808000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1106                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1125                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           85                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            84                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 12933250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                5530000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            33670750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11693.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30443.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  987                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1035                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          216                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   676.740741                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   497.264175                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   377.061401                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           25     11.57%     11.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           19      8.80%     20.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           15      6.94%     27.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           15      6.94%     34.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           13      6.02%     40.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           13      6.02%     46.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      4.17%     50.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           12      5.56%     56.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           95     43.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          216                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  70784                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               72000                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                70.784000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                       72                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.56                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           292740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           159390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2691780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          88740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     44110020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    346854720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      473485950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    473.485950                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    901339500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     65120500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1199520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           660330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         5205060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        5783760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     90468690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    307815840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      490421760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    490.421760                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    799338000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    167122000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000557                       # Number of seconds simulated (Second)
simTicks                                    557138000                       # Number of ticks simulated (Tick)
finalTick                                 23776310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.67                       # Real time elapsed on the host (Second)
hostTickRate                                208512788                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     771660                       # Number of bytes of host memory used (Byte)
simInsts                                     43308787                       # Number of instructions simulated (Count)
simOps                                       78421641                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 16207972                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   29348574                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          578374                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.051406                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.550531                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      572263     98.94%     98.94% |        1610      0.28%     99.22% |        1658      0.29%     99.51% |        1532      0.26%     99.77% |        1271      0.22%     99.99% |          25      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          15      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            578374                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     20375195                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.422568                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.293131                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.769407                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13912971     68.28%     68.28% |     6108918     29.98%     98.27% |      272972      1.34%     99.61% |       65626      0.32%     99.93% |        5607      0.03%     99.96% |        4703      0.02%     99.98% |        2426      0.01%     99.99% |        1122      0.01%    100.00% |         850      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     20375195                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     20534094                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.109879                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011475                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.065964                       (Unspecified)
system.caches.m_latencyHistSeqr          |    20524857     99.96%     99.96% |        6470      0.03%     99.99% |        2285      0.01%    100.00% |         130      0.00%    100.00% |         244      0.00%    100.00% |          93      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       20534094                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     20504527                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007810                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005390                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.111692                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    20504504    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     20504527                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        29567                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.894105                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.453278                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.756937                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       20337     68.78%     68.78% |        6465     21.87%     90.65% |        2283      7.72%     98.37% |         130      0.44%     98.81% |         244      0.83%     99.63% |          93      0.31%     99.95% |           7      0.02%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        29567                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       295586                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.001867                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.109110                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      295458     99.96%     99.96% |          59      0.02%     99.98% |          40      0.01%     99.99% |           4      0.00%     99.99% |           0      0.00%     99.99% |          25      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        295586                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       282788                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.103187                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.776012                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      276805     97.88%     97.88% |        1551      0.55%     98.43% |        1618      0.57%     99.00% |        1528      0.54%     99.55% |        1271      0.45%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          15      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        282788                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7676920      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6759884      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        6097291      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           29567      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        29056      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        29055      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         21022      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5998      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7655898      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6757336      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      6091293      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        29056      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        29055      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        23569      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5998      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         29567      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         29056      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        29567      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        29055      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        29567      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        29056      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        29567      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        29055      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        29567                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.894105                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.453278                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.756937                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       20337     68.78%     68.78% |        6465     21.87%     90.65% |        2283      7.72%     98.37% |         130      0.44%     98.81% |         244      0.83%     99.63% |          93      0.31%     99.95% |           7      0.02%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        29567                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       295561                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7676920                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.191976                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.011525                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.187645                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7671512     99.93%     99.93% |        3400      0.04%     99.97% |        1683      0.02%    100.00% |          76      0.00%    100.00% |         171      0.00%    100.00% |          68      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7676920                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7655898                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012213                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7655895    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7655898                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        21022                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.103939                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.641920                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.767679                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       15614     74.27%     74.27% |        3400     16.17%     90.45% |        1683      8.01%     98.45% |          76      0.36%     98.82% |         171      0.81%     99.63% |          68      0.32%     99.95% |           5      0.02%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        21022                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5797887                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.102341                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023340                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.641294                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5794916     99.95%     99.95% |        2458      0.04%     99.99% |         401      0.01%    100.00% |          41      0.00%    100.00% |          53      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5797887                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5791919                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027095                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018906                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.176095                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5791909    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5791919                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5968                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    74.127681                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    69.214962                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.543577                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3000     50.27%     50.27% |        2455     41.14%     91.40% |         401      6.72%     98.12% |          41      0.69%     98.81% |          53      0.89%     99.70% |          17      0.28%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5968                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6759883                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.027134                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001584                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.610364                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6759050     99.99%     99.99% |         594      0.01%    100.00% |         194      0.00%    100.00% |          13      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6759883                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6757336                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     6757336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6757336                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2547                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.014920                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.692758                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.220926                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1714     67.29%     67.29% |         594     23.32%     90.62% |         194      7.62%     98.23% |          13      0.51%     98.74% |          20      0.79%     99.53% |           8      0.31%     99.84% |           2      0.08%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2547                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299404                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019068                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006233                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.031082                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299365     99.99%     99.99% |          14      0.00%     99.99% |          17      0.01%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299404                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299374                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.010542                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005790                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.490454                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299364    100.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299374                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           30                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    86.100000                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    81.383554                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    31.680898                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           9     30.00%     30.00% |          15     50.00%     80.00% |           1      3.33%     83.33% |           4     13.33%     96.67% |           1      3.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           30                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        21022                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.103939                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.641920                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.767679                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       15614     74.27%     74.27% |        3400     16.17%     90.45% |        1683      8.01%     98.45% |          76      0.36%     98.82% |         171      0.81%     99.63% |          68      0.32%     99.95% |           5      0.02%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        21022                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5968                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    74.127681                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    69.214962                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.543577                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3000     50.27%     50.27% |        2455     41.14%     91.40% |         401      6.72%     98.12% |          41      0.69%     98.81% |          53      0.89%     99.70% |          17      0.28%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5968                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2547                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.014920                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.692758                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.220926                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1714     67.29%     67.29% |         594     23.32%     90.62% |         194      7.62%     98.23% |          13      0.51%     98.74% |          20      0.79%     99.53% |           8      0.31%     99.84% |           2      0.08%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2547                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           30                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    86.100000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    81.383554                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    31.680898                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           9     30.00%     30.00% |          15     50.00%     80.00% |           1      3.33%     83.33% |           4     13.33%     96.67% |           1      3.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           30                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        58622                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.046228                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.523329                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        58066     99.05%     99.05% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          149      0.25%     99.31% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          153      0.26%     99.57% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          122      0.21%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9          130      0.22%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        58622                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     20504527                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        29568                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     20534095                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5002.266920                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.863642                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.044919                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004931                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999748                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.023931                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.602293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10002.769563                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.997098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002860                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.997140                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         59134                       (Unspecified)
system.caches.network.msg_byte.Control         473072                       (Unspecified)
system.caches.network.msg_count.Data            58112                       (Unspecified)
system.caches.network.msg_byte.Data           4184064                       (Unspecified)
system.caches.network.msg_count.Response_Data        59134                       (Unspecified)
system.caches.network.msg_byte.Response_Data      4257648                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        58110                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       464880                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002439                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8032.018990                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001219                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3002.902333                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001219                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.609723                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        29567                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       236536                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        29056                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2092032                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        29567                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2128824                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        29055                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       232440                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001222                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4002.664964                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.027170                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007931                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7002.770825                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.609364                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        29567                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2128824                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        29055                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       232440                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.610082                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        29567                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       236536                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        29056                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2092032                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.609544                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        29567                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       236536                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        29056                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2092032                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        29567                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2128824                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        29055                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       232440                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002466                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9002.770068                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001278                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2003.460798                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001244                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.033395                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.609723                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        29567                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       236536                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        29056                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2092032                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.609364                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        29567                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2128824                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        29055                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       232440                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  23776310000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           557138                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1624320                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        1410135                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3817                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               719398                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            912613                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              549106                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.568056                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.552216                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    219751     40.02%     40.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     25223      4.59%     44.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     40134      7.31%     51.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     61472     11.19%     63.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     42268      7.70%     70.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     61810     11.26%     82.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     59511     10.84%     92.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     26456      4.82%     97.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     12481      2.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                549106                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19551     99.88%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     11      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1715      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1122419     79.60%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             9      0.00%     79.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        55801      3.96%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           94      0.01%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           16      0.00%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           71      0.01%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       137703      9.77%     93.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        62437      4.43%     97.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        14930      1.06%     98.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14936      1.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1410135                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.531034                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               19574                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013881                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  3220805                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2183472                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1246328                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    171968                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   160267                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            77006                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1342118                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        85876                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         23213                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          79054                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          126                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1624320                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     6157                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       187081                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      102914                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            82                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 22                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              15915                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           12208                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    28123                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1342849                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        144016                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     67292                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             215590                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         161572                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        71574                       # Number of stores executed (Count)
system.cpu.numRate                           2.410263                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1331678                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1323334                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        937432                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1372975                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.375236                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.682774                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             162                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8032                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      571474                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        904944                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.974914                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.974914                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.025732                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.025732                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1843940                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1034887                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       15298                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      62061                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      686121                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     469425                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    578138                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         187081                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        102914                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15697                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          900                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  273438                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            213313                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             27970                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               180929                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  180574                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998038                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    2377                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             262                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          719369                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             23182                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       449405                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.013649                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.724647                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          227318     50.58%     50.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           48548     10.80%     61.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           26238      5.84%     67.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           36199      8.05%     75.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           27511      6.12%     81.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           20479      4.56%     85.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            9025      2.01%     87.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            3962      0.88%     88.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           50125     11.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       449405                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               571474                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 904944                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      157057                       # Number of memory references committed (Count)
system.cpu.commit.loads                        102108                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     120933                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      59509                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      873815                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1323                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1337      0.15%      0.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       716739     79.20%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        29652      3.28%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           80      0.01%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           16      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           62      0.01%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        87273      9.64%     92.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        40096      4.43%     96.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        14835      1.64%     98.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14853      1.64%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       904944                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         50125                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   124093                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 84459                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    295160                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 22181                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23213                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               166925                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5032                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1942137                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 32609                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             132822                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1352131                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      273438                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             182958                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        387774                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   56078                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           400                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    115951                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5786                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             549106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.858643                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.351834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   171308     31.20%     31.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    28891      5.26%     36.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    56239     10.24%     46.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     3302      0.60%     47.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    36022      6.56%     53.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51133      9.31%     63.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     6861      1.25%     64.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    36190      6.59%     71.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   159160     28.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               549106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.490790                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.426923                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         175                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   84977                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  22                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  47969                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             102109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.350909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.280030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 101521     99.42%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.02%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   28      0.03%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   40      0.04%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   66      0.06%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  284      0.28%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   32      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   41      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   12      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   16      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  3      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 10      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  8      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               102109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  144017                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   71574                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        39                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         3                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  116009                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        71                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23213                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   145920                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   83355                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    290514                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  6104                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1842248                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   420                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    713                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    103                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             2161798                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4572703                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2684337                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     32542                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1045468                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1116364                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     33014                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2023463                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3348443                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   571474                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     904944                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000673902500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            42                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            42                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1969                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 634                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          679                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         679                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        679                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       679                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       28.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    679                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   679                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      433                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      149                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      45                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.690476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.497092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.854304                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5                  1      2.38%      2.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      2.38%      4.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      7.14%     11.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                32     76.19%     88.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 5     11.90%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.095238                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.089992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.431081                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                40     95.24%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      4.76%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    43456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 43456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               77998628.70599385                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               77998628.70599385                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      720446000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      530519.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        42368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        43264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 76045791.168435826898                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 77654010.317013025284                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          679                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          679                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     25050750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  16914110000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36893.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  24910324.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        43456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           43456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        43456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        43456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          679                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              679                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          679                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             679                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     77998629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           77998629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     77998629                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          77998629                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    155997257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         155997257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   662                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  676                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           35                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            84                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 12638250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3310000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            25050750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19091.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37841.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  520                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 609                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          196                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   420.897959                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   266.306611                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   362.092395                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           44     22.45%     22.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           46     23.47%     45.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           19      9.69%     55.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           21     10.71%     66.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           10      5.10%     71.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      4.08%     75.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            6      3.06%     78.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      3.06%     81.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           36     18.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          196                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  42368                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               43264                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                76.045791                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                77.654010                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           892500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           447810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2691780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2573460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 43639440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     36130020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    183515520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      269890530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    484.423123                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    476789500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     18460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     61888500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           599760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           296010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2034900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         955260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 43639440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     39477630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    180696480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      267699480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    480.490435                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    469378750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     18460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     69299250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    557138000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
