#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue May 17 16:08:34 2022
# Process ID: 6536
# Current directory: /home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.runs/synth_1
# Command line: vivado -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: /home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.runs/synth_1/CPU.vds
# Journal file: /home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.runs/synth_1/vivado.jou
# Running On: fomys, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 4, Host memory: 33454 MB
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6711
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.836 ; gain = 0.000 ; free physical = 17653 ; free virtual = 32367
---------------------------------------------------------------------------------
ERROR: [Synth 8-2029] formal addr_1 has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:89]
INFO: [Synth 8-994] addr_1 is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/registers.vhd:17]
INFO: [Synth 8-994] addr_2 is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/registers.vhd:18]
ERROR: [Synth 8-2029] formal data_c_in has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:102]
INFO: [Synth 8-994] data_c_in is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/pipeline.vhd:18]
ERROR: [Synth 8-2029] formal opcode has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:115]
INFO: [Synth 8-994] opcode is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/ALU.vhd:15]
INFO: [Synth 8-994] data_a is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/ALU.vhd:16]
INFO: [Synth 8-994] data_b is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/ALU.vhd:17]
ERROR: [Synth 8-2029] formal data_c_in has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:124]
INFO: [Synth 8-994] data_c_in is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/pipeline.vhd:18]
ERROR: [Synth 8-2029] formal addr has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:138]
INFO: [Synth 8-994] addr is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/memory_manager.vhd:16]
INFO: [Synth 8-994] data_write is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/memory_manager.vhd:18]
INFO: [Synth 8-994] opcode is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/memory_manager.vhd:19]
ERROR: [Synth 8-2029] formal data_c_in has no actual or default value [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:148]
INFO: [Synth 8-994] data_c_in is declared here [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/pipeline.vhd:18]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/fomys/Programmation/projets_insa/projet_system_info_new/projet_system_info/projet_system_info.srcs/sources_1/new/CPU.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.836 ; gain = 0.000 ; free physical = 17397 ; free virtual = 32111
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue May 17 16:08:50 2022...
