//Author: TrongTran
//Date: 2019

module solve_store (in_load, out_load, control_sig);
   input [31:0] in_load;
   input [1:0] control_sig;
   output [31:0] out_load;

   reg [31:0] out_load;

   always @(*) begin
      case (control_sig)
         2'b00: out_load = in_load;
         2'b01: out_load = {{16{in_load[15]}},in_load[15:0]};
         2'b10: out_load = {{24{in_load[7]}}, in_load[7:0]};
         default: out_load = in_load;
      endcase
   end

endmodule
