Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 00:28:50 2019
| Host         : ideapad-BARS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cube_root_control_sets_placed.rpt
| Design       : cube_root
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            2 |
|      9 |            2 |
|     10 |            2 |
|     11 |            4 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              55 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | rst_IBUF             |                2 |              4 |
|  clk_IBUF_BUFG | mult1/FSM_onehot_state_reg[0]    | mult1/start_mult_reg |                1 |              6 |
|  clk_IBUF_BUFG | b_diff[1]_i_1_n_0                | a_diff[15]_i_1_n_0   |                1 |              8 |
|  clk_IBUF_BUFG | x_tmp[7]_i_1_n_0                 |                      |                3 |              8 |
|  clk_IBUF_BUFG | b_diff[1]_i_1_n_0                | b_diff[10]_i_1_n_0   |                2 |              9 |
|  clk_IBUF_BUFG | diff1/E[0]                       | rst_IBUF             |                4 |              9 |
|  clk_IBUF_BUFG | b_diff[1]_i_1_n_0                |                      |                4 |             10 |
|  clk_IBUF_BUFG | mult1/FSM_onehot_state_reg[0]    |                      |                3 |             10 |
|  clk_IBUF_BUFG | mult1/y_out[10]_i_1_n_0          | rst_IBUF             |                3 |             11 |
|  clk_IBUF_BUFG | mult1/E[0]                       |                      |                3 |             11 |
|  clk_IBUF_BUFG | mult1/FSM_onehot_state_reg[4][0] | rst_IBUF             |                4 |             11 |
|  clk_IBUF_BUFG | mult1/busy_reg_0[0]              | rst_IBUF             |                6 |             11 |
|  clk_IBUF_BUFG | mult1/ctr[2]_i_1_n_0             | rst_IBUF             |                3 |             14 |
|  clk_IBUF_BUFG | s                                | rst_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG | mult1/b[7]_i_1_n_0               |                      |                4 |             16 |
|  clk_IBUF_BUFG | FSM_onehot_state[16]_i_1_n_0     | rst_IBUF             |                4 |             17 |
|  clk_IBUF_BUFG |                                  |                      |                9 |             28 |
+----------------+----------------------------------+----------------------+------------------+----------------+


