#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec  5 23:10:07 2020
# Process ID: 17452
# Current directory: C:/Users/USER/Desktop/git/SME_parallel/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22504 C:\Users\USER\Desktop\git\SME_parallel\vivado_project\SME_parallel.xpr
# Log file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project/vivado.log
# Journal file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 806.961 ; gain = 149.188
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sme_tb_term_sv
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testfixture/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/patnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_index_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 851.066 ; gain = 1.684
add_wave {{/testfixture/u_SME/s1/dp1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sme_tb_term_sv
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.965 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:62]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:62]
ERROR: [VRFC 10-2951] 'current_st' is not a constant [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:62]
ERROR: [VRFC 10-2865] module 'pe_slave' ignored due to previous errors [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sme_tb_term_sv
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.965 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:65]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:65]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:67]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:76]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:82]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:91]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:97]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:98]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:105]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:110]
ERROR: [VRFC 10-2951] 'current_st' is not a constant [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:65]
ERROR: [VRFC 10-2939] 'str_pro_idx' is an unknown type [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:67]
ERROR: [VRFC 10-2951] 'current_st' is not a constant [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:70]
ERROR: [VRFC 10-2951] 'str_input' is not a constant [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:72]
ERROR: [VRFC 10-2951] 'pat_pro_idx' is not a constant [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:74]
ERROR: [VRFC 10-2939] 'done' is an unknown type [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:76]
ERROR: [VRFC 10-2939] 'match' is an unknown type [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:77]
ERROR: [VRFC 10-2939] 'match_idx' is an unknown type [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:78]
ERROR: [VRFC 10-2939] 'str_pro_idx' is an unknown type [C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v:82]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
ERROR: [VRFC 10-2865] module 'SME' ignored due to previous errors [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sme_tb_term_sv
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
       cycle 47, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "abcd"
       cycle 57, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "dijk"
       cycle 67, expect(1,03) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "pqrst"
       cycle 79, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 8b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "c...k"
       cycle 9d, expect(1,02) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "^lmno"
       cycle af, expect(1,08) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c3, expect(1,10) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "^rmn"
       cycle d3, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "ijk l$"
       cycle e7, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "v"
       cycle e9, expect(1,14) , get([1;31m0,00[0m) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 101, expect(0,00) , get(0,00) >> Pass
  -- Pattern d  "^ijk$"
       cycle 113, expect(0,00) , get(0,00) >> Pass
  -- Pattern e  "^q$"
       cycle 121, expect(1,0e) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 146, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 158, expect(1,04) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 16e, expect(1,06) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "."
       cycle 170, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "^.."
       cycle 17a, expect(1,00) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "^.$"
       cycle 188, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "2.$"
       cycle 196, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1a8, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1ba, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1cc, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1de, expect(1,00) , get([1;31m0,00[0m) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1fd, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 2  "ees.$"
       cycle 20f, expect(1,0b) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "e..se"
       cycle 221, expect(0,00) , get(0,00) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 235, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  "^ees*"
       cycle 247, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "hee*se"
       cycle 25b, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "he.s"
       cycle 26b, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 8  "*see$"
       cycle 27d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 9  "se*ce"
       cycle 28f, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 2c5, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "b*tter"
       cycle 2d9, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 2ef, expect(1,11) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  "ut*r"
       cycle 2ff, expect(1,01) , get([1;31m0,00[0m) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 315, expect(0,00) , get(0,00) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 32d, expect(0,00) , get(0,00) >> Pass
  -- Pattern 7  "*tered"
       cycle 341, expect(0,00) , get(0,00) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 373, expect(0,00) , get(0,00) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 38b, expect(0,00) , get(0,00) >> Pass
  -- Pattern 3  ".ree th"
       cycle 3a1, expect(1,0f) , get([1;31m0,00[0m) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 3b9, expect(0,00) , get(0,00) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 3d1, expect(1,0a) , get([1;31m0,00[0m) >> Fail
  -- Pattern 6  "re. thr"
       cycle 3e7, expect(1,05) , get([1;31m0,00[0m) >> Fail
  -- Pattern 7  "ee*ee fr"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 866.965 ; gain = 0.000
run all
       cycle 3ff, expect(0,00) , get(0,00) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 417, expect(1,0c) , get([1;31m0,00[0m) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 42d, expect(0,00) , get(0,00) >> Pass
  -- Pattern a  "^...$"
       cycle 43f, expect(0,00) , get(0,00) >> Pass
  -- Pattern b  "^....$"
       cycle 453, expect(1,0f) , get([1;31m0,00[0m) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =1108 , Score =28       --
----------------------------------
$finish called at time : 1108 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb_term.sv" Line 203
update_files -from_files C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv -to_files C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb_term.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb_term.sv' with file 'C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv'.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.855 ; gain = 0.000
run all
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 56, expect(1,00) , get(0,00) >> Fail
  -- Pattern 3  "dijk"
       cycle 66, expect(1,03) , get(0,00) >> Fail
  -- Pattern 4  "pqrst"
       cycle 78, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 8a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle 9c, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle ae, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c2, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle d2, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle e6, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle e8, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 100, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 112, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 120, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 145, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 157, expect(1,04) , get(0,00) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 16d, expect(1,06) , get(0,00) >> Fail
  -- Pattern 4  "."
       cycle 16f, expect(1,00) , get(0,00) >> Fail
  -- Pattern 5  "^.."
       cycle 179, expect(1,00) , get(0,00) >> Fail
  -- Pattern 6  "^.$"
       cycle 187, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 195, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1a7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1b9, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1dd, expect(1,00) , get(0,00) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1fc, expect(1,05) , get(0,00) >> Fail
  -- Pattern 2  "ees.$"
       cycle 20e, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 3  "e..se"
       cycle 220, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 234, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "^ees*"
       cycle 246, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "hee*se"
       cycle 25a, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 7  "he.s"
       cycle 26a, expect(1,01) , get(0,00) >> Fail
  -- Pattern 8  "*see$"
       cycle 27c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "se*ce"
       cycle 28e, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 2c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "b*tter"
       cycle 2d8, expect(1,11) , get(0,00) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 2ee, expect(1,11) , get(0,00) >> Fail
  -- Pattern 4  "ut*r"
       cycle 2fe, expect(1,01) , get(0,00) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 314, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 32c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "*tered"
       cycle 340, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 372, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 38a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  ".ree th"
       cycle 3a0, expect(1,0f) , get(0,00) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 3b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 3d0, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 6  "re. thr"
       cycle 3e6, expect(1,05) , get(0,00) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 3fe, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 416, expect(1,0c) , get(0,00) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 42c, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "^...$"
       cycle 43e, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "^....$"
       cycle 452, expect(1,0f) , get(0,00) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =1107 , Score =28       --
----------------------------------
$finish called at time : 22140 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/ps1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.855 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 56, expect(1,00) , get(0,00) >> Fail
  -- Pattern 3  "dijk"
       cycle 66, expect(1,03) , get(0,00) >> Fail
  -- Pattern 4  "pqrst"
       cycle 78, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 8a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle 9c, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle ae, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle c2, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle d2, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle e6, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle e8, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 100, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 112, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 120, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 145, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 157, expect(1,04) , get(0,00) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 16d, expect(1,06) , get(0,00) >> Fail
  -- Pattern 4  "."
       cycle 16f, expect(1,00) , get(0,00) >> Fail
  -- Pattern 5  "^.."
       cycle 179, expect(1,00) , get(0,00) >> Fail
  -- Pattern 6  "^.$"
       cycle 187, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 195, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 1a7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 1b9, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 1cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 1dd, expect(1,00) , get(0,00) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 1fc, expect(1,05) , get(0,00) >> Fail
  -- Pattern 2  "ees.$"
       cycle 20e, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 3  "e..se"
       cycle 220, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 894.855 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 5a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 72, expect(1,03) , get(1,00) >> Wrong index
  -- Pattern 4  "pqrst"
       cycle 9b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle c3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle eb, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle 112, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 976.633 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 5a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 72, expect(1,03) , get(1,00) >> Wrong index
  -- Pattern 4  "pqrst"
       cycle 9b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle c3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle eb, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle 112, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 13b, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle 161, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle 18b, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 18d, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 1bb, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 1e2, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 205, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
run 10 us
       cycle 23b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 263, expect(1,04) , get(0,00) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 28a, expect(1,06) , get(0,00) >> Fail
  -- Pattern 4  "."
       cycle 28c, expect(1,00) , get(0,00) >> Fail
  -- Pattern 5  "^.."
       cycle 2a7, expect(1,00) , get(0,00) >> Fail
  -- Pattern 6  "^.$"
       cycle 2c6, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 2ea, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 312, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 335, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 35a, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 382, expect(1,00) , get(0,00) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 3b2, expect(1,05) , get(0,00) >> Fail
  -- Pattern 2  "ees.$"
       cycle 3d6, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 3  "e..se"
       cycle 3fd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
run 10 us
       cycle 425, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "^ees*"
       cycle 446, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "hee*se"
       cycle 46b, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 7  "he.s"
       cycle 48c, expect(1,01) , get(0,00) >> Fail
  -- Pattern 8  "*see$"
       cycle 4ad, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "se*ce"
       cycle 4d0, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 52a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "b*tter"
       cycle 560, expect(1,11) , get(0,00) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 598, expect(1,11) , get(0,00) >> Fail
  -- Pattern 4  "ut*r"
       cycle 5ca, expect(1,01) , get(0,00) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 602, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "^ut*tter"
run 10 us
       cycle 63a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "*tered"
       cycle 66e, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 6bd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 6ef, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  ".ree th"
       cycle 71f, expect(1,0f) , get(0,00) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 751, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 783, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 6  "re. thr"
       cycle 7b7, expect(1,05) , get(0,00) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 7ef, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "ee*ee th"
run all
       cycle 827, expect(1,0c) , get(0,00) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 85b, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "^...$"
       cycle 887, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "^....$"
       cycle 8b5, expect(1,0f) , get(0,00) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =2230 , Score =32       --
----------------------------------
$finish called at time : 44600 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 976.633 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 5a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 72, expect(1,03) , get(1,00) >> Wrong index
  -- Pattern 4  "pqrst"
       cycle 9b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle c3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle eb, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle 112, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 13b, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle 161, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle 18b, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 18d, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 1bb, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 1e2, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 205, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 976.633 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 5a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 71, expect(1,03) , get(1,00) >> Wrong index
  -- Pattern 4  "pqrst"
       cycle 99, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle c1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle e9, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle 110, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 139, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle 15e, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle 188, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 18a, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 1b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 1df, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 202, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/PE_slave.v" Line 3. Module pe_slave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.pe_slave
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "12341231"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 976.633 ; gain = 0.000
run 10 us
       cycle 46, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 5a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 71, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle 99, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle c1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle e9, expect(1,02) , get(0,00) >> Fail
  -- Pattern 7  "^lmno"
       cycle 110, expect(1,08) , get(0,00) >> Fail
  -- Pattern 8  "rstuv$"
       cycle 139, expect(1,10) , get(0,00) >> Fail
  -- Pattern 9  "^rmn"
       cycle 15e, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle 188, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 18a, expect(1,14) , get(0,00) >> Fail
  -- Pattern c  "lmnoprst"
       cycle 1b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 1df, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 202, expect(1,0e) , get(0,00) >> Fail
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
run all
       cycle 238, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 260, expect(1,04) , get(0,00) >> Fail
  -- Pattern 3  "^2.2.4$"
       cycle 287, expect(1,06) , get(0,00) >> Fail
  -- Pattern 4  "."
       cycle 289, expect(1,00) , get(0,00) >> Fail
  -- Pattern 5  "^.."
       cycle 2a4, expect(1,00) , get(0,00) >> Fail
  -- Pattern 6  "^.$"
       cycle 2c3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 2e7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 30f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 332, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 356, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 37e, expect(1,00) , get(0,00) >> Fail
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 3ae, expect(1,05) , get(0,00) >> Fail
  -- Pattern 2  "ees.$"
       cycle 3d1, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 3  "e..se"
       cycle 3f7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 41f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "^ees*"
       cycle 440, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "hee*se"
       cycle 465, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 7  "he.s"
       cycle 486, expect(1,01) , get(0,00) >> Fail
  -- Pattern 8  "*see$"
       cycle 4a7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "se*ce"
       cycle 4ca, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 523, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "b*tter"
       cycle 559, expect(1,11) , get(0,00) >> Fail
  -- Pattern 3  "b*tter$"
       cycle 591, expect(1,11) , get(0,00) >> Fail
  -- Pattern 4  "ut*r"
       cycle 5c3, expect(1,01) , get(0,00) >> Fail
  -- Pattern 5  "ut*tted"
       cycle 5fb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 633, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "*tered"
       cycle 667, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 6b6, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 6e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  ".ree th"
       cycle 718, expect(1,0f) , get(0,00) >> Fail
  -- Pattern 4  ".ree  fr"
       cycle 74a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 77c, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 6  "re. thr"
       cycle 7b0, expect(1,05) , get(0,00) >> Fail
  -- Pattern 7  "ee*ee fr"
       cycle 7e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 820, expect(1,0c) , get(0,00) >> Fail
  -- Pattern 9  "re*ee.$"
       cycle 854, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "^...$"
       cycle 880, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "^....$"
       cycle 8ae, expect(1,0f) , get(0,00) >> Fail
----------------------------------
-- Simulation finish            --
-- cycle =2223 , Score =34       --
----------------------------------
$finish called at time : 44460 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 00:24:55 2020...
