// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_load_buffer_tile_c2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i2_AWVALID,
        m_axi_i2_AWREADY,
        m_axi_i2_AWADDR,
        m_axi_i2_AWID,
        m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT,
        m_axi_i2_AWQOS,
        m_axi_i2_AWREGION,
        m_axi_i2_AWUSER,
        m_axi_i2_WVALID,
        m_axi_i2_WREADY,
        m_axi_i2_WDATA,
        m_axi_i2_WSTRB,
        m_axi_i2_WLAST,
        m_axi_i2_WID,
        m_axi_i2_WUSER,
        m_axi_i2_ARVALID,
        m_axi_i2_ARREADY,
        m_axi_i2_ARADDR,
        m_axi_i2_ARID,
        m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT,
        m_axi_i2_ARQOS,
        m_axi_i2_ARREGION,
        m_axi_i2_ARUSER,
        m_axi_i2_RVALID,
        m_axi_i2_RREADY,
        m_axi_i2_RDATA,
        m_axi_i2_RLAST,
        m_axi_i2_RID,
        m_axi_i2_RFIFONUM,
        m_axi_i2_RUSER,
        m_axi_i2_RRESP,
        m_axi_i2_BVALID,
        m_axi_i2_BREADY,
        m_axi_i2_BRESP,
        m_axi_i2_BID,
        m_axi_i2_BUSER,
        input_fm,
        m_axi_w2_AWVALID,
        m_axi_w2_AWREADY,
        m_axi_w2_AWADDR,
        m_axi_w2_AWID,
        m_axi_w2_AWLEN,
        m_axi_w2_AWSIZE,
        m_axi_w2_AWBURST,
        m_axi_w2_AWLOCK,
        m_axi_w2_AWCACHE,
        m_axi_w2_AWPROT,
        m_axi_w2_AWQOS,
        m_axi_w2_AWREGION,
        m_axi_w2_AWUSER,
        m_axi_w2_WVALID,
        m_axi_w2_WREADY,
        m_axi_w2_WDATA,
        m_axi_w2_WSTRB,
        m_axi_w2_WLAST,
        m_axi_w2_WID,
        m_axi_w2_WUSER,
        m_axi_w2_ARVALID,
        m_axi_w2_ARREADY,
        m_axi_w2_ARADDR,
        m_axi_w2_ARID,
        m_axi_w2_ARLEN,
        m_axi_w2_ARSIZE,
        m_axi_w2_ARBURST,
        m_axi_w2_ARLOCK,
        m_axi_w2_ARCACHE,
        m_axi_w2_ARPROT,
        m_axi_w2_ARQOS,
        m_axi_w2_ARREGION,
        m_axi_w2_ARUSER,
        m_axi_w2_RVALID,
        m_axi_w2_RREADY,
        m_axi_w2_RDATA,
        m_axi_w2_RLAST,
        m_axi_w2_RID,
        m_axi_w2_RFIFONUM,
        m_axi_w2_RUSER,
        m_axi_w2_RRESP,
        m_axi_w2_BVALID,
        m_axi_w2_BREADY,
        m_axi_w2_BRESP,
        m_axi_w2_BID,
        m_axi_w2_BUSER,
        conv2_weights,
        tx0,
        ty0,
        tn0,
        input_fm_buffer_1_address0,
        input_fm_buffer_1_ce0,
        input_fm_buffer_1_we0,
        input_fm_buffer_1_d0,
        weights_buffer_0_0_0_address0,
        weights_buffer_0_0_0_ce0,
        weights_buffer_0_0_0_we0,
        weights_buffer_0_0_0_d0,
        weights_buffer_0_0_1_address0,
        weights_buffer_0_0_1_ce0,
        weights_buffer_0_0_1_we0,
        weights_buffer_0_0_1_d0,
        weights_buffer_0_0_2_address0,
        weights_buffer_0_0_2_ce0,
        weights_buffer_0_0_2_we0,
        weights_buffer_0_0_2_d0,
        weights_buffer_0_0_3_address0,
        weights_buffer_0_0_3_ce0,
        weights_buffer_0_0_3_we0,
        weights_buffer_0_0_3_d0,
        weights_buffer_0_0_4_address0,
        weights_buffer_0_0_4_ce0,
        weights_buffer_0_0_4_we0,
        weights_buffer_0_0_4_d0,
        weights_buffer_0_0_5_address0,
        weights_buffer_0_0_5_ce0,
        weights_buffer_0_0_5_we0,
        weights_buffer_0_0_5_d0,
        weights_buffer_0_0_6_address0,
        weights_buffer_0_0_6_ce0,
        weights_buffer_0_0_6_we0,
        weights_buffer_0_0_6_d0,
        weights_buffer_0_0_7_address0,
        weights_buffer_0_0_7_ce0,
        weights_buffer_0_0_7_we0,
        weights_buffer_0_0_7_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i2_AWVALID;
input   m_axi_i2_AWREADY;
output  [63:0] m_axi_i2_AWADDR;
output  [0:0] m_axi_i2_AWID;
output  [31:0] m_axi_i2_AWLEN;
output  [2:0] m_axi_i2_AWSIZE;
output  [1:0] m_axi_i2_AWBURST;
output  [1:0] m_axi_i2_AWLOCK;
output  [3:0] m_axi_i2_AWCACHE;
output  [2:0] m_axi_i2_AWPROT;
output  [3:0] m_axi_i2_AWQOS;
output  [3:0] m_axi_i2_AWREGION;
output  [0:0] m_axi_i2_AWUSER;
output   m_axi_i2_WVALID;
input   m_axi_i2_WREADY;
output  [31:0] m_axi_i2_WDATA;
output  [3:0] m_axi_i2_WSTRB;
output   m_axi_i2_WLAST;
output  [0:0] m_axi_i2_WID;
output  [0:0] m_axi_i2_WUSER;
output   m_axi_i2_ARVALID;
input   m_axi_i2_ARREADY;
output  [63:0] m_axi_i2_ARADDR;
output  [0:0] m_axi_i2_ARID;
output  [31:0] m_axi_i2_ARLEN;
output  [2:0] m_axi_i2_ARSIZE;
output  [1:0] m_axi_i2_ARBURST;
output  [1:0] m_axi_i2_ARLOCK;
output  [3:0] m_axi_i2_ARCACHE;
output  [2:0] m_axi_i2_ARPROT;
output  [3:0] m_axi_i2_ARQOS;
output  [3:0] m_axi_i2_ARREGION;
output  [0:0] m_axi_i2_ARUSER;
input   m_axi_i2_RVALID;
output   m_axi_i2_RREADY;
input  [31:0] m_axi_i2_RDATA;
input   m_axi_i2_RLAST;
input  [0:0] m_axi_i2_RID;
input  [12:0] m_axi_i2_RFIFONUM;
input  [0:0] m_axi_i2_RUSER;
input  [1:0] m_axi_i2_RRESP;
input   m_axi_i2_BVALID;
output   m_axi_i2_BREADY;
input  [1:0] m_axi_i2_BRESP;
input  [0:0] m_axi_i2_BID;
input  [0:0] m_axi_i2_BUSER;
input  [63:0] input_fm;
output   m_axi_w2_AWVALID;
input   m_axi_w2_AWREADY;
output  [63:0] m_axi_w2_AWADDR;
output  [0:0] m_axi_w2_AWID;
output  [31:0] m_axi_w2_AWLEN;
output  [2:0] m_axi_w2_AWSIZE;
output  [1:0] m_axi_w2_AWBURST;
output  [1:0] m_axi_w2_AWLOCK;
output  [3:0] m_axi_w2_AWCACHE;
output  [2:0] m_axi_w2_AWPROT;
output  [3:0] m_axi_w2_AWQOS;
output  [3:0] m_axi_w2_AWREGION;
output  [0:0] m_axi_w2_AWUSER;
output   m_axi_w2_WVALID;
input   m_axi_w2_WREADY;
output  [31:0] m_axi_w2_WDATA;
output  [3:0] m_axi_w2_WSTRB;
output   m_axi_w2_WLAST;
output  [0:0] m_axi_w2_WID;
output  [0:0] m_axi_w2_WUSER;
output   m_axi_w2_ARVALID;
input   m_axi_w2_ARREADY;
output  [63:0] m_axi_w2_ARADDR;
output  [0:0] m_axi_w2_ARID;
output  [31:0] m_axi_w2_ARLEN;
output  [2:0] m_axi_w2_ARSIZE;
output  [1:0] m_axi_w2_ARBURST;
output  [1:0] m_axi_w2_ARLOCK;
output  [3:0] m_axi_w2_ARCACHE;
output  [2:0] m_axi_w2_ARPROT;
output  [3:0] m_axi_w2_ARQOS;
output  [3:0] m_axi_w2_ARREGION;
output  [0:0] m_axi_w2_ARUSER;
input   m_axi_w2_RVALID;
output   m_axi_w2_RREADY;
input  [31:0] m_axi_w2_RDATA;
input   m_axi_w2_RLAST;
input  [0:0] m_axi_w2_RID;
input  [12:0] m_axi_w2_RFIFONUM;
input  [0:0] m_axi_w2_RUSER;
input  [1:0] m_axi_w2_RRESP;
input   m_axi_w2_BVALID;
output   m_axi_w2_BREADY;
input  [1:0] m_axi_w2_BRESP;
input  [0:0] m_axi_w2_BID;
input  [0:0] m_axi_w2_BUSER;
input  [63:0] conv2_weights;
input  [7:0] tx0;
input  [7:0] ty0;
input  [5:0] tn0;
output  [11:0] input_fm_buffer_1_address0;
output   input_fm_buffer_1_ce0;
output   input_fm_buffer_1_we0;
output  [31:0] input_fm_buffer_1_d0;
output  [4:0] weights_buffer_0_0_0_address0;
output   weights_buffer_0_0_0_ce0;
output   weights_buffer_0_0_0_we0;
output  [31:0] weights_buffer_0_0_0_d0;
output  [4:0] weights_buffer_0_0_1_address0;
output   weights_buffer_0_0_1_ce0;
output   weights_buffer_0_0_1_we0;
output  [31:0] weights_buffer_0_0_1_d0;
output  [4:0] weights_buffer_0_0_2_address0;
output   weights_buffer_0_0_2_ce0;
output   weights_buffer_0_0_2_we0;
output  [31:0] weights_buffer_0_0_2_d0;
output  [4:0] weights_buffer_0_0_3_address0;
output   weights_buffer_0_0_3_ce0;
output   weights_buffer_0_0_3_we0;
output  [31:0] weights_buffer_0_0_3_d0;
output  [4:0] weights_buffer_0_0_4_address0;
output   weights_buffer_0_0_4_ce0;
output   weights_buffer_0_0_4_we0;
output  [31:0] weights_buffer_0_0_4_d0;
output  [4:0] weights_buffer_0_0_5_address0;
output   weights_buffer_0_0_5_ce0;
output   weights_buffer_0_0_5_we0;
output  [31:0] weights_buffer_0_0_5_d0;
output  [4:0] weights_buffer_0_0_6_address0;
output   weights_buffer_0_0_6_ce0;
output   weights_buffer_0_0_6_we0;
output  [31:0] weights_buffer_0_0_6_d0;
output  [4:0] weights_buffer_0_0_7_address0;
output   weights_buffer_0_0_7_ce0;
output   weights_buffer_0_0_7_we0;
output  [31:0] weights_buffer_0_0_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i2_ARVALID;
reg m_axi_i2_RREADY;
reg m_axi_w2_ARVALID;
reg m_axi_w2_RREADY;
reg[11:0] input_fm_buffer_1_address0;
reg input_fm_buffer_1_ce0;
reg input_fm_buffer_1_we0;
reg[31:0] input_fm_buffer_1_d0;
reg[4:0] weights_buffer_0_0_0_address0;
reg weights_buffer_0_0_0_ce0;
reg weights_buffer_0_0_0_we0;
reg[31:0] weights_buffer_0_0_0_d0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [7:0] xClamped_fu_216_p2;
reg   [7:0] xClamped_reg_466;
wire   [7:0] xClamped_1_fu_223_p2;
reg   [7:0] xClamped_1_reg_471;
wire   [7:0] xClamped_2_fu_230_p2;
reg   [7:0] xClamped_2_reg_476;
wire   [7:0] xClamped_3_fu_237_p2;
reg   [7:0] xClamped_3_reg_481;
wire   [7:0] xClamped_4_fu_244_p2;
reg   [7:0] xClamped_4_reg_486;
wire   [7:0] xClamped_5_fu_251_p2;
reg   [7:0] xClamped_5_reg_491;
wire   [7:0] xClamped_6_fu_258_p2;
reg   [7:0] xClamped_6_reg_496;
wire   [7:0] xClamped_7_fu_265_p2;
reg   [7:0] xClamped_7_reg_501;
wire   [7:0] xClamped_8_fu_272_p2;
reg   [7:0] xClamped_8_reg_506;
wire   [7:0] xClamped_9_fu_279_p2;
reg   [7:0] xClamped_9_reg_511;
wire   [7:0] xClamped_10_fu_286_p2;
reg   [7:0] xClamped_10_reg_516;
wire   [7:0] xClamped_11_fu_293_p2;
reg   [7:0] xClamped_11_reg_521;
wire   [7:0] xClamped_12_fu_300_p2;
reg   [7:0] xClamped_12_reg_526;
wire   [7:0] xClamped_13_fu_307_p2;
reg   [7:0] xClamped_13_reg_531;
wire   [7:0] xClamped_14_fu_314_p2;
reg   [7:0] xClamped_14_reg_536;
wire   [7:0] xClamped_15_fu_321_p2;
reg   [7:0] xClamped_15_reg_541;
wire   [7:0] yClamped_fu_328_p2;
reg   [7:0] yClamped_reg_546;
wire   [7:0] yClamped_1_fu_335_p2;
reg   [7:0] yClamped_1_reg_551;
wire   [7:0] yClamped_2_fu_342_p2;
reg   [7:0] yClamped_2_reg_556;
wire   [7:0] yClamped_3_fu_349_p2;
reg   [7:0] yClamped_3_reg_561;
wire   [7:0] yClamped_4_fu_356_p2;
reg   [7:0] yClamped_4_reg_566;
wire   [7:0] yClamped_5_fu_363_p2;
reg   [7:0] yClamped_5_reg_571;
wire   [7:0] yClamped_6_fu_370_p2;
reg   [7:0] yClamped_6_reg_576;
wire   [7:0] yClamped_7_fu_377_p2;
reg   [7:0] yClamped_7_reg_581;
wire   [7:0] yClamped_8_fu_384_p2;
reg   [7:0] yClamped_8_reg_586;
wire   [7:0] yClamped_9_fu_391_p2;
reg   [7:0] yClamped_9_reg_591;
wire   [7:0] yClamped_10_fu_398_p2;
reg   [7:0] yClamped_10_reg_596;
wire   [7:0] yClamped_11_fu_405_p2;
reg   [7:0] yClamped_11_reg_601;
wire   [7:0] yClamped_12_fu_412_p2;
reg   [7:0] yClamped_12_reg_606;
wire   [7:0] yClamped_13_fu_419_p2;
reg   [7:0] yClamped_13_reg_611;
wire   [7:0] yClamped_14_fu_426_p2;
reg   [7:0] yClamped_14_reg_616;
wire   [7:0] yClamped_15_fu_433_p2;
reg   [7:0] yClamped_15_reg_621;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_ready;
wire   [11:0] grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_d0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_ready;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_address0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_d0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_ready;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WVALID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WDATA;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WSTRB;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WLAST;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WID;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_RREADY;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_BREADY;
wire   [11:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_d0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_done;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_idle;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_ready;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WVALID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WDATA;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WSTRB;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WLAST;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WID;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARVALID;
wire   [63:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARADDR;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARID;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLEN;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARSIZE;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARBURST;
wire   [1:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLOCK;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARCACHE;
wire   [2:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARPROT;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARQOS;
wire   [3:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARREGION;
wire   [0:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARUSER;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_RREADY;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_BREADY;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_d0;
wire   [4:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_address0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_ce0;
wire    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_we0;
wire   [31:0] grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_d0;
reg    grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg;
reg    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg;
reg    ap_block_state4_on_subcall_done;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg = 1'b0;
#0 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg = 1'b0;
end

srcnn_load_buffer_tile_c2_Pipeline_1 grp_load_buffer_tile_c2_Pipeline_1_fu_130(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_ready),
    .input_fm_buffer_1_address0(grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_address0),
    .input_fm_buffer_1_ce0(grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_ce0),
    .input_fm_buffer_1_we0(grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_we0),
    .input_fm_buffer_1_d0(grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_2 grp_load_buffer_tile_c2_Pipeline_2_fu_136(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_ready),
    .weights_buffer_0_0_0_address0(grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_address0),
    .weights_buffer_0_0_0_ce0(grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_ce0),
    .weights_buffer_0_0_0_we0(grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_we0),
    .weights_buffer_0_0_0_d0(grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_ready),
    .tn0(tn0),
    .input_fm(input_fm),
    .ty0(ty0),
    .tx0(tx0),
    .m_axi_i2_AWVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(1'b0),
    .m_axi_i2_AWADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(1'b0),
    .m_axi_i2_WDATA(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(m_axi_i2_ARREADY),
    .m_axi_i2_ARADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(m_axi_i2_RVALID),
    .m_axi_i2_RREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(m_axi_i2_RDATA),
    .m_axi_i2_RLAST(m_axi_i2_RLAST),
    .m_axi_i2_RID(m_axi_i2_RID),
    .m_axi_i2_RFIFONUM(m_axi_i2_RFIFONUM),
    .m_axi_i2_RUSER(m_axi_i2_RUSER),
    .m_axi_i2_RRESP(m_axi_i2_RRESP),
    .m_axi_i2_BVALID(1'b0),
    .m_axi_i2_BREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(2'd0),
    .m_axi_i2_BID(1'd0),
    .m_axi_i2_BUSER(1'd0),
    .xClamped(xClamped_reg_466),
    .xClamped_1(xClamped_1_reg_471),
    .xClamped_2(xClamped_2_reg_476),
    .xClamped_3(xClamped_3_reg_481),
    .xClamped_4(xClamped_4_reg_486),
    .xClamped_5(xClamped_5_reg_491),
    .xClamped_6(xClamped_6_reg_496),
    .xClamped_7(xClamped_7_reg_501),
    .xClamped_8(xClamped_8_reg_506),
    .xClamped_9(xClamped_9_reg_511),
    .xClamped_10(xClamped_10_reg_516),
    .xClamped_11(xClamped_11_reg_521),
    .xClamped_12(xClamped_12_reg_526),
    .xClamped_13(xClamped_13_reg_531),
    .xClamped_14(xClamped_14_reg_536),
    .xClamped_15(xClamped_15_reg_541),
    .yClamped(yClamped_reg_546),
    .yClamped_1(yClamped_1_reg_551),
    .yClamped_2(yClamped_2_reg_556),
    .yClamped_3(yClamped_3_reg_561),
    .yClamped_4(yClamped_4_reg_566),
    .yClamped_5(yClamped_5_reg_571),
    .yClamped_6(yClamped_6_reg_576),
    .yClamped_7(yClamped_7_reg_581),
    .yClamped_8(yClamped_8_reg_586),
    .yClamped_9(yClamped_9_reg_591),
    .yClamped_10(yClamped_10_reg_596),
    .yClamped_11(yClamped_11_reg_601),
    .yClamped_12(yClamped_12_reg_606),
    .yClamped_13(yClamped_13_reg_611),
    .yClamped_14(yClamped_14_reg_616),
    .yClamped_15(yClamped_15_reg_621),
    .input_fm_buffer_1_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_address0),
    .input_fm_buffer_1_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_ce0),
    .input_fm_buffer_1_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_we0),
    .input_fm_buffer_1_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_d0)
);

srcnn_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4 grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start),
    .ap_done(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_done),
    .ap_idle(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_idle),
    .ap_ready(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_ready),
    .m_axi_w2_AWVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWVALID),
    .m_axi_w2_AWREADY(1'b0),
    .m_axi_w2_AWADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWADDR),
    .m_axi_w2_AWID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWID),
    .m_axi_w2_AWLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWLEN),
    .m_axi_w2_AWSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWSIZE),
    .m_axi_w2_AWBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWBURST),
    .m_axi_w2_AWLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWLOCK),
    .m_axi_w2_AWCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWCACHE),
    .m_axi_w2_AWPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWPROT),
    .m_axi_w2_AWQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWQOS),
    .m_axi_w2_AWREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWREGION),
    .m_axi_w2_AWUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_AWUSER),
    .m_axi_w2_WVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WVALID),
    .m_axi_w2_WREADY(1'b0),
    .m_axi_w2_WDATA(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WDATA),
    .m_axi_w2_WSTRB(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WSTRB),
    .m_axi_w2_WLAST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WLAST),
    .m_axi_w2_WID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WID),
    .m_axi_w2_WUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_WUSER),
    .m_axi_w2_ARVALID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARVALID),
    .m_axi_w2_ARREADY(m_axi_w2_ARREADY),
    .m_axi_w2_ARADDR(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARADDR),
    .m_axi_w2_ARID(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARID),
    .m_axi_w2_ARLEN(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLEN),
    .m_axi_w2_ARSIZE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARSIZE),
    .m_axi_w2_ARBURST(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARBURST),
    .m_axi_w2_ARLOCK(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLOCK),
    .m_axi_w2_ARCACHE(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARCACHE),
    .m_axi_w2_ARPROT(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARPROT),
    .m_axi_w2_ARQOS(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARQOS),
    .m_axi_w2_ARREGION(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARREGION),
    .m_axi_w2_ARUSER(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARUSER),
    .m_axi_w2_RVALID(m_axi_w2_RVALID),
    .m_axi_w2_RREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_RREADY),
    .m_axi_w2_RDATA(m_axi_w2_RDATA),
    .m_axi_w2_RLAST(m_axi_w2_RLAST),
    .m_axi_w2_RID(m_axi_w2_RID),
    .m_axi_w2_RFIFONUM(m_axi_w2_RFIFONUM),
    .m_axi_w2_RUSER(m_axi_w2_RUSER),
    .m_axi_w2_RRESP(m_axi_w2_RRESP),
    .m_axi_w2_BVALID(1'b0),
    .m_axi_w2_BREADY(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_BREADY),
    .m_axi_w2_BRESP(2'd0),
    .m_axi_w2_BID(1'd0),
    .m_axi_w2_BUSER(1'd0),
    .tn0(tn0),
    .conv2_weights(conv2_weights),
    .weights_buffer_0_0_0_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_address0),
    .weights_buffer_0_0_0_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_ce0),
    .weights_buffer_0_0_0_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_we0),
    .weights_buffer_0_0_0_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_d0),
    .weights_buffer_0_0_1_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_address0),
    .weights_buffer_0_0_1_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_ce0),
    .weights_buffer_0_0_1_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_we0),
    .weights_buffer_0_0_1_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_d0),
    .weights_buffer_0_0_2_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_address0),
    .weights_buffer_0_0_2_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_ce0),
    .weights_buffer_0_0_2_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_we0),
    .weights_buffer_0_0_2_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_d0),
    .weights_buffer_0_0_3_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_address0),
    .weights_buffer_0_0_3_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_ce0),
    .weights_buffer_0_0_3_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_we0),
    .weights_buffer_0_0_3_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_d0),
    .weights_buffer_0_0_4_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_address0),
    .weights_buffer_0_0_4_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_ce0),
    .weights_buffer_0_0_4_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_we0),
    .weights_buffer_0_0_4_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_d0),
    .weights_buffer_0_0_5_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_address0),
    .weights_buffer_0_0_5_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_ce0),
    .weights_buffer_0_0_5_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_we0),
    .weights_buffer_0_0_5_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_d0),
    .weights_buffer_0_0_6_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_address0),
    .weights_buffer_0_0_6_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_ce0),
    .weights_buffer_0_0_6_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_we0),
    .weights_buffer_0_0_6_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_d0),
    .weights_buffer_0_0_7_address0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_address0),
    .weights_buffer_0_0_7_ce0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_ce0),
    .weights_buffer_0_0_7_we0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_we0),
    .weights_buffer_0_0_7_d0(grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_ready == 1'b1)) begin
            grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xClamped_10_reg_516 <= xClamped_10_fu_286_p2;
        xClamped_11_reg_521 <= xClamped_11_fu_293_p2;
        xClamped_12_reg_526 <= xClamped_12_fu_300_p2;
        xClamped_13_reg_531 <= xClamped_13_fu_307_p2;
        xClamped_14_reg_536 <= xClamped_14_fu_314_p2;
        xClamped_15_reg_541 <= xClamped_15_fu_321_p2;
        xClamped_1_reg_471 <= xClamped_1_fu_223_p2;
        xClamped_2_reg_476 <= xClamped_2_fu_230_p2;
        xClamped_3_reg_481 <= xClamped_3_fu_237_p2;
        xClamped_4_reg_486 <= xClamped_4_fu_244_p2;
        xClamped_5_reg_491 <= xClamped_5_fu_251_p2;
        xClamped_6_reg_496 <= xClamped_6_fu_258_p2;
        xClamped_7_reg_501 <= xClamped_7_fu_265_p2;
        xClamped_8_reg_506 <= xClamped_8_fu_272_p2;
        xClamped_9_reg_511 <= xClamped_9_fu_279_p2;
        xClamped_reg_466 <= xClamped_fu_216_p2;
        yClamped_10_reg_596 <= yClamped_10_fu_398_p2;
        yClamped_11_reg_601 <= yClamped_11_fu_405_p2;
        yClamped_12_reg_606 <= yClamped_12_fu_412_p2;
        yClamped_13_reg_611 <= yClamped_13_fu_419_p2;
        yClamped_14_reg_616 <= yClamped_14_fu_426_p2;
        yClamped_15_reg_621 <= yClamped_15_fu_433_p2;
        yClamped_1_reg_551 <= yClamped_1_fu_335_p2;
        yClamped_2_reg_556 <= yClamped_2_fu_342_p2;
        yClamped_3_reg_561 <= yClamped_3_fu_349_p2;
        yClamped_4_reg_566 <= yClamped_4_fu_356_p2;
        yClamped_5_reg_571 <= yClamped_5_fu_363_p2;
        yClamped_6_reg_576 <= yClamped_6_fu_370_p2;
        yClamped_7_reg_581 <= yClamped_7_fu_377_p2;
        yClamped_8_reg_586 <= yClamped_8_fu_384_p2;
        yClamped_9_reg_591 <= yClamped_9_fu_391_p2;
        yClamped_reg_546 <= yClamped_fu_328_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_address0 = grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_address0;
    end else begin
        input_fm_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_ce0 = grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_ce0;
    end else begin
        input_fm_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_d0 = grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_d0;
    end else begin
        input_fm_buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_1_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_input_fm_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_fm_buffer_1_we0 = grp_load_buffer_tile_c2_Pipeline_1_fu_130_input_fm_buffer_1_we0;
    end else begin
        input_fm_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_i2_ARVALID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARVALID;
    end else begin
        m_axi_i2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_i2_RREADY = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_RREADY;
    end else begin
        m_axi_i2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_w2_ARVALID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARVALID;
    end else begin
        m_axi_w2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_w2_RREADY = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_RREADY;
    end else begin
        m_axi_w2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_address0 = grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_address0;
    end else begin
        weights_buffer_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_ce0 = grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_ce0;
    end else begin
        weights_buffer_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_d0 = grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_d0;
    end else begin
        weights_buffer_0_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weights_buffer_0_0_0_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        weights_buffer_0_0_0_we0 = grp_load_buffer_tile_c2_Pipeline_2_fu_136_weights_buffer_0_0_0_we0;
    end else begin
        weights_buffer_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_done == 1'b0) | (grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_done == 1'b0) | (grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_done == 1'b0));
end

assign grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start = grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start = grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg;

assign grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg;

assign m_axi_i2_ARADDR = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARADDR;

assign m_axi_i2_ARBURST = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARBURST;

assign m_axi_i2_ARCACHE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARCACHE;

assign m_axi_i2_ARID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARID;

assign m_axi_i2_ARLEN = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLEN;

assign m_axi_i2_ARLOCK = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARLOCK;

assign m_axi_i2_ARPROT = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARPROT;

assign m_axi_i2_ARQOS = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARQOS;

assign m_axi_i2_ARREGION = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARREGION;

assign m_axi_i2_ARSIZE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARSIZE;

assign m_axi_i2_ARUSER = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_m_axi_i2_ARUSER;

assign m_axi_i2_AWADDR = 64'd0;

assign m_axi_i2_AWBURST = 2'd0;

assign m_axi_i2_AWCACHE = 4'd0;

assign m_axi_i2_AWID = 1'd0;

assign m_axi_i2_AWLEN = 32'd0;

assign m_axi_i2_AWLOCK = 2'd0;

assign m_axi_i2_AWPROT = 3'd0;

assign m_axi_i2_AWQOS = 4'd0;

assign m_axi_i2_AWREGION = 4'd0;

assign m_axi_i2_AWSIZE = 3'd0;

assign m_axi_i2_AWUSER = 1'd0;

assign m_axi_i2_AWVALID = 1'b0;

assign m_axi_i2_BREADY = 1'b0;

assign m_axi_i2_WDATA = 32'd0;

assign m_axi_i2_WID = 1'd0;

assign m_axi_i2_WLAST = 1'b0;

assign m_axi_i2_WSTRB = 4'd0;

assign m_axi_i2_WUSER = 1'd0;

assign m_axi_i2_WVALID = 1'b0;

assign m_axi_w2_ARADDR = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARADDR;

assign m_axi_w2_ARBURST = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARBURST;

assign m_axi_w2_ARCACHE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARCACHE;

assign m_axi_w2_ARID = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARID;

assign m_axi_w2_ARLEN = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLEN;

assign m_axi_w2_ARLOCK = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARLOCK;

assign m_axi_w2_ARPROT = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARPROT;

assign m_axi_w2_ARQOS = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARQOS;

assign m_axi_w2_ARREGION = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARREGION;

assign m_axi_w2_ARSIZE = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARSIZE;

assign m_axi_w2_ARUSER = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_m_axi_w2_ARUSER;

assign m_axi_w2_AWADDR = 64'd0;

assign m_axi_w2_AWBURST = 2'd0;

assign m_axi_w2_AWCACHE = 4'd0;

assign m_axi_w2_AWID = 1'd0;

assign m_axi_w2_AWLEN = 32'd0;

assign m_axi_w2_AWLOCK = 2'd0;

assign m_axi_w2_AWPROT = 3'd0;

assign m_axi_w2_AWQOS = 4'd0;

assign m_axi_w2_AWREGION = 4'd0;

assign m_axi_w2_AWSIZE = 3'd0;

assign m_axi_w2_AWUSER = 1'd0;

assign m_axi_w2_AWVALID = 1'b0;

assign m_axi_w2_BREADY = 1'b0;

assign m_axi_w2_WDATA = 32'd0;

assign m_axi_w2_WID = 1'd0;

assign m_axi_w2_WLAST = 1'b0;

assign m_axi_w2_WSTRB = 4'd0;

assign m_axi_w2_WUSER = 1'd0;

assign m_axi_w2_WVALID = 1'b0;

assign weights_buffer_0_0_1_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_address0;

assign weights_buffer_0_0_1_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_ce0;

assign weights_buffer_0_0_1_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_d0;

assign weights_buffer_0_0_1_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_1_we0;

assign weights_buffer_0_0_2_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_address0;

assign weights_buffer_0_0_2_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_ce0;

assign weights_buffer_0_0_2_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_d0;

assign weights_buffer_0_0_2_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_2_we0;

assign weights_buffer_0_0_3_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_address0;

assign weights_buffer_0_0_3_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_ce0;

assign weights_buffer_0_0_3_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_d0;

assign weights_buffer_0_0_3_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_3_we0;

assign weights_buffer_0_0_4_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_address0;

assign weights_buffer_0_0_4_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_ce0;

assign weights_buffer_0_0_4_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_d0;

assign weights_buffer_0_0_4_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_4_we0;

assign weights_buffer_0_0_5_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_address0;

assign weights_buffer_0_0_5_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_ce0;

assign weights_buffer_0_0_5_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_d0;

assign weights_buffer_0_0_5_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_5_we0;

assign weights_buffer_0_0_6_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_address0;

assign weights_buffer_0_0_6_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_ce0;

assign weights_buffer_0_0_6_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_d0;

assign weights_buffer_0_0_6_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_6_we0;

assign weights_buffer_0_0_7_address0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_address0;

assign weights_buffer_0_0_7_ce0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_ce0;

assign weights_buffer_0_0_7_d0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_d0;

assign weights_buffer_0_0_7_we0 = grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_weights_buffer_0_0_7_we0;

assign xClamped_10_fu_286_p2 = (tx0 + 8'd11);

assign xClamped_11_fu_293_p2 = (tx0 + 8'd12);

assign xClamped_12_fu_300_p2 = (tx0 + 8'd13);

assign xClamped_13_fu_307_p2 = (tx0 + 8'd14);

assign xClamped_14_fu_314_p2 = (tx0 + 8'd15);

assign xClamped_15_fu_321_p2 = (tx0 + 8'd16);

assign xClamped_1_fu_223_p2 = (tx0 + 8'd2);

assign xClamped_2_fu_230_p2 = (tx0 + 8'd3);

assign xClamped_3_fu_237_p2 = (tx0 + 8'd4);

assign xClamped_4_fu_244_p2 = (tx0 + 8'd5);

assign xClamped_5_fu_251_p2 = (tx0 + 8'd6);

assign xClamped_6_fu_258_p2 = (tx0 + 8'd7);

assign xClamped_7_fu_265_p2 = (tx0 + 8'd8);

assign xClamped_8_fu_272_p2 = (tx0 + 8'd9);

assign xClamped_9_fu_279_p2 = (tx0 + 8'd10);

assign xClamped_fu_216_p2 = (tx0 + 8'd1);

assign yClamped_10_fu_398_p2 = (ty0 + 8'd11);

assign yClamped_11_fu_405_p2 = (ty0 + 8'd12);

assign yClamped_12_fu_412_p2 = (ty0 + 8'd13);

assign yClamped_13_fu_419_p2 = (ty0 + 8'd14);

assign yClamped_14_fu_426_p2 = (ty0 + 8'd15);

assign yClamped_15_fu_433_p2 = (ty0 + 8'd16);

assign yClamped_1_fu_335_p2 = (ty0 + 8'd2);

assign yClamped_2_fu_342_p2 = (ty0 + 8'd3);

assign yClamped_3_fu_349_p2 = (ty0 + 8'd4);

assign yClamped_4_fu_356_p2 = (ty0 + 8'd5);

assign yClamped_5_fu_363_p2 = (ty0 + 8'd6);

assign yClamped_6_fu_370_p2 = (ty0 + 8'd7);

assign yClamped_7_fu_377_p2 = (ty0 + 8'd8);

assign yClamped_8_fu_384_p2 = (ty0 + 8'd9);

assign yClamped_9_fu_391_p2 = (ty0 + 8'd10);

assign yClamped_fu_328_p2 = (ty0 + 8'd1);

endmodule //srcnn_load_buffer_tile_c2
