{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3002, "design__instance__area": 26210.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003524434519931674, "power__switching__total": 0.003386444179341197, "power__leakage__total": 2.7997044682592787e-08, "power__total": 0.0069109066389501095, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.45662128148828507, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.44275093178245534, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3169897767330332, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.520119517732427, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31699, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.403444, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 29, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6041224358427076, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.586063991702637, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.892030030645487, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.98809230261261, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.89203, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.582919, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.39324677960373694, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.382131392900279, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10954654160522044, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.81898901090117, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109547, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 17.0033, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 42, "design__max_fanout_violation__count": 32, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3898148580929543, "clock__skew__worst_setup": 0.37991899590538636, "timing__hold__ws": 0.10741252635808313, "timing__setup__ws": 8.902277389452593, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.107413, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 10.301534, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.56 295.28", "design__core__bbox": "5.52 10.88 278.76 282.88", "design__io": 106, "design__die__area": 84024.9, "design__core__area": 74321.3, "design__instance__count__stdcell": 4073, "design__instance__area__stdcell": 27550.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.37069, "design__instance__utilization__stdcell": 0.37069, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59400, "design__sites:unithd": 59400, "design__instance__count__class:buffer": 612, "design__instance__area__class:buffer": 3741.09, "design__instance__count__class:inverter": 26, "design__instance__area__class:inverter": 98.8448, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5606.63, "design__instance__count__class:multi_input_combinational_cell": 1332, "design__instance__area__class:multi_input_combinational_cell": 11637.4, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11385347, "design__instance__count__class:timing_repair_buffer": 680, "design__instance__area__class:timing_repair_buffer": 4146.48, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 83521.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 42, "design__instance__area__class:clock_buffer": 628.102, "design__instance__count__class:clock_inverter": 28, "design__instance__area__class:clock_inverter": 346.582, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 111, "antenna__violating__nets": 11, "antenna__violating__pins": 11, "route__antenna_violation__count": 11, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 3029, "route__net__special": 2, "route__drc_errors__iter:0": 1953, "route__wirelength__iter:0": 92792, "route__drc_errors__iter:1": 1317, "route__wirelength__iter:1": 91582, "route__drc_errors__iter:2": 1160, "route__wirelength__iter:2": 91458, "route__drc_errors__iter:3": 313, "route__wirelength__iter:3": 91385, "route__drc_errors__iter:4": 73, "route__wirelength__iter:4": 91415, "route__drc_errors__iter:5": 72, "route__wirelength__iter:5": 91416, "route__drc_errors__iter:6": 15, "route__wirelength__iter:6": 91404, "route__drc_errors__iter:7": 15, "route__wirelength__iter:7": 91404, "route__drc_errors__iter:8": 15, "route__wirelength__iter:8": 91404, "route__drc_errors__iter:9": 14, "route__wirelength__iter:9": 91412, "route__drc_errors__iter:10": 1, "route__wirelength__iter:10": 91411, "route__drc_errors__iter:11": 0, "route__wirelength__iter:11": 91411, "route__drc_errors": 0, "route__wirelength": 91411, "route__vias": 21855, "route__vias__singlecut": 21855, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 345, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4522186919596203, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.43987689735732494, "timing__hold__ws__corner:min_tt_025C_1v80": 0.313742596338773, "timing__setup__ws__corner:min_tt_025C_1v80": 12.566556151362926, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.313743, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.526611, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5971683316866875, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5815466051099792, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8881303721612013, "timing__setup__ws__corner:min_ss_100C_1v60": 9.08811807088974, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.88813, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 10.735703, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3898148580929543, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.37991899590538636, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10741252635808313, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.851035377368703, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107413, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 17.098894, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.46332308745482365, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4468382179632092, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32033576697927957, "timing__setup__ws__corner:max_tt_025C_1v80": 12.4160987228105, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320336, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.269946, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 42, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.614362245133032, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5923446345528727, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8976033503867296, "timing__setup__ws__corner:max_ss_100C_1v60": 8.902277389452593, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.897603, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 10.301534, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.39816481794173747, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38500118072222006, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11185030995762389, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.753008898770862, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11185, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.899523, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 32, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79891, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79974, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00109383, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0010257, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000239909, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0010257, "design_powergrid__voltage__worst": 0.0010257, "design_powergrid__voltage__worst__net:VPWR": 1.79891, "design_powergrid__drop__worst": 0.00109383, "design_powergrid__drop__worst__net:VPWR": 0.00109383, "design_powergrid__voltage__worst__net:VGND": 0.0010257, "design_powergrid__drop__worst__net:VGND": 0.0010257, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000255, "ir__drop__worst": 0.00109, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}