--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pc.twx pc.ncd -o pc.twr pc.pcf -ucf pc.ucf

Design file:              pc.ncd
Physical constraint file: pc.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PC_in<0>    |    0.213(R)|    1.014(R)|clk_BUFGP         |   0.000|
PC_in<1>    |   -0.363(R)|    1.475(R)|clk_BUFGP         |   0.000|
PC_in<2>    |   -0.290(R)|    1.397(R)|clk_BUFGP         |   0.000|
PC_in<3>    |   -0.275(R)|    1.385(R)|clk_BUFGP         |   0.000|
PC_in<4>    |   -0.274(R)|    1.384(R)|clk_BUFGP         |   0.000|
PC_in<5>    |   -0.264(R)|    1.376(R)|clk_BUFGP         |   0.000|
PC_in<6>    |   -0.519(R)|    1.580(R)|clk_BUFGP         |   0.000|
PC_in<7>    |   -0.023(R)|    1.183(R)|clk_BUFGP         |   0.000|
PC_in<8>    |    0.269(R)|    0.948(R)|clk_BUFGP         |   0.000|
PC_in<9>    |    0.249(R)|    0.963(R)|clk_BUFGP         |   0.000|
PC_in<10>   |   -0.270(R)|    1.379(R)|clk_BUFGP         |   0.000|
PC_in<11>   |   -0.560(R)|    1.611(R)|clk_BUFGP         |   0.000|
PC_in<12>   |   -0.265(R)|    1.374(R)|clk_BUFGP         |   0.000|
PC_in<13>   |   -0.067(R)|    1.215(R)|clk_BUFGP         |   0.000|
PC_in<14>   |    0.774(R)|    0.544(R)|clk_BUFGP         |   0.000|
PC_in<15>   |   -0.517(R)|    1.577(R)|clk_BUFGP         |   0.000|
PC_in<16>   |    0.319(R)|    0.909(R)|clk_BUFGP         |   0.000|
PC_in<17>   |   -0.354(R)|    1.448(R)|clk_BUFGP         |   0.000|
PC_in<18>   |    0.029(R)|    1.140(R)|clk_BUFGP         |   0.000|
PC_in<19>   |    0.981(R)|    0.378(R)|clk_BUFGP         |   0.000|
PC_in<20>   |   -0.508(R)|    1.567(R)|clk_BUFGP         |   0.000|
PC_in<21>   |   -0.553(R)|    1.603(R)|clk_BUFGP         |   0.000|
PC_in<22>   |   -0.004(R)|    1.166(R)|clk_BUFGP         |   0.000|
PC_in<23>   |    0.766(R)|    0.550(R)|clk_BUFGP         |   0.000|
PC_in<24>   |    0.344(R)|    0.888(R)|clk_BUFGP         |   0.000|
PC_in<25>   |   -0.562(R)|    1.613(R)|clk_BUFGP         |   0.000|
PC_in<26>   |   -0.517(R)|    1.577(R)|clk_BUFGP         |   0.000|
PC_in<27>   |   -0.563(R)|    1.614(R)|clk_BUFGP         |   0.000|
PC_in<28>   |    0.432(R)|    0.839(R)|clk_BUFGP         |   0.000|
PC_in<29>   |    0.488(R)|    0.794(R)|clk_BUFGP         |   0.000|
PC_in<30>   |    0.640(R)|    0.673(R)|clk_BUFGP         |   0.000|
PC_in<31>   |    0.349(R)|    0.906(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC_out<0>   |    7.754(R)|clk_BUFGP         |   0.000|
PC_out<1>   |    7.721(R)|clk_BUFGP         |   0.000|
PC_out<2>   |    8.084(R)|clk_BUFGP         |   0.000|
PC_out<3>   |    7.785(R)|clk_BUFGP         |   0.000|
PC_out<4>   |    7.577(R)|clk_BUFGP         |   0.000|
PC_out<5>   |    7.638(R)|clk_BUFGP         |   0.000|
PC_out<6>   |    8.189(R)|clk_BUFGP         |   0.000|
PC_out<7>   |    7.974(R)|clk_BUFGP         |   0.000|
PC_out<8>   |    7.887(R)|clk_BUFGP         |   0.000|
PC_out<9>   |    7.798(R)|clk_BUFGP         |   0.000|
PC_out<10>  |    7.095(R)|clk_BUFGP         |   0.000|
PC_out<11>  |    7.895(R)|clk_BUFGP         |   0.000|
PC_out<12>  |    7.256(R)|clk_BUFGP         |   0.000|
PC_out<13>  |    6.573(R)|clk_BUFGP         |   0.000|
PC_out<14>  |    7.410(R)|clk_BUFGP         |   0.000|
PC_out<15>  |    6.581(R)|clk_BUFGP         |   0.000|
PC_out<16>  |    7.357(R)|clk_BUFGP         |   0.000|
PC_out<17>  |    6.583(R)|clk_BUFGP         |   0.000|
PC_out<18>  |    6.575(R)|clk_BUFGP         |   0.000|
PC_out<19>  |    7.036(R)|clk_BUFGP         |   0.000|
PC_out<20>  |    7.035(R)|clk_BUFGP         |   0.000|
PC_out<21>  |    6.570(R)|clk_BUFGP         |   0.000|
PC_out<22>  |    6.575(R)|clk_BUFGP         |   0.000|
PC_out<23>  |    7.264(R)|clk_BUFGP         |   0.000|
PC_out<24>  |    6.577(R)|clk_BUFGP         |   0.000|
PC_out<25>  |    7.038(R)|clk_BUFGP         |   0.000|
PC_out<26>  |    7.332(R)|clk_BUFGP         |   0.000|
PC_out<27>  |    7.282(R)|clk_BUFGP         |   0.000|
PC_out<28>  |    7.679(R)|clk_BUFGP         |   0.000|
PC_out<29>  |    7.434(R)|clk_BUFGP         |   0.000|
PC_out<30>  |    7.699(R)|clk_BUFGP         |   0.000|
PC_out<31>  |    7.558(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.983|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 18 06:57:35 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4514 MB



