Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 03:06:06 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.435        0.000                      0                13372        0.127        0.000                      0                13372        7.000        0.000                       0                  6649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.435        0.000                      0                13372        0.127        0.000                      0                13372        7.000        0.000                       0                  6649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 0.536ns (4.081%)  route 12.597ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.597    14.171    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[15]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[15]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 0.536ns (4.081%)  route 12.597ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.597    14.171    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[18]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[18]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 0.536ns (4.081%)  route 12.597ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.597    14.171    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[25]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[25]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 0.536ns (4.081%)  route 12.597ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.597    14.171    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[34]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[34]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 0.536ns (4.081%)  route 12.597ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.597    14.171    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X9Y135         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[25]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[25]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.536ns (4.104%)  route 12.526ns (95.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.526    14.100    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X15Y139        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X15Y139        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[4]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X15Y139        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[4]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.970ns  (logic 0.536ns (4.133%)  route 12.434ns (95.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.434    14.008    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X10Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X10Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[15]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X10Y136        FDRE (Setup_fdre_C_CE)      -0.302    15.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[15]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.798ns  (logic 0.536ns (4.188%)  route 12.262ns (95.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.262    13.836    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X15Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X15Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[34]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X15Y136        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Asi_reg_3809_reg[34]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.805ns  (logic 0.536ns (4.186%)  route 12.269ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.269    13.843    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[1]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X12Y126        FDRE (Setup_fdre_C_CE)      -0.302    15.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[1]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.805ns  (logic 0.536ns (4.186%)  route 12.269ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X39Y109        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_reg[12]/Q
                         net (fo=146, routed)        12.269    13.843    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_CS_fsm_state13
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[7]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X12Y126        FDRE (Setup_fdre_C_CE)      -0.302    15.649    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[7]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.255ns (80.817%)  route 0.061ns (19.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X11Y157        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804_reg[29]/Q
                         net (fo=1, routed)           0.061     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase_reg_3804[29]
    SLICE_X10Y157        LUT5 (Prop_lut5_I3_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507[29]_i_1__0_n_8
    SLICE_X10Y157        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X10Y157        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507_reg[29]/C
                         clock pessimism              0.000     0.542    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.161     0.703    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ase1_reg_507_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo_reg_3606_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X71Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo_reg_3606_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo_reg_3606_reg[57]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo_reg_3606[57]
    SLICE_X70Y46         LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705[57]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705[57]_i_1_n_8
    SLICE_X70Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X70Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705_reg[57]/C
                         clock pessimism              0.000     0.542    
    SLICE_X70Y46         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abo1_reg_705_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame_reg_3743_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X63Y156        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame_reg_3743_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame_reg_3743_reg[21]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame_reg_3743[21]
    SLICE_X62Y156        LUT5 (Prop_lut5_I3_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562[21]_i_1__0_n_8
    SLICE_X62Y156        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/ap_clk
    SLICE_X62Y156        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562_reg[21]/C
                         clock pessimism              0.000     0.542    
    SLICE_X62Y156        FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_822/Ame1_reg_562_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.255ns (79.806%)  route 0.065ns (20.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X67Y29         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[41]/Q
                         net (fo=1, routed)           0.065     0.772    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589[41]
    SLICE_X66Y29         LUT5 (Prop_lut5_I3_O)        0.062     0.834 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716[41]_i_1/O
                         net (fo=1, routed)           0.000     0.834    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716[41]_i_1_n_8
    SLICE_X66Y29         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X66Y29         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[41]/C
                         clock pessimism              0.000     0.542    
    SLICE_X66Y29         FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago_reg_3655_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.255ns (79.557%)  route 0.066ns (20.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X39Y58         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago_reg_3655_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago_reg_3655_reg[28]/Q
                         net (fo=1, routed)           0.066     0.773    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago_reg_3655[28]
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.062     0.835 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650[28]_i_1/O
                         net (fo=1, routed)           0.000     0.835    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650[28]_i_1_n_8
    SLICE_X38Y58         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X38Y58         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650_reg[28]/C
                         clock pessimism              0.000     0.542    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.159     0.701    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Ago1_reg_650_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu_reg_3611_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.255ns (74.230%)  route 0.089ns (25.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X71Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu_reg_3611_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu_reg_3611_reg[57]/Q
                         net (fo=1, routed)           0.089     0.796    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu_reg_3611[57]
    SLICE_X70Y46         LUT6 (Prop_lut6_I4_O)        0.062     0.858 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694[57]_i_1/O
                         net (fo=1, routed)           0.000     0.858    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694[57]_i_1_n_8
    SLICE_X70Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X70Y46         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694_reg[57]/C
                         clock pessimism              0.000     0.542    
    SLICE_X70Y46         FDRE (Hold_fdre_C_D)         0.161     0.703    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abu1_reg_694_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.255ns (80.900%)  route 0.060ns (19.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X18Y48         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[16]/Q
                         net (fo=1, routed)           0.060     0.768    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Abi1_reg_716_reg[46][2]
    SLICE_X19Y48         LUT5 (Prop_lut5_I3_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Abi1_reg_716[16]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/KeccakF_RoundConstan_U_n_197
    SLICE_X19Y48         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X19Y48         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[16]/C
                         clock pessimism              0.000     0.542    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.255ns (80.156%)  route 0.063ns (19.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X29Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589_reg[10]/Q
                         net (fo=1, routed)           0.063     0.771    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi_reg_3589[10]
    SLICE_X28Y51         LUT5 (Prop_lut5_I3_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716[10]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716[10]_i_1_n_8
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X28Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[10]/C
                         clock pessimism              0.000     0.542    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Abi1_reg_716_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.193ns (55.656%)  route 0.154ns (44.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/Q
                         net (fo=143, routed)         0.154     0.862    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_state12
    SLICE_X19Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X19Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[19]/C
                         clock pessimism              0.000     0.542    
    SLICE_X19Y24         FDRE (Hold_fdre_C_CE)        0.151     0.693    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.193ns (55.656%)  route 0.154ns (44.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X17Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_reg[11]/Q
                         net (fo=143, routed)         0.154     0.862    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_CS_fsm_state12
    SLICE_X19Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6648, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/ap_clk
    SLICE_X19Y24         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[1]/C
                         clock pessimism              0.000     0.542    
    SLICE_X19Y24         FDRE (Hold_fdre_C_CE)        0.151     0.693    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/grp_KeccakF1600_StatePer_fu_693/Amu_reg_3782_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y32  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y32  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y17  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y17  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y18  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y18  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y38  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/t_U/keccak_absorb_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y38  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_810/t_U/keccak_absorb_t_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         15.000      14.000     SLICE_X40Y87  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X40Y87  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y85  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X40Y87  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X40Y87  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X38Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X39Y86  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C



