

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'
================================================================
* Date:           Mon Jan 26 23:24:37 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    240|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     103|    394|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U2881     |mul_24s_24s_48_1_1     |        0|   2|  0|  39|    0|
    |sparsemux_17_6_24_1_1_U2882  |sparsemux_17_6_24_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   2|  0|  82|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln109_5_fu_264_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln109_fu_280_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln110_fu_381_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln112_fu_449_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln112_1_fu_531_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_2_fu_545_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_3_fu_569_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_4_fu_575_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_5_fu_593_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_469_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_258_p2      |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln112_1_fu_505_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_2_fu_511_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln112_fu_491_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln112_1_fu_607_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_9_fu_581_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_557_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_306_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_294_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln112_1_fu_537_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_2_fu_599_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_3_fu_613_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln112_fu_517_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_1_fu_525_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_2_fu_551_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_3_fu_563_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_4_fu_587_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_463_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 240|         108|         128|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten111_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_154                                 |   9|          2|    9|         18|
    |indvar_flatten111_fu_158                 |   9|          2|   12|         24|
    |j_fu_150                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   58|        116|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_154                            |   9|   0|    9|          0|
    |indvar_flatten111_fu_158            |  12|   0|   12|          0|
    |j_fu_150                            |   7|   0|    7|          0|
    |select_ln112_3_reg_661              |  24|   0|   24|          0|
    |tmp_35_reg_656                      |  24|   0|   24|          0|
    |zext_ln112_5_reg_646                |  11|   0|   64|         53|
    |zext_ln112_5_reg_646_pp0_iter1_reg  |  11|   0|   64|         53|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 103|   0|  209|        106|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13|  return value|
|C_0_address0                                                  |  out|   11|   ap_memory|                                                      C_0|         array|
|C_0_ce0                                                       |  out|    1|   ap_memory|                                                      C_0|         array|
|C_0_we0                                                       |  out|    1|   ap_memory|                                                      C_0|         array|
|C_0_d0                                                        |  out|   24|   ap_memory|                                                      C_0|         array|
|scale_reload                                                  |   in|   24|     ap_none|                                             scale_reload|        scalar|
|scale_8_reload                                                |   in|   24|     ap_none|                                           scale_8_reload|        scalar|
|scale_16_reload                                               |   in|   24|     ap_none|                                          scale_16_reload|        scalar|
|scale_24_reload                                               |   in|   24|     ap_none|                                          scale_24_reload|        scalar|
|scale_32_reload                                               |   in|   24|     ap_none|                                          scale_32_reload|        scalar|
|scale_40_reload                                               |   in|   24|     ap_none|                                          scale_40_reload|        scalar|
|scale_48_reload                                               |   in|   24|     ap_none|                                          scale_48_reload|        scalar|
|scale_56_reload                                               |   in|   24|     ap_none|                                          scale_56_reload|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0  |  out|   11|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0       |  out|    1|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0        |   in|   24|   ap_memory|      top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7|         array|
+--------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 18 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 19 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 20 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 21 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 22 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 23 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 24 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 25 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten111"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 27 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 0, i7 %j" [top.cpp:110]   --->   Operation 28 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i12 %indvar_flatten111" [top.cpp:109]   --->   Operation 30 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten111_load, i12 2048" [top.cpp:109]   --->   Operation 31 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln109_5 = add i12 %indvar_flatten111_load, i12 1" [top.cpp:109]   --->   Operation 32 'add' 'add_ln109_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135, void %for.body119.1.preheader.exitStub" [top.cpp:109]   --->   Operation 33 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 35 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 36 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.92ns)   --->   "%add_ln109 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 37 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 0, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 39 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 40 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109, i9 %i_load" [top.cpp:109]   --->   Operation 41 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 42 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln110, i32 3, i32 5" [top.cpp:110]   --->   Operation 43 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln110, i3 %lshr_ln3" [top.cpp:112]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %tmp_s" [top.cpp:112]   --->   Operation 45 'zext' 'zext_ln112_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln112_5" [top.cpp:112]   --->   Operation 46 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:112]   --->   Operation 47 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "%tmp_35 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i6, i6 0, i24 %scale_reload_read, i6 8, i24 %scale_8_reload_read, i6 16, i24 %scale_16_reload_read, i6 24, i24 %scale_24_reload_read, i6 32, i24 %scale_32_reload_read, i6 40, i24 %scale_40_reload_read, i6 48, i24 %scale_48_reload_read, i6 56, i24 %scale_56_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 48 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln109)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 8" [top.cpp:110]   --->   Operation 49 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln109 = store i12 %add_ln109_5, i12 %indvar_flatten111" [top.cpp:109]   --->   Operation 50 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 51 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 52 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:112]   --->   Operation 53 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:112]   --->   Operation 54 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %tmp_35" [top.cpp:112]   --->   Operation 55 'sext' 'sext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_1, i48 %sext_ln112" [top.cpp:112]   --->   Operation 56 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 57 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 58 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 59 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 60 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i1 %tmp_75" [top.cpp:112]   --->   Operation 61 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln9, i24 %zext_ln112" [top.cpp:112]   --->   Operation 62 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 63 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %tmp_77, i1 1" [top.cpp:112]   --->   Operation 64 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %tmp_76, i1 %xor_ln112" [top.cpp:112]   --->   Operation 65 'and' 'and_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 66 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 67 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.89ns)   --->   "%icmp_ln112 = icmp_eq  i7 %tmp_36, i7 127" [top.cpp:112]   --->   Operation 68 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 69 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln112_1 = icmp_eq  i8 %tmp_37, i8 255" [top.cpp:112]   --->   Operation 70 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln112_2 = icmp_eq  i8 %tmp_37, i8 0" [top.cpp:112]   --->   Operation 71 'icmp' 'icmp_ln112_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%select_ln112 = select i1 %and_ln112, i1 %icmp_ln112_1, i1 %icmp_ln112_2" [top.cpp:112]   --->   Operation 72 'select' 'select_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%xor_ln112_1 = xor i1 %tmp_78, i1 1" [top.cpp:112]   --->   Operation 73 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%and_ln112_1 = and i1 %icmp_ln112, i1 %xor_ln112_1" [top.cpp:112]   --->   Operation 74 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%select_ln112_1 = select i1 %and_ln112, i1 %and_ln112_1, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 75 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_2 = and i1 %and_ln112, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 76 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_2 = xor i1 %select_ln112, i1 1" [top.cpp:112]   --->   Operation 77 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%or_ln112 = or i1 %tmp_77, i1 %xor_ln112_2" [top.cpp:112]   --->   Operation 78 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_3 = xor i1 %tmp_74, i1 1" [top.cpp:112]   --->   Operation 79 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_3 = and i1 %or_ln112, i1 %xor_ln112_3" [top.cpp:112]   --->   Operation 80 'and' 'and_ln112_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_4 = and i1 %tmp_77, i1 %select_ln112_1" [top.cpp:112]   --->   Operation 81 'and' 'and_ln112_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%or_ln112_9 = or i1 %and_ln112_2, i1 %and_ln112_4" [top.cpp:112]   --->   Operation 82 'or' 'or_ln112_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%xor_ln112_4 = xor i1 %or_ln112_9, i1 1" [top.cpp:112]   --->   Operation 83 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_5 = and i1 %tmp_74, i1 %xor_ln112_4" [top.cpp:112]   --->   Operation 84 'and' 'and_ln112_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln112_2 = select i1 %and_ln112_3, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 85 'select' 'select_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_1 = or i1 %and_ln112_3, i1 %and_ln112_5" [top.cpp:112]   --->   Operation 86 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_3 = select i1 %or_ln112_1, i24 %select_ln112_2, i24 %add_ln112" [top.cpp:112]   --->   Operation 87 'select' 'select_ln112_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:111]   --->   Operation 90 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln112_5" [top.cpp:112]   --->   Operation 91 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_3, i11 %C_0_addr" [top.cpp:112]   --->   Operation 92 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119" [top.cpp:110]   --->   Operation 93 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_56_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten111                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_56_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
scale_reload_read                                        (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten111_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109_5                                              (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109                                                (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln3                                                 (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112_5                                             (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr (getelementptr    ) [ 0110]
tmp_35                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load (load             ) [ 0000]
sext_ln112                                               (sext             ) [ 0000]
sext_ln112_1                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_74                                                   (bitselect        ) [ 0000]
trunc_ln9                                                (partselect       ) [ 0000]
tmp_75                                                   (bitselect        ) [ 0000]
tmp_76                                                   (bitselect        ) [ 0000]
zext_ln112                                               (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_77                                                   (bitselect        ) [ 0000]
xor_ln112                                                (xor              ) [ 0000]
and_ln112                                                (and              ) [ 0000]
tmp_78                                                   (bitselect        ) [ 0000]
tmp_36                                                   (partselect       ) [ 0000]
icmp_ln112                                               (icmp             ) [ 0000]
tmp_37                                                   (partselect       ) [ 0000]
icmp_ln112_1                                             (icmp             ) [ 0000]
icmp_ln112_2                                             (icmp             ) [ 0000]
select_ln112                                             (select           ) [ 0000]
xor_ln112_1                                              (xor              ) [ 0000]
and_ln112_1                                              (and              ) [ 0000]
select_ln112_1                                           (select           ) [ 0000]
and_ln112_2                                              (and              ) [ 0000]
xor_ln112_2                                              (xor              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_3                                              (xor              ) [ 0000]
and_ln112_3                                              (and              ) [ 0000]
and_ln112_4                                              (and              ) [ 0000]
or_ln112_9                                               (or               ) [ 0000]
xor_ln112_4                                              (xor              ) [ 0000]
and_ln112_5                                              (and              ) [ 0000]
select_ln112_2                                           (select           ) [ 0000]
or_ln112_1                                               (or               ) [ 0000]
select_ln112_3                                           (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_0_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scale_8_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="scale_16_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="scale_24_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="scale_32_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="scale_40_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="scale_48_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="scale_56_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_56_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="j_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten111_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten111/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="scale_56_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_56_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="scale_48_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="scale_40_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="scale_32_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="scale_24_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="scale_16_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="scale_8_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="scale_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="C_0_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="11" slack="2"/>
<pin id="227" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln112_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln112_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln109_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln110_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten111_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten111_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln109_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln109_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln109_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln109_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln110_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln109_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln109_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln110_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lshr_ln3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="0" index="2" bw="3" slack="0"/>
<pin id="322" dir="0" index="3" bw="4" slack="0"/>
<pin id="323" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln112_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_35_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="0" index="2" bw="24" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="0" index="4" bw="24" slack="0"/>
<pin id="347" dir="0" index="5" bw="6" slack="0"/>
<pin id="348" dir="0" index="6" bw="24" slack="0"/>
<pin id="349" dir="0" index="7" bw="6" slack="0"/>
<pin id="350" dir="0" index="8" bw="24" slack="0"/>
<pin id="351" dir="0" index="9" bw="6" slack="0"/>
<pin id="352" dir="0" index="10" bw="24" slack="0"/>
<pin id="353" dir="0" index="11" bw="6" slack="0"/>
<pin id="354" dir="0" index="12" bw="24" slack="0"/>
<pin id="355" dir="0" index="13" bw="6" slack="0"/>
<pin id="356" dir="0" index="14" bw="24" slack="0"/>
<pin id="357" dir="0" index="15" bw="6" slack="0"/>
<pin id="358" dir="0" index="16" bw="24" slack="0"/>
<pin id="359" dir="0" index="17" bw="24" slack="0"/>
<pin id="360" dir="0" index="18" bw="6" slack="0"/>
<pin id="361" dir="1" index="19" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln110_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln109_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln109_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln110_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="0" index="1" bw="7" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln112_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln112_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="1"/>
<pin id="409" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_74_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="48" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln9_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="0" index="1" bw="48" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_75_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="48" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_76_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="48" slack="0"/>
<pin id="440" dir="0" index="2" bw="7" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln112_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln112_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_77_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="24" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln112_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln112_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_78_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="48" slack="0"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_36_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="48" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln112_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_37_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="48" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln112_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln112_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_2/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln112_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln112_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln112_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln112_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln112_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln112_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_2/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln112_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln112_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_3/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln112_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_3/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln112_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_4/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln112_9_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_9/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln112_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_4/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln112_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_5/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln112_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="24" slack="0"/>
<pin id="602" dir="0" index="2" bw="24" slack="0"/>
<pin id="603" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln112_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln112_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="24" slack="0"/>
<pin id="616" dir="0" index="2" bw="24" slack="0"/>
<pin id="617" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_3/2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="j_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="0"/>
<pin id="623" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="628" class="1005" name="i_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="635" class="1005" name="indvar_flatten111_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten111 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln109_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="646" class="1005" name="zext_ln112_5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="2"/>
<pin id="648" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="11" slack="1"/>
<pin id="653" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_35_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="1"/>
<pin id="658" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="661" class="1005" name="select_ln112_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="1"/>
<pin id="663" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="82" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="82" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="273" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="270" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="276" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="286" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="280" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="273" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="294" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="78" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="314" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="318" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="364"><net_src comp="204" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="366"><net_src comp="198" pin="2"/><net_sink comp="341" pin=4"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="341" pin=5"/></net>

<net id="368"><net_src comp="192" pin="2"/><net_sink comp="341" pin=6"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="341" pin=7"/></net>

<net id="370"><net_src comp="186" pin="2"/><net_sink comp="341" pin=8"/></net>

<net id="371"><net_src comp="92" pin="0"/><net_sink comp="341" pin=9"/></net>

<net id="372"><net_src comp="180" pin="2"/><net_sink comp="341" pin=10"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="341" pin=11"/></net>

<net id="374"><net_src comp="174" pin="2"/><net_sink comp="341" pin=12"/></net>

<net id="375"><net_src comp="96" pin="0"/><net_sink comp="341" pin=13"/></net>

<net id="376"><net_src comp="168" pin="2"/><net_sink comp="341" pin=14"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="341" pin=15"/></net>

<net id="378"><net_src comp="162" pin="2"/><net_sink comp="341" pin=16"/></net>

<net id="379"><net_src comp="100" pin="0"/><net_sink comp="341" pin=17"/></net>

<net id="380"><net_src comp="294" pin="3"/><net_sink comp="341" pin=18"/></net>

<net id="385"><net_src comp="302" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="264" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="306" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="381" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="217" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="416"><net_src comp="104" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="236" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="106" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="425"><net_src comp="108" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="236" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="110" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="112" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="236" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="114" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="236" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="112" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="429" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="419" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="116" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="118" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="120" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="437" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="104" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="236" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="122" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="124" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="236" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="126" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="128" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="130" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="236" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="122" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="132" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="497" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="134" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="469" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="505" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="511" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="475" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="120" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="491" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="469" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="505" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="469" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="505" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="517" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="120" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="455" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="411" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="120" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="557" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="455" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="537" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="545" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="120" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="411" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="569" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="136" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="138" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="569" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="593" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="599" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="449" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="150" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="631"><net_src comp="154" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="638"><net_src comp="158" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="645"><net_src comp="258" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="336" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="654"><net_src comp="210" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="659"><net_src comp="341" pin="19"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="664"><net_src comp="613" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_7 | {}
	Port: C_6 | {}
	Port: C_5 | {}
	Port: C_4 | {}
	Port: C_3 | {}
	Port: C_2 | {}
	Port: C_1 | {}
	Port: C_0 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_7 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_6 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_5 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_4 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : C_0 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_56_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten111_load : 1
		icmp_ln109 : 2
		add_ln109_5 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln3 : 4
		tmp_s : 5
		zext_ln112_5 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load : 8
		tmp_35 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112 : 1
		mul_ln112 : 2
		tmp_74 : 3
		trunc_ln9 : 3
		tmp_75 : 3
		tmp_76 : 3
		zext_ln112 : 4
		add_ln112 : 5
		tmp_77 : 6
		xor_ln112 : 7
		and_ln112 : 7
		tmp_78 : 3
		tmp_36 : 3
		icmp_ln112 : 4
		tmp_37 : 3
		icmp_ln112_1 : 4
		icmp_ln112_2 : 4
		select_ln112 : 7
		xor_ln112_1 : 4
		and_ln112_1 : 5
		select_ln112_1 : 7
		and_ln112_2 : 7
		xor_ln112_2 : 8
		or_ln112 : 8
		xor_ln112_3 : 4
		and_ln112_3 : 8
		and_ln112_4 : 8
		or_ln112_9 : 8
		xor_ln112_4 : 8
		and_ln112_5 : 8
		select_ln112_2 : 8
		or_ln112_1 : 8
		select_ln112_3 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln109_5_fu_264        |    0    |    0    |    19   |
|    add   |         add_ln109_fu_280         |    0    |    0    |    16   |
|          |         add_ln110_fu_381         |    0    |    0    |    13   |
|          |         add_ln112_fu_449         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_294       |    0    |    0    |    6    |
|          |        select_ln109_fu_306       |    0    |    0    |    8    |
|  select  |        select_ln112_fu_517       |    0    |    0    |    2    |
|          |       select_ln112_1_fu_537      |    0    |    0    |    2    |
|          |       select_ln112_2_fu_599      |    0    |    0    |    24   |
|          |       select_ln112_3_fu_613      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_258        |    0    |    0    |    19   |
|   icmp   |         icmp_ln112_fu_491        |    0    |    0    |    14   |
|          |        icmp_ln112_1_fu_505       |    0    |    0    |    15   |
|          |        icmp_ln112_2_fu_511       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_35_fu_341          |    0    |    0    |    43   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_236         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln112_fu_469         |    0    |    0    |    2    |
|          |        and_ln112_1_fu_531        |    0    |    0    |    2    |
|    and   |        and_ln112_2_fu_545        |    0    |    0    |    2    |
|          |        and_ln112_3_fu_569        |    0    |    0    |    2    |
|          |        and_ln112_4_fu_575        |    0    |    0    |    2    |
|          |        and_ln112_5_fu_593        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln112_fu_463         |    0    |    0    |    2    |
|          |        xor_ln112_1_fu_525        |    0    |    0    |    2    |
|    xor   |        xor_ln112_2_fu_551        |    0    |    0    |    2    |
|          |        xor_ln112_3_fu_563        |    0    |    0    |    2    |
|          |        xor_ln112_4_fu_587        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln112_fu_557         |    0    |    0    |    2    |
|    or    |         or_ln112_9_fu_581        |    0    |    0    |    2    |
|          |         or_ln112_1_fu_607        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_56_reload_read_read_fu_162 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_168 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_174 |    0    |    0    |    0    |
|   read   | scale_32_reload_read_read_fu_180 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_186 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_192 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_198 |    0    |    0    |    0    |
|          |   scale_reload_read_read_fu_204  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_276        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_314        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_286            |    0    |    0    |    0    |
|          |           tmp_74_fu_411          |    0    |    0    |    0    |
| bitselect|           tmp_75_fu_429          |    0    |    0    |    0    |
|          |           tmp_76_fu_437          |    0    |    0    |    0    |
|          |           tmp_77_fu_455          |    0    |    0    |    0    |
|          |           tmp_78_fu_475          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_302        |    0    |    0    |    0    |
|   zext   |        zext_ln112_5_fu_336       |    0    |    0    |    0    |
|          |         zext_ln112_fu_445        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lshr_ln3_fu_318         |    0    |    0    |    0    |
|partselect|         trunc_ln9_fu_419         |    0    |    0    |    0    |
|          |           tmp_36_fu_483          |    0    |    0    |    0    |
|          |           tmp_37_fu_497          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_328           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln112_fu_402        |    0    |    0    |    0    |
|          |        sext_ln112_1_fu_407       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   318   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_628                           |    9   |
|                       icmp_ln109_reg_642                       |    1   |
|                    indvar_flatten111_reg_635                   |   12   |
|                            j_reg_621                           |    7   |
|                     select_ln112_3_reg_661                     |   24   |
|                         tmp_35_reg_656                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr_reg_651|   11   |
|                      zext_ln112_5_reg_646                      |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   152  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   22   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   152  |   327  |
+-----------+--------+--------+--------+--------+
