// Seed: 1881548954
module module_0 (
    output wire id_0,
    output tri  id_1
);
  tri1 id_3;
  assign id_3 = 1'd0;
  assign id_1 = 1;
  reg id_4;
  assign id_3 = 1;
  reg id_5;
  reg id_6;
  always id_4 <= 1;
  reg  id_7;
  wire id_8;
  always id_5 <= 1;
  reg id_9 = id_4;
  assign id_4 = id_6;
  wire id_10;
  initial id_4 <= id_7;
  wire id_11;
  wire id_12, id_13, id_14, id_15;
  if ("") wire id_16, id_17;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wire id_7
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.type_18 = 0;
  wire id_9, id_10;
  wire id_11, id_12, id_13;
endmodule
