module RegisterUnit(
  output logic [31:0] RU1, RU2,
  input logic [31:0] DataWR,
  input logic [4:0] rs1, rs2, rd,
  input logic RUWr, clk
);
  
  reg[31:0] registers[31:0];
  
  always @(posedge clk)
    begin
  
   	//Input
      
      if(RUWr)
        registers[rd] = DataWR;
    
    //Output
    RU1 = registers[rs1];
    RU2 = registers[rs2];
      
    end
endmodule