# Process
1. Preprocessing of source code
2. Compilation of source code to assembly language
3. Assembly of assembly language to machine code object files
4. Linking of object files into a program

# `GCC` options

## `gcc` can do all phases
- Preprocess, Compile, Assemble
	- `gcc -o output sourcefile.c`
- Link
	- `gcc -o program obj1.o obj2.o obj2.o`

## Some options
- `*.c`: C source code file requiring preprocessing
- `*.h`: C/C++ header file
- `*.i`: C source code not requiring preprocessing
- `*.o`: Object file requiring linking
- `-x`: Options to manually specify file types

## Compilation stage
- `-c`: Stop after assembly; produces object file
- `-S`: Stop after compiling; produces assembly code

## Warning and Errors
- `-w`: Suppress warnings
- `-Wfatal-error`: Stop after the first fatal error
	- Reduces error clutter
- `-Wall`: Show all "normal " warning
- `-Wextra`: Show even more warning

## Optimization
- `No options`: No optimization; fast compilation and good debugging behaviour
- `-O1`: Optimize some
- `-O3`: Optimize more

## Preprocessor
- `-D name=def`: Define a preprocessor macro
- `-U name`: Undefine a macro
- `-I dirname`: Add a directory to search for headers

# Makefile
- Allows us to create specialized scripts for compiling a program
	- `[Mm]akefile`
- Simple template
	- `Commands`
	- `Target`
	- `Macros`
	- `Comments`

## Target
- `prereq1 prereq 2`
- `Make` will check for prerequisites to determine if it needs to run the commands in the rule
	- If prerequisites are not found, it will look for corresponding targets
	- If the prerequisites are not newer than the target, the rule will not run
- `Targets` are specified at the command line; `make` alone defaults to the target `all`
- `Targets` can also represent a command

## Commands
- MUST be preceded by a tab
- Used to produce a target
- Can also run other commands
	- Ex) Cleaning up temporary files

## Macros
- Any line containing `=`
- Allow the definition of variables
- Useful for defining repeated expressions like a standard ste of options

## Example
```bash
# A Very Simple Makefile
CC = gcc
CFLAGS = -g

myprog : main.c
	$(CC) $(CFLAGS) -o myprog main.c

clean : 
	rm myprog
```