Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr  1 12:07:45 2022
| Host         : sohun-XPS-13 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (64)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (64)
----------------------
 There are 64 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.261        0.000                      0                60870        0.012        0.000                      0                60870        3.750        0.000                       0                 34638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.261        0.000                      0                60774        0.012        0.000                      0                60774        3.750        0.000                       0                 34638  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.421        0.000                      0                   96        0.678        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/p_Result_16_reg_1715_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 5.420ns (56.147%)  route 4.233ns (43.853%))
  Logic Levels:           27  (CARRY4=22 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.573    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1_n_5
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.812 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.812    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[54]
    SLICE_X109Y106       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/p_Result_16_reg_1715_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y106       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/p_Result_16_reg_1715_reg[0]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/p_Result_16_reg_1715_reg[0]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 5.404ns (56.075%)  route 4.233ns (43.925%))
  Logic Levels:           27  (CARRY4=22 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.573 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.573    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1_n_5
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.796 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.796    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[52]
    SLICE_X109Y106       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y106       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 5.401ns (56.061%)  route 4.233ns (43.939%))
  Logic Levels:           26  (CARRY4=21 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.793 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.793    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[49]
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[48]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[48]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 5.380ns (55.965%)  route 4.233ns (44.035%))
  Logic Levels:           26  (CARRY4=21 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.772 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.772    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[51]
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.772    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 5.306ns (55.623%)  route 4.233ns (44.377%))
  Logic Levels:           26  (CARRY4=21 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.698 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.698    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[50]
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[49]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[49]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 5.290ns (55.549%)  route 4.233ns (44.451%))
  Logic Levels:           26  (CARRY4=21 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.459 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.459    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1_n_5
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.682 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[50]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.682    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[48]
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y105       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[47]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[47]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 5.287ns (55.535%)  route 4.233ns (44.465%))
  Logic Levels:           25  (CARRY4=20 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.679 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.679    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[45]
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[44]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y104       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[44]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 5.266ns (55.436%)  route 4.233ns (44.563%))
  Logic Levels:           25  (CARRY4=20 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.658 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.658    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[47]
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y104       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/agg_tmp11_i_0_reg_220_reg[84]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 3.843ns (42.302%)  route 5.242ns (57.698%))
  Logic Levels:           24  (CARRY4=19 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.959     3.253    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X100Y126       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/agg_tmp11_i_0_reg_220_reg[84]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y126       FDRE (Prop_fdre_C_Q)         0.518     3.771 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/agg_tmp11_i_0_reg_220_reg[84]_rep__0/Q
                         net (fo=89, routed)          1.300     5.071    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/agg_tmp11_i_0_reg_220_reg[84]_rep__0_n_5
    SLICE_X97Y122        LUT5 (Prop_lut5_I2_O)        0.124     5.195 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[0]_i_57/O
                         net (fo=4, routed)           1.052     6.247    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[0]_i_57_n_5
    SLICE_X100Y125       LUT6 (Prop_lut6_I0_O)        0.124     6.371 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[4]_i_32/O
                         net (fo=4, routed)           0.869     7.240    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[4]_i_32_n_5
    SLICE_X96Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[12]_i_21/O
                         net (fo=2, routed)           0.758     8.122    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[12]_i_21_n_5
    SLICE_X97Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[12]_i_13/O
                         net (fo=1, routed)           0.561     8.807    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ashr_ln1287_fu_564_p2[12]
    SLICE_X99Y112        LUT5 (Prop_lut5_I1_O)        0.124     8.931 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[12]_i_5/O
                         net (fo=1, routed)           0.000     8.931    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232[12]_i_5_n_5
    SLICE_X99Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.463 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[12]_i_1_n_5
    SLICE_X99Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.577    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[16]_i_1_n_5
    SLICE_X99Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[20]_i_1_n_5
    SLICE_X99Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[24]_i_1_n_5
    SLICE_X99Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[28]_i_1_n_5
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[32]_i_1_n_5
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[36]_i_1_n_5
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[40]_i_1_n_5
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.375 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[44]_i_1_n_5
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.489 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.489    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[48]_i_1_n_5
    SLICE_X99Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.603    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[52]_i_1_n_5
    SLICE_X99Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[56]_i_1_n_5
    SLICE_X99Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.831 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.840    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[60]_i_1_n_5
    SLICE_X99Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.954    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[64]_i_1_n_5
    SLICE_X99Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[68]_i_1_n_5
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.182    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[72]_i_1_n_5
    SLICE_X99Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.296    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[76]_i_1_n_5
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.410    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[80]_i_1_n_5
    SLICE_X99Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.645 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_i_1/O[0]
                         net (fo=4, routed)           0.693    12.338    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_i_1_n_12
    SLICE_X97Y125        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.765    12.944    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X97Y125        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_rep__0/C
                         clock pessimism              0.247    13.191    
                         clock uncertainty           -0.154    13.037    
    SLICE_X97Y125        FDRE (Setup_fdre_C_D)       -0.233    12.804    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/tmp_x_V_reg_232_reg[84]_rep__0
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 5.192ns (55.087%)  route 4.233ns (44.913%))
  Logic Levels:           25  (CARRY4=20 LUT1=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.865     3.159    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X113Y96        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632_reg[0]/Q
                         net (fo=141, routed)         0.441     4.056    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln848_reg_1632[0]
    SLICE_X111Y96        LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1/O
                         net (fo=2, routed)           0.698     4.877    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/lsb_index_reg_1666[0]_i_1_n_5
    SLICE_X110Y100       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.457 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.457    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_18_n_5
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.571    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_24_n_5
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.685    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_54_n_5
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.799    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_22_n_5
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.913    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_66_n_5
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.027    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_67_n_5
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.141    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_52_n_5
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.475 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[51]_i_23/O[1]
                         net (fo=1, routed)           0.553     7.028    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/sub_ln859_fu_1106_p2[30]
    SLICE_X111Y104       LUT4 (Prop_lut4_I0_O)        0.303     7.331 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69/O
                         net (fo=2, routed)           0.422     7.753    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_69_n_5
    SLICE_X113Y103       LUT5 (Prop_lut5_I4_O)        0.117     7.870 f  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26/O
                         net (fo=26, routed)          1.317     9.187    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[51]_i_26_n_5
    SLICE_X111Y96        LUT5 (Prop_lut5_I3_O)        0.357     9.544 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7/O
                         net (fo=2, routed)           0.464    10.008    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_7_n_5
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.332    10.340 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710[2]_i_2/O
                         net (fo=1, routed)           0.338    10.678    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_fu_1155_p3[0]
    SLICE_X109Y93        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.204 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[2]_i_1_n_5
    SLICE_X109Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[6]_i_1_n_5
    SLICE_X109Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[10]_i_1_n_5
    SLICE_X109Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[14]_i_1_n_5
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[18]_i_1_n_5
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[22]_i_1_n_5
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.889    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[26]_i_1_n_5
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.003 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.003    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[30]_i_1_n_5
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.117 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.117    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[34]_i_1_n_5
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[38]_i_1_n_5
    SLICE_X109Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.345 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.345    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[42]_i_1_n_5
    SLICE_X109Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.584 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[46]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.584    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_1_fu_1166_p2[46]
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.857    13.036    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X109Y104       FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[45]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X109Y104       FDRE (Setup_fdre_C_D)        0.062    13.073    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/m_8_reg_1710_reg[45]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.mant_op_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/reg_306_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.717%)  route 0.205ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.584     0.920    top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X56Y49         FDRE                                         r  top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.mant_op_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  top_i/MorrisLecar_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U61/MorrisLecar_ap_dadd_5_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.mant_op_reg[50]/Q
                         net (fo=1, routed)           0.205     1.266    top_i/MorrisLecar_0/inst/grp_fu_264_p2[50]
    SLICE_X56Y50         FDRE                                         r  top_i/MorrisLecar_0/inst/reg_306_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.848     1.214    top_i/MorrisLecar_0/inst/ap_clk
    SLICE_X56Y50         FDRE                                         r  top_i/MorrisLecar_0/inst/reg_306_reg[50]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.070     1.254    top_i/MorrisLecar_0/inst/reg_306_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.386ns (82.163%)  route 0.084ns (17.837%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.557     0.893    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/Q
                         net (fo=2, routed)           0.083     1.140    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[0][48]
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168     1.308 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.308    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_5
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.362 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.362    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[52]
    SLICE_X37Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.911     1.277    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.365ns (76.562%)  route 0.112ns (23.438%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.553     0.889    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y99         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.111     1.164    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.311 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.311    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_5
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.365 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.365    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[24]
    SLICE_X52Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.907     1.273    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.631     0.967    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X53Y112        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[38]/Q
                         net (fo=1, routed)           0.220     1.328    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[94]_0[38]
    SLICE_X47Y111        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.908     1.274    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_clk
    SLICE_X47Y111        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[38]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.070     1.305    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.978%)  route 0.221ns (61.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.632     0.968    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X52Y111        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[24]/Q
                         net (fo=1, routed)           0.221     1.330    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[94]_0[24]
    SLICE_X47Y110        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.908     1.274    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_clk
    SLICE_X47Y110        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[24]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.070     1.305    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (61.002%)  route 0.164ns (38.998%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.556     0.892    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.164     1.196    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[11]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.241 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.000     1.241    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/a_xor_b_sub_0[11]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.311 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.311    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[12]
    SLICE_X50Y97         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.821     1.187    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y97         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.286    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (61.002%)  route 0.164ns (38.998%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.556     0.892    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y99         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.164     1.196    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[15]
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.241 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__44/O
                         net (fo=1, routed)           0.000     1.241    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/a_xor_b_sub_0[15]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.311 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.311    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[16]
    SLICE_X50Y98         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.821     1.187    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y98         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.286    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.580%)  route 0.224ns (61.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.634     0.970    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/ap_clk
    SLICE_X53Y103        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/t_f_V_2_reg_1454_reg[3]/Q
                         net (fo=1, routed)           0.224     1.335    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[94]_0[3]
    SLICE_X47Y103        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.910     1.276    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/ap_clk
    SLICE_X47Y103        FDRE                                         r  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[3]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.070     1.307    top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/a_cast_reg_1253_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.312ns (64.516%)  route 0.172ns (35.484%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.553     0.889    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y98         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.171     1.201    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[0][17]
    SLICE_X51Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.318 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.318    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.372 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.372    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[20]
    SLICE_X51Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.907     1.273    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X51Y100        FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U64/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.532%)  route 0.225ns (61.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.548     0.884    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL/i_pipe/aclk
    SLICE_X51Y21         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.225     1.249    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/O2[1]
    SLICE_X48Y19         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.819     1.185    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X48Y19         FDRE                                         r  top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.070     1.220    top_i/MorrisLecar_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y12     top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y6      top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y10     top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/grp_exp_generic_double_s_fu_87/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y3      top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9      top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y43     top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/dmul_64ns_64ns_64_7_max_dsp_1_U51/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y0      top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_44ns_49ns_93_5_1_U3/MorrisLecar_mul_44ns_49ns_93_5_1_Multiplier_2_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y8      top_i/MorrisLecar_0/inst/grp_generic_tanh_float_s_fu_223/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_100_5_1_U4/MorrisLecar_mul_50ns_50ns_100_5_1_Multiplier_3_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21     top_i/MorrisLecar_0/inst/grp_generic_tanh_double_s_fu_212/dmul_64ns_64ns_64_7_max_dsp_1_U16/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15     top_i/MorrisLecar_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y138  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y138  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y138  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y138  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y121   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y121   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_21_21/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y121   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_22_22/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y121   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_23_23/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y120   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y116   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y116   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y116   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y116   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_32_32/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_33_33/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y122   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_34_34/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y117   top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y139  top_i/MorrisLecar_0/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_205/grp_big_mult_v3_101_17_s_fu_266/pps_V_U/MorrisLecar_big_mult_v3_101_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.773ns (25.819%)  route 2.221ns (74.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.837     3.131    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y42          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDPE (Prop_fdpe_C_Q)         0.478     3.609 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.431    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.295     4.726 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.399     6.125    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y40          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.657    12.837    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y40          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.546    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.773ns (25.819%)  route 2.221ns (74.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.837     3.131    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y42          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDPE (Prop_fdpe_C_Q)         0.478     3.609 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.431    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.295     4.726 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.399     6.125    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y40          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.657    12.837    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y40          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.546    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.773ns (25.819%)  route 2.221ns (74.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.837     3.131    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y42          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDPE (Prop_fdpe_C_Q)         0.478     3.609 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.431    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.295     4.726 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.399     6.125    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y40          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.657    12.837    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y40          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.546    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.773ns (25.819%)  route 2.221ns (74.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.837     3.131    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y42          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDPE (Prop_fdpe_C_Q)         0.478     3.609 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.431    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.295     4.726 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.399     6.125    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y40          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.657    12.837    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y40          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.546    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.773ns (25.862%)  route 2.216ns (74.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.837     3.131    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y42          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDPE (Prop_fdpe_C_Q)         0.478     3.609 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.822     4.431    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.295     4.726 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.394     6.120    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y39          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.657    12.837    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y39          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.269    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X1Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.546    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.812%)  route 2.176ns (75.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.691     2.985    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.603     4.007    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.299     4.306 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.573     5.879    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y86         FDCE                                         f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.474    12.653    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y86         FDCE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.812%)  route 2.176ns (75.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.691     2.985    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.603     4.007    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.299     4.306 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.573     5.879    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y86         FDCE                                         f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.474    12.653    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y86         FDCE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.812%)  route 2.176ns (75.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.691     2.985    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.603     4.007    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.299     4.306 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.573     5.879    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y86         FDCE                                         f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.474    12.653    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y86         FDCE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.812%)  route 2.176ns (75.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.691     2.985    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.603     4.007    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.299     4.306 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.573     5.879    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y86         FDCE                                         f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.474    12.653    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y86         FDCE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.812%)  route 2.176ns (75.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.691     2.985    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y87         FDPE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.404 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.603     4.007    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.299     4.306 f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.573     5.879    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X43Y86         FDCE                                         f  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       1.474    12.653    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y86         FDCE                                         r  top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    top_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  6.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y44          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y44          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X1Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.262%)  route 0.419ns (66.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.624     0.960    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y42          FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164     1.124 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.275     1.398    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X0Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.443 f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.145     1.588    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y44          FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34679, routed)       0.895     1.261    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y44          FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X1Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.885    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.703    





