Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 18 22:48:54 2026
| Host         : DESKTOP-SFB4JCN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_sr04_fnd_control_sets_placed.rpt
| Design       : top_sr04_fnd
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              59 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                 |                            |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                 | U_SR04/trigger_next        | reset_IBUF       |                1 |              2 |         2.00 |
|  U_FND_CTRL/U_CLK_DIV/CLK      |                            | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                 | U_SR04/wait_cnt_next       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                 | U_SR04/echo_cnt_next       | reset_IBUF       |                2 |              6 |         3.00 |
|  U_BTN_DEBOUNCE/clk_100khz_reg |                            | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                 | U_SR04/distance_cnt_next_0 | reset_IBUF       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                 | U_SR04/distance_next       | reset_IBUF       |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                 |                            | reset_IBUF       |               14 |             48 |         3.43 |
+--------------------------------+----------------------------+------------------+------------------+----------------+--------------+


