Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 17:47:09 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                  826        0.080        0.000                      0                  826        4.500        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.147        0.000                      0                  826        0.080        0.000                      0                  826        4.500        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 5.227ns (53.278%)  route 4.584ns (46.722%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X54Y48         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=31, routed)          1.088     6.762    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.886 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.171     7.057    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.600     7.781    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[11]_P[11])
                                                      3.841    11.622 f  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=4, routed)           0.981    12.603    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.124    12.727 f  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_40/O
                         net (fo=6, routed)           0.355    13.082    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_40_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.206 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_33/O
                         net (fo=1, routed)           0.411    13.617    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_33_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.741 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_13/O
                         net (fo=1, routed)           0.670    14.411    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.535 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_4/O
                         net (fo=2, routed)           0.308    14.843    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I3_O)        0.124    14.967 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    14.967    auto/test_multiply/M_track_failure_d
    SLICE_X57Y48         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.454    14.859    auto/test_multiply/CLK
    SLICE_X57Y48         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)        0.031    15.114    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 4.759ns (57.464%)  route 3.523ns (42.536%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X54Y48         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=31, routed)          1.088     6.762    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.886 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.171     7.057    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.600     7.781    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      3.841    11.622 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=15, routed)          1.665    13.286    auto/test_multiply/alu_unit/multiplyUnit/out0_n_100
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.152    13.438 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[5]_i_1__3/O
                         net (fo=1, routed)           0.000    13.438    auto/test_multiply/M_reg_current_out_d_reg[5]
    SLICE_X50Y51         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.443    14.847    auto/test_multiply/CLK
    SLICE_X50Y51         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[5]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.118    15.109    auto/test_multiply/M_reg_current_out_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 4.731ns (58.499%)  route 3.356ns (41.501%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X54Y48         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=31, routed)          1.088     6.762    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.886 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.171     7.057    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.600     7.781    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      3.841    11.622 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=14, routed)          1.024    12.645    auto/test_multiply/alu_unit/multiplyUnit/out0_n_101
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.124    12.769 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_1__3/O
                         net (fo=1, routed)           0.475    13.244    auto/test_multiply/M_reg_current_out_d_reg[4]
    SLICE_X53Y50         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.443    14.847    auto/test_multiply/CLK
    SLICE_X53Y50         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)       -0.067    14.924    auto/test_multiply/M_reg_current_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 4.731ns (57.786%)  route 3.456ns (42.214%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X54Y48         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=31, routed)          1.088     6.762    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.886 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.171     7.057    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.600     7.781    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    11.622 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=20, routed)          0.847    12.468    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X53Y44         LUT2 (Prop_lut2_I1_O)        0.124    12.592 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_1__3/O
                         net (fo=1, routed)           0.751    13.344    auto/test_multiply/M_reg_current_out_d_reg[0]
    SLICE_X52Y48         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.453    14.858    auto/test_multiply/CLK
    SLICE_X52Y48         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X52Y48         FDRE (Setup_fdre_C_D)       -0.045    15.037    auto/test_multiply/M_reg_current_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 4.531ns (54.892%)  route 3.723ns (45.108%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.560     5.144    auto/test_shifter/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.880     6.542    auto/test_shifter/M_state_q[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.666 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=51, routed)          0.741     7.407    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.558     8.089    auto/M_aluUnit_a[3]
    SLICE_X49Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.669 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.669    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.826 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.360     9.187    auto/test_shifter/CO[0]
    SLICE_X50Y54         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.000 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.350    10.350    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X51Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.116 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.387 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=2, routed)           0.337    11.724    auto/test_shifter/M_reg_current_out_q_reg[11]_i_4_n_3
    SLICE_X52Y54         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.851    12.575 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.496    13.071    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_5
    SLICE_X53Y54         LUT4 (Prop_lut4_I2_O)        0.327    13.398 r  auto/test_shifter/M_reg_current_out_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.398    auto/test_shifter/M_reg_current_out_d_reg[13]
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.846    auto/test_shifter/CLK
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.075    15.158    auto/test_shifter/M_reg_current_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 4.321ns (52.646%)  route 3.887ns (47.354%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.560     5.144    auto/test_shifter/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.880     6.542    auto/test_shifter/M_state_q[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.666 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=51, routed)          0.741     7.407    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.558     8.089    auto/M_aluUnit_a[3]
    SLICE_X49Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.669 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.669    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.826 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.360     9.187    auto/test_shifter/CO[0]
    SLICE_X50Y54         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.000 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.350    10.350    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X51Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.116 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.387 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=2, routed)           0.337    11.724    auto/test_shifter/M_reg_current_out_q_reg[11]_i_4_n_3
    SLICE_X52Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.568 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=2, routed)           0.660    13.228    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.124    13.352 r  auto/test_shifter/M_reg_current_out_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.352    auto/test_shifter/M_reg_current_out_d_reg[14]
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.846    auto/test_shifter/CLK
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.031    15.114    auto/test_shifter/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 4.321ns (52.825%)  route 3.859ns (47.175%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.560     5.144    auto/test_shifter/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.880     6.542    auto/test_shifter/M_state_q[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.666 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=51, routed)          0.741     7.407    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.558     8.089    auto/M_aluUnit_a[3]
    SLICE_X49Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.669 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.669    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.826 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.360     9.187    auto/test_shifter/CO[0]
    SLICE_X50Y54         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.000 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.350    10.350    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X51Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.116 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.387 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=2, routed)           0.337    11.724    auto/test_shifter/M_reg_current_out_q_reg[11]_i_4_n_3
    SLICE_X52Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.568 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=2, routed)           0.632    13.200    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.324 r  auto/test_shifter/M_reg_current_out_q[15]_i_1__1/O
                         net (fo=1, routed)           0.000    13.324    auto/test_shifter/M_reg_current_out_d_reg[15]
    SLICE_X48Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.441    14.845    auto/test_shifter/CLK
    SLICE_X48Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.031    15.099    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 4.538ns (55.529%)  route 3.634ns (44.471%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.560     5.144    auto/test_shifter/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.880     6.542    auto/test_shifter/M_state_q[0]
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.666 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=51, routed)          0.741     7.407    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.558     8.089    auto/M_aluUnit_a[3]
    SLICE_X49Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.669 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.669    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.826 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.360     9.187    auto/test_shifter/CO[0]
    SLICE_X50Y54         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813    10.000 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=2, routed)           0.350    10.350    auto/test_shifter/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X51Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    11.116 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.387 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=2, routed)           0.337    11.724    auto/test_shifter/M_reg_current_out_q_reg[11]_i_4_n_3
    SLICE_X52Y54         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.879    12.603 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.407    13.010    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_6
    SLICE_X53Y54         LUT4 (Prop_lut4_I2_O)        0.306    13.316 r  auto/test_shifter/M_reg_current_out_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.316    auto/test_shifter/M_reg_current_out_d_reg[12]
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.846    auto/test_shifter/CLK
    SLICE_X53Y54         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.029    15.112    auto/test_shifter/M_reg_current_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 4.375ns (57.952%)  route 3.174ns (42.048%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[10]
                         net (fo=1, routed)           1.402    10.657    manual/aluUnit/multiplyUnit/out0_n_95
    SLICE_X59Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.781 r  manual/aluUnit/multiplyUnit/M_result_q[10]_i_3/O
                         net (fo=1, routed)           0.564    11.345    manual/aluUnit/multiplyUnit/M_result_q[10]_i_3_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.469 f  manual/aluUnit/multiplyUnit/M_result_q[10]_i_2/O
                         net (fo=2, routed)           0.686    12.156    manual/aluUnit/multiplyUnit/M_result_q[10]_i_2_n_0
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.118    12.274 r  manual/aluUnit/multiplyUnit/M_segs_q[10]_i_1/O
                         net (fo=1, routed)           0.522    12.795    manual/M_segs_d[10]
    SLICE_X58Y51         FDRE                                         r  manual/M_segs_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.509    14.913    manual/CLK
    SLICE_X58Y51         FDRE                                         r  manual/M_segs_q_reg[10]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X58Y51         FDRE (Setup_fdre_C_D)       -0.249    14.808    manual/M_segs_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 4.407ns (58.579%)  route 3.116ns (41.421%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[9]
                         net (fo=1, routed)           1.478    10.732    manual/aluUnit/multiplyUnit/out0_n_96
    SLICE_X59Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_3/O
                         net (fo=1, routed)           0.151    11.008    manual/aluUnit/multiplyUnit/M_result_q[9]_i_3_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.132 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_2/O
                         net (fo=2, routed)           0.717    11.849    manual/aluUnit/multiplyUnit/M_result_q[9]_i_2_n_0
    SLICE_X59Y49         LUT3 (Prop_lut3_I1_O)        0.150    11.999 r  manual/aluUnit/multiplyUnit/M_segs_q[9]_i_1/O
                         net (fo=1, routed)           0.770    12.769    manual/M_segs_d[9]
    SLICE_X59Y51         FDRE                                         r  manual/M_segs_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.509    14.913    manual/CLK
    SLICE_X59Y51         FDRE                                         r  manual/M_segs_q_reg[9]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.260    14.797    manual/M_segs_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  2.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/FSM_sequential_M_state_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.424%)  route 0.217ns (60.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.217     1.868    auto/test_shifter/Q[0]
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_shifter/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_shifter/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.553%)  route 0.225ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.225     1.876    auto/test_adder/Q[0]
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_adder/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.553%)  route 0.225ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.225     1.876    auto/test_adder/Q[0]
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_adder/M_reg_current_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.553%)  route 0.225ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.225     1.876    auto/test_adder/Q[0]
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_adder/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.553%)  route 0.225ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.225     1.876    auto/test_adder/Q[0]
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X52Y50         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    auto/test_adder/M_reg_current_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_current_test_case_register_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.424%)  route 0.217ns (60.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.217     1.868    auto/test_shifter/Q[0]
    SLICE_X51Y50         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_shifter/CLK
    SLICE_X51Y50         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_R)        -0.018     1.762    auto/test_shifter/M_current_test_case_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.283%)  route 0.287ns (60.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    auto/test_adder/CLK
    SLICE_X49Y50         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/test_adder/M_current_test_case_register_q_reg[3]/Q
                         net (fo=58, routed)          0.287     1.937    auto/test_adder/M_current_test_case_register_q_reg[3]_0[3]
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  auto/test_adder/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    auto/test_adder/M_state_d__0_1[1]
    SLICE_X49Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.837     2.027    auto/test_adder/CLK
    SLICE_X49Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.091     1.872    auto/test_adder/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.553%)  route 0.225ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    reset_cond/CLK
    SLICE_X53Y48         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=153, routed)         0.225     1.876    auto/test_multiply/Q[0]
    SLICE_X53Y50         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_multiply/CLK
    SLICE_X53Y50         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_R)        -0.018     1.762    auto/test_multiply/M_reg_current_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.680%)  route 0.285ns (57.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=14, routed)          0.285     1.959    auto/test_adder/M_state_q_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I2_O)        0.048     2.007 r  auto/test_adder/M_current_test_case_register_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.007    auto/test_adder/M_current_test_case_register_q[1]_i_1__3_n_0
    SLICE_X48Y50         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     2.024    auto/test_adder/CLK
    SLICE_X48Y50         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.107     1.886    auto/test_adder/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.331%)  route 0.285ns (57.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=14, routed)          0.285     1.959    auto/test_adder/M_state_q_2[0]
    SLICE_X48Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.004 r  auto/test_adder/M_current_test_case_register_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.004    auto/test_adder/M_current_test_case_register_q[0]_i_1__3_n_0
    SLICE_X48Y50         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     2.024    auto/test_adder/CLK
    SLICE_X48Y50         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091     1.870    auto/test_adder/M_current_test_case_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y50   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y52   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y51   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C



