<stg><name>cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:2 %icmp_ln2835 = icmp_eq  i14 %indvar_flatten_load, i14 12544

]]></Node>
<StgValue><ssdm name="icmp_ln2835"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:3 %add_ln2835 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln2835"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln2835 = br i1 %icmp_ln2835, void %for.inc11.loopexit.i, void %for.body.i20.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln2835"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc11.loopexit.i:1 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc11.loopexit.i:2 %i_4_load = load i6 %i_4

]]></Node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc11.loopexit.i:3 %i = add i6 %i_4_load, i6 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11.loopexit.i:6 %icmp_ln2838 = icmp_eq  i9 %j_load, i9 392

]]></Node>
<StgValue><ssdm name="icmp_ln2838"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc11.loopexit.i:7 %select_ln2835 = select i1 %icmp_ln2838, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln2835"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc11.loopexit.i:9 %select_ln2835_2 = select i1 %icmp_ln2838, i6 %i, i6 %i_4_load

]]></Node>
<StgValue><ssdm name="select_ln2835_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="6">
<![CDATA[
for.inc11.loopexit.i:11 %zext_ln2835_1 = zext i6 %select_ln2835_2

]]></Node>
<StgValue><ssdm name="zext_ln2835_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc11.loopexit.i:12 %mul_ln2835 = mul i14 %zext_ln2835_1, i14 392

]]></Node>
<StgValue><ssdm name="mul_ln2835"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.inc11.loopexit.i:14 %j_cast2 = zext i9 %select_ln2835

]]></Node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit.i:17 %vla166_i_addr = getelementptr i32 %vla166_i, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="vla166_i_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
for.inc11.loopexit.i:18 %vla166_i_load = load i9 %vla166_i_addr

]]></Node>
<StgValue><ssdm name="vla166_i_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc11.loopexit.i:12 %mul_ln2835 = mul i14 %zext_ln2835_1, i14 392

]]></Node>
<StgValue><ssdm name="mul_ln2835"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
for.inc11.loopexit.i:18 %vla166_i_load = load i9 %vla166_i_addr

]]></Node>
<StgValue><ssdm name="vla166_i_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc11.loopexit.i:12 %mul_ln2835 = mul i14 %zext_ln2835_1, i14 392

]]></Node>
<StgValue><ssdm name="mul_ln2835"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="9">
<![CDATA[
for.inc11.loopexit.i:15 %j_cast = zext i9 %select_ln2835

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc11.loopexit.i:19 %add_ln2840 = add i14 %j_cast, i14 %mul_ln2835

]]></Node>
<StgValue><ssdm name="add_ln2840"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="53" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc11.loopexit.i:19 %add_ln2840 = add i14 %j_cast, i14 %mul_ln2835

]]></Node>
<StgValue><ssdm name="add_ln2840"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="14">
<![CDATA[
for.inc11.loopexit.i:20 %zext_ln2840 = zext i14 %add_ln2840

]]></Node>
<StgValue><ssdm name="zext_ln2840"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.loopexit.i:21 %weight2_addr = getelementptr i32 %weight2, i64 0, i64 %zext_ln2840

]]></Node>
<StgValue><ssdm name="weight2_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="14">
<![CDATA[
for.inc11.loopexit.i:22 %weight2_load = load i14 %weight2_addr

]]></Node>
<StgValue><ssdm name="weight2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="57" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="14">
<![CDATA[
for.inc11.loopexit.i:22 %weight2_load = load i14 %weight2_addr

]]></Node>
<StgValue><ssdm name="weight2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="58" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:23 %mul6_i = fmul i32 %vla166_i_load, i32 %weight2_load

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11.loopexit.i:25 %j_1 = add i9 %select_ln2835, i9 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11.loopexit.i:26 %ifzero = icmp_eq  i9 %j_1, i9 392

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc11.loopexit.i:27 %br_ln2838 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln2838"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln2835 = store i14 %add_ln2835, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln2835 = store i6 %select_ln2835_2, i6 %i_4

]]></Node>
<StgValue><ssdm name="store_ln2835"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:2 %store_ln2838 = store i9 %j_1, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln2838"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="65" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:23 %mul6_i = fmul i32 %vla166_i_load, i32 %weight2_load

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:23 %mul6_i = fmul i32 %vla166_i_load, i32 %weight2_load

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc11.loopexit.i:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc11.loopexit.i:8 %select_ln2835_1 = select i1 %icmp_ln2838, i32 0, i32 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln2835_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:23 %mul6_i = fmul i32 %vla166_i_load, i32 %weight2_load

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="70" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:24 %sum_1 = fadd i32 %select_ln2835_1, i32 %mul6_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="71" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:24 %sum_1 = fadd i32 %select_ln2835_1, i32 %mul6_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="72" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:24 %sum_1 = fadd i32 %select_ln2835_1, i32 %mul6_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
for.inc11.loopexit.i:10 %zext_ln2835 = zext i6 %select_ln2835_2

]]></Node>
<StgValue><ssdm name="zext_ln2835"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:24 %sum_1 = fadd i32 %select_ln2835_1, i32 %mul6_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0 %bias2_addr = getelementptr i32 %bias2, i64 0, i64 %zext_ln2835

]]></Node>
<StgValue><ssdm name="bias2_addr"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1 %bias2_load = load i5 %bias2_addr

]]></Node>
<StgValue><ssdm name="bias2_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11.loopexit.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc11.loopexit.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc11.loopexit.i:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11.loopexit.i:16 %specloopname_ln2837 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln2837"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11.loopexit.i:24 %sum_1 = fadd i32 %select_ln2835_1, i32 %mul6_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1 %bias2_load = load i5 %bias2_addr

]]></Node>
<StgValue><ssdm name="bias2_load"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2835" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.body.i20.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2 %add9_i = fadd i32 %sum_1, i32 %bias2_load

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:3 %store_ln2840 = store i32 %sum_1, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln2840"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="86" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2 %add9_i = fadd i32 %sum_1, i32 %bias2_load

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2 %add9_i = fadd i32 %sum_1, i32 %bias2_load

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="88" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2 %add9_i = fadd i32 %sum_1, i32 %bias2_load

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="89" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2 %add9_i = fadd i32 %sum_1, i32 %bias2_load

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:3 %x_assign_addr = getelementptr i32 %x_assign, i64 0, i64 %zext_ln2835

]]></Node>
<StgValue><ssdm name="x_assign_addr"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
ifTrue:4 %store_ln2842 = store i32 %add9_i, i5 %x_assign_addr

]]></Node>
<StgValue><ssdm name="store_ln2842"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:5 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
