============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 16:43:25 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.638162s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (99.2%)

RUN-1004 : used memory is 266 MB, reserved memory is 240 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (298 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10786 instances
RUN-0007 : 6756 luts, 3296 seqs, 382 mslices, 196 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11892 nets
RUN-1001 : 6904 nets have 2 pins
RUN-1001 : 3707 nets have [3 - 5] pins
RUN-1001 : 762 nets have [6 - 10] pins
RUN-1001 : 284 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     742     
RUN-1001 :   No   |  No   |  Yes  |    1322     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     361     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  51   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 174
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10782 instances, 6756 luts, 3296 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Huge net cpuresetn with 1036 pins
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48970, tnet num: 11844, tinst num: 10782, tnode num: 58691, tedge num: 78703.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.242334s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 357 MB, peak memory is 380 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.633170s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.86138e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10782.
PHY-3001 : Level 1 #clusters 1440.
PHY-3001 : End clustering;  0.079987s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 801683, overlap = 326.938
PHY-3002 : Step(2): len = 695929, overlap = 368.625
PHY-3002 : Step(3): len = 494293, overlap = 473.25
PHY-3002 : Step(4): len = 439835, overlap = 508.25
PHY-3002 : Step(5): len = 350148, overlap = 587.125
PHY-3002 : Step(6): len = 307071, overlap = 578.594
PHY-3002 : Step(7): len = 262143, overlap = 613.219
PHY-3002 : Step(8): len = 234943, overlap = 634.312
PHY-3002 : Step(9): len = 209575, overlap = 671.312
PHY-3002 : Step(10): len = 201885, overlap = 685.906
PHY-3002 : Step(11): len = 181168, overlap = 721.594
PHY-3002 : Step(12): len = 173608, overlap = 735.969
PHY-3002 : Step(13): len = 155630, overlap = 739.875
PHY-3002 : Step(14): len = 147332, overlap = 757.781
PHY-3002 : Step(15): len = 131247, overlap = 763.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.69302e-06
PHY-3002 : Step(16): len = 137637, overlap = 760.75
PHY-3002 : Step(17): len = 161062, overlap = 757.562
PHY-3002 : Step(18): len = 168556, overlap = 715.531
PHY-3002 : Step(19): len = 176529, overlap = 651.344
PHY-3002 : Step(20): len = 176357, overlap = 626.594
PHY-3002 : Step(21): len = 177210, overlap = 632.312
PHY-3002 : Step(22): len = 176197, overlap = 611.312
PHY-3002 : Step(23): len = 175855, overlap = 591.969
PHY-3002 : Step(24): len = 172747, overlap = 573.781
PHY-3002 : Step(25): len = 173086, overlap = 569.781
PHY-3002 : Step(26): len = 171526, overlap = 561.406
PHY-3002 : Step(27): len = 171574, overlap = 553.531
PHY-3002 : Step(28): len = 170576, overlap = 560.438
PHY-3002 : Step(29): len = 169727, overlap = 569.844
PHY-3002 : Step(30): len = 168052, overlap = 590.938
PHY-3002 : Step(31): len = 167285, overlap = 580.219
PHY-3002 : Step(32): len = 166970, overlap = 582.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.38605e-06
PHY-3002 : Step(33): len = 178534, overlap = 572.312
PHY-3002 : Step(34): len = 190841, overlap = 544.219
PHY-3002 : Step(35): len = 192602, overlap = 562.5
PHY-3002 : Step(36): len = 194588, overlap = 559.094
PHY-3002 : Step(37): len = 192880, overlap = 566.5
PHY-3002 : Step(38): len = 192077, overlap = 586.75
PHY-3002 : Step(39): len = 190943, overlap = 589.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.77209e-06
PHY-3002 : Step(40): len = 205830, overlap = 563.812
PHY-3002 : Step(41): len = 217666, overlap = 530.312
PHY-3002 : Step(42): len = 223129, overlap = 503.812
PHY-3002 : Step(43): len = 227037, overlap = 494.844
PHY-3002 : Step(44): len = 226804, overlap = 494.781
PHY-3002 : Step(45): len = 226018, overlap = 494.906
PHY-3002 : Step(46): len = 224764, overlap = 496.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35442e-05
PHY-3002 : Step(47): len = 244374, overlap = 462.094
PHY-3002 : Step(48): len = 260005, overlap = 430.125
PHY-3002 : Step(49): len = 268932, overlap = 402.969
PHY-3002 : Step(50): len = 273899, overlap = 393.844
PHY-3002 : Step(51): len = 274039, overlap = 377.781
PHY-3002 : Step(52): len = 273363, overlap = 363.5
PHY-3002 : Step(53): len = 272515, overlap = 371.031
PHY-3002 : Step(54): len = 270463, overlap = 382.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.70884e-05
PHY-3002 : Step(55): len = 291401, overlap = 338.562
PHY-3002 : Step(56): len = 313948, overlap = 306.938
PHY-3002 : Step(57): len = 326227, overlap = 270.844
PHY-3002 : Step(58): len = 332804, overlap = 266.156
PHY-3002 : Step(59): len = 331672, overlap = 263.594
PHY-3002 : Step(60): len = 331011, overlap = 254.312
PHY-3002 : Step(61): len = 328209, overlap = 259.281
PHY-3002 : Step(62): len = 327623, overlap = 264.781
PHY-3002 : Step(63): len = 327082, overlap = 266.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.41767e-05
PHY-3002 : Step(64): len = 352255, overlap = 229.438
PHY-3002 : Step(65): len = 367429, overlap = 202.25
PHY-3002 : Step(66): len = 370931, overlap = 191.531
PHY-3002 : Step(67): len = 375333, overlap = 185.688
PHY-3002 : Step(68): len = 377912, overlap = 173.531
PHY-3002 : Step(69): len = 378340, overlap = 176.219
PHY-3002 : Step(70): len = 376568, overlap = 183.312
PHY-3002 : Step(71): len = 375445, overlap = 179.781
PHY-3002 : Step(72): len = 375202, overlap = 183.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108353
PHY-3002 : Step(73): len = 396828, overlap = 149.531
PHY-3002 : Step(74): len = 409817, overlap = 140.531
PHY-3002 : Step(75): len = 412638, overlap = 132.406
PHY-3002 : Step(76): len = 414895, overlap = 121.875
PHY-3002 : Step(77): len = 417141, overlap = 117.125
PHY-3002 : Step(78): len = 419310, overlap = 113
PHY-3002 : Step(79): len = 417534, overlap = 106.438
PHY-3002 : Step(80): len = 418677, overlap = 98.0938
PHY-3002 : Step(81): len = 420766, overlap = 93.4375
PHY-3002 : Step(82): len = 420995, overlap = 98.2188
PHY-3002 : Step(83): len = 419454, overlap = 93.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000211479
PHY-3002 : Step(84): len = 436815, overlap = 81.7812
PHY-3002 : Step(85): len = 445126, overlap = 79.7812
PHY-3002 : Step(86): len = 446828, overlap = 82.9062
PHY-3002 : Step(87): len = 450054, overlap = 81.2188
PHY-3002 : Step(88): len = 454375, overlap = 75.5938
PHY-3002 : Step(89): len = 456668, overlap = 65.2188
PHY-3002 : Step(90): len = 455067, overlap = 57.625
PHY-3002 : Step(91): len = 455364, overlap = 58.8438
PHY-3002 : Step(92): len = 456559, overlap = 61.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000422958
PHY-3002 : Step(93): len = 467997, overlap = 59.5938
PHY-3002 : Step(94): len = 475878, overlap = 57.6562
PHY-3002 : Step(95): len = 478894, overlap = 56.125
PHY-3002 : Step(96): len = 481545, overlap = 56.0625
PHY-3002 : Step(97): len = 484139, overlap = 56.6562
PHY-3002 : Step(98): len = 484951, overlap = 61.5
PHY-3002 : Step(99): len = 483549, overlap = 61.5625
PHY-3002 : Step(100): len = 483992, overlap = 60.3125
PHY-3002 : Step(101): len = 485874, overlap = 58.75
PHY-3002 : Step(102): len = 486139, overlap = 59.9375
PHY-3002 : Step(103): len = 484857, overlap = 62.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000794489
PHY-3002 : Step(104): len = 491406, overlap = 57.6875
PHY-3002 : Step(105): len = 494401, overlap = 56.5938
PHY-3002 : Step(106): len = 495986, overlap = 56.5938
PHY-3002 : Step(107): len = 498013, overlap = 53.2188
PHY-3002 : Step(108): len = 500998, overlap = 51.3438
PHY-3002 : Step(109): len = 502909, overlap = 47.6562
PHY-3002 : Step(110): len = 502829, overlap = 45.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00140124
PHY-3002 : Step(111): len = 506630, overlap = 43.7812
PHY-3002 : Step(112): len = 509184, overlap = 43.2188
PHY-3002 : Step(113): len = 510827, overlap = 42.1562
PHY-3002 : Step(114): len = 513402, overlap = 39.6562
PHY-3002 : Step(115): len = 516242, overlap = 44.0938
PHY-3002 : Step(116): len = 517822, overlap = 43.2188
PHY-3002 : Step(117): len = 517170, overlap = 42.25
PHY-3002 : Step(118): len = 516846, overlap = 39.625
PHY-3002 : Step(119): len = 517642, overlap = 37.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00269398
PHY-3002 : Step(120): len = 520288, overlap = 37.375
PHY-3002 : Step(121): len = 522793, overlap = 35.9375
PHY-3002 : Step(122): len = 524238, overlap = 39.75
PHY-3002 : Step(123): len = 525465, overlap = 39.25
PHY-3002 : Step(124): len = 526462, overlap = 38.7188
PHY-3002 : Step(125): len = 527102, overlap = 33.75
PHY-3002 : Step(126): len = 526805, overlap = 32.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025348s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (123.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 669192, over cnt = 1406(3%), over = 7126, worst = 30
PHY-1001 : End global iterations;  0.661676s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (127.5%)

PHY-1001 : Congestion index: top1 = 94.44, top5 = 67.86, top10 = 55.50, top15 = 48.35.
PHY-3001 : End congestion estimation;  0.823496s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (123.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.457421s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000274409
PHY-3002 : Step(127): len = 559210, overlap = 15.0625
PHY-3002 : Step(128): len = 558104, overlap = 11.6875
PHY-3002 : Step(129): len = 557790, overlap = 9.53125
PHY-3002 : Step(130): len = 559160, overlap = 8.5
PHY-3002 : Step(131): len = 561387, overlap = 7.53125
PHY-3002 : Step(132): len = 563271, overlap = 7.40625
PHY-3002 : Step(133): len = 565723, overlap = 5.625
PHY-3002 : Step(134): len = 567600, overlap = 5.4375
PHY-3002 : Step(135): len = 567659, overlap = 4.65625
PHY-3002 : Step(136): len = 567037, overlap = 4.5
PHY-3002 : Step(137): len = 566652, overlap = 3.5
PHY-3002 : Step(138): len = 566479, overlap = 3.0625
PHY-3002 : Step(139): len = 565233, overlap = 2.75
PHY-3002 : Step(140): len = 562555, overlap = 2.9375
PHY-3002 : Step(141): len = 559703, overlap = 3.125
PHY-3002 : Step(142): len = 557509, overlap = 3
PHY-3002 : Step(143): len = 555031, overlap = 3
PHY-3002 : Step(144): len = 550518, overlap = 3.25
PHY-3002 : Step(145): len = 548088, overlap = 3.375
PHY-3002 : Step(146): len = 546600, overlap = 3.1875
PHY-3002 : Step(147): len = 544842, overlap = 3.25
PHY-3002 : Step(148): len = 542446, overlap = 3.0625
PHY-3002 : Step(149): len = 541452, overlap = 2.75
PHY-3002 : Step(150): len = 539044, overlap = 3.375
PHY-3002 : Step(151): len = 537042, overlap = 3.4375
PHY-3002 : Step(152): len = 535595, overlap = 4.4375
PHY-3002 : Step(153): len = 534966, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000548819
PHY-3002 : Step(154): len = 537825, overlap = 3.875
PHY-3002 : Step(155): len = 539557, overlap = 3.875
PHY-3002 : Step(156): len = 543133, overlap = 3.375
PHY-3002 : Step(157): len = 549019, overlap = 3.8125
PHY-3002 : Step(158): len = 552185, overlap = 4.0625
PHY-3002 : Step(159): len = 551454, overlap = 4.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109764
PHY-3002 : Step(160): len = 552311, overlap = 4
PHY-3002 : Step(161): len = 558284, overlap = 4.0625
PHY-3002 : Step(162): len = 564273, overlap = 4.125
PHY-3002 : Step(163): len = 565267, overlap = 4.625
PHY-3002 : Step(164): len = 564403, overlap = 5.9375
PHY-3002 : Step(165): len = 563144, overlap = 6.9375
PHY-3002 : Step(166): len = 562526, overlap = 7.21875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 93/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 675552, over cnt = 1877(5%), over = 7070, worst = 40
PHY-1001 : End global iterations;  0.800593s wall, 1.265625s user + 0.078125s system = 1.343750s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 73.69, top5 = 58.16, top10 = 50.72, top15 = 46.25.
PHY-3001 : End congestion estimation;  0.976714s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (155.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445067s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000403606
PHY-3002 : Step(167): len = 561592, overlap = 80.0312
PHY-3002 : Step(168): len = 556184, overlap = 69.3125
PHY-3002 : Step(169): len = 552946, overlap = 61.9688
PHY-3002 : Step(170): len = 550477, overlap = 52.5
PHY-3002 : Step(171): len = 547702, overlap = 47.5
PHY-3002 : Step(172): len = 545042, overlap = 42.625
PHY-3002 : Step(173): len = 541386, overlap = 36.8125
PHY-3002 : Step(174): len = 538175, overlap = 37.2188
PHY-3002 : Step(175): len = 534724, overlap = 36.25
PHY-3002 : Step(176): len = 531395, overlap = 35.375
PHY-3002 : Step(177): len = 528207, overlap = 40.75
PHY-3002 : Step(178): len = 525528, overlap = 42.2812
PHY-3002 : Step(179): len = 523194, overlap = 41.4375
PHY-3002 : Step(180): len = 521614, overlap = 39.625
PHY-3002 : Step(181): len = 519238, overlap = 40.9375
PHY-3002 : Step(182): len = 516111, overlap = 41.875
PHY-3002 : Step(183): len = 513824, overlap = 44.6875
PHY-3002 : Step(184): len = 512118, overlap = 42.625
PHY-3002 : Step(185): len = 510253, overlap = 44.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000807213
PHY-3002 : Step(186): len = 515291, overlap = 37.0625
PHY-3002 : Step(187): len = 517298, overlap = 37.8125
PHY-3002 : Step(188): len = 524621, overlap = 30.75
PHY-3002 : Step(189): len = 528170, overlap = 27.1562
PHY-3002 : Step(190): len = 528861, overlap = 26.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00161443
PHY-3002 : Step(191): len = 531430, overlap = 25.625
PHY-3002 : Step(192): len = 536963, overlap = 23.0625
PHY-3002 : Step(193): len = 545405, overlap = 22.9688
PHY-3002 : Step(194): len = 547753, overlap = 24.0938
PHY-3002 : Step(195): len = 549353, overlap = 24.2188
PHY-3002 : Step(196): len = 550823, overlap = 22.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48970, tnet num: 11844, tinst num: 10782, tnode num: 58691, tedge num: 78703.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.266951s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 425 MB, reserved memory is 405 MB, peak memory is 493 MB
OPT-1001 : Total overflow 233.25 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 277/11892.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 662448, over cnt = 2006(5%), over = 6421, worst = 23
PHY-1001 : End global iterations;  0.824474s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (185.7%)

PHY-1001 : Congestion index: top1 = 71.16, top5 = 56.76, top10 = 49.68, top15 = 45.26.
PHY-1001 : End incremental global routing;  0.998059s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (170.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11844 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.479405s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10648 has valid locations, 56 needs to be replaced
PHY-3001 : design contains 10829 instances, 6758 luts, 3341 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 555898
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9988/11939.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665616, over cnt = 2008(5%), over = 6419, worst = 23
PHY-1001 : End global iterations;  0.115536s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (189.3%)

PHY-1001 : Congestion index: top1 = 71.08, top5 = 56.90, top10 = 49.83, top15 = 45.37.
PHY-3001 : End congestion estimation;  0.287206s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (130.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 49160, tnet num: 11891, tinst num: 10829, tnode num: 59016, tedge num: 78989.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.271125s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 436 MB, peak memory is 498 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.770639s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 555710, overlap = 0
PHY-3002 : Step(198): len = 555580, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10028/11939.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665216, over cnt = 2023(5%), over = 6442, worst = 23
PHY-1001 : End global iterations;  0.091762s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.2%)

PHY-1001 : Congestion index: top1 = 71.14, top5 = 56.84, top10 = 49.83, top15 = 45.38.
PHY-3001 : End congestion estimation;  0.262774s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460924s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00328399
PHY-3002 : Step(199): len = 555536, overlap = 22.6562
PHY-3002 : Step(200): len = 555561, overlap = 22.5938
PHY-3001 : Final: Len = 555561, Over = 22.5938
PHY-3001 : End incremental placement;  3.127009s wall, 3.390625s user + 0.203125s system = 3.593750s CPU (114.9%)

OPT-1001 : Total overflow 234.06 peak overflow 3.19
OPT-1001 : End high-fanout net optimization;  4.894851s wall, 5.859375s user + 0.203125s system = 6.062500s CPU (123.9%)

OPT-1001 : Current memory(MB): used = 503, reserve = 489, peak = 507.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10019/11939.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665432, over cnt = 2009(5%), over = 6348, worst = 23
PHY-1002 : len = 696200, over cnt = 1257(3%), over = 3034, worst = 16
PHY-1002 : len = 713840, over cnt = 453(1%), over = 1117, worst = 16
PHY-1002 : len = 716712, over cnt = 320(0%), over = 775, worst = 16
PHY-1002 : len = 724760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.128926s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (134.3%)

PHY-1001 : Congestion index: top1 = 56.06, top5 = 49.56, top10 = 45.66, top15 = 42.82.
OPT-1001 : End congestion update;  1.300708s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (130.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372211s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.7%)

OPT-0007 : Start: WNS 2112 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2212 TNS 0 NUM_FEPS 0 with 15 cells processed and 2000 slack improved
OPT-0007 : Iter 2: improved WNS 2212 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.689341s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (123.9%)

OPT-1001 : Current memory(MB): used = 504, reserve = 489, peak = 507.
OPT-1001 : End physical optimization;  8.045489s wall, 9.312500s user + 0.281250s system = 9.593750s CPU (119.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6758 LUT to BLE ...
SYN-4008 : Packed 6758 LUT and 1647 SEQ to BLE.
SYN-4003 : Packing 1694 remaining SEQ's ...
SYN-4005 : Packed 1455 SEQ with LUT/SLICE
SYN-4006 : 3724 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6997/7889 primitive instances ...
PHY-3001 : End packing;  0.746187s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4599 instances
RUN-1001 : 2221 mslices, 2222 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10565 nets
RUN-1001 : 5327 nets have 2 pins
RUN-1001 : 3806 nets have [3 - 5] pins
RUN-1001 : 857 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4595 instances, 4443 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 575075, Over = 83.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5185/10565.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 718704, over cnt = 1260(3%), over = 1925, worst = 7
PHY-1002 : len = 723424, over cnt = 727(2%), over = 992, worst = 6
PHY-1002 : len = 730128, over cnt = 320(0%), over = 418, worst = 4
PHY-1002 : len = 732752, over cnt = 184(0%), over = 245, worst = 4
PHY-1002 : len = 736376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.174260s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (143.7%)

PHY-1001 : Congestion index: top1 = 58.77, top5 = 50.87, top10 = 46.44, top15 = 43.26.
PHY-3001 : End congestion estimation;  1.416895s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (136.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45867, tnet num: 10517, tinst num: 4595, tnode num: 53930, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.517182s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.9%)

RUN-1004 : used memory is 464 MB, reserved memory is 454 MB, peak memory is 507 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.980173s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.04154e-05
PHY-3002 : Step(201): len = 559162, overlap = 79.25
PHY-3002 : Step(202): len = 551246, overlap = 94.25
PHY-3002 : Step(203): len = 547162, overlap = 97
PHY-3002 : Step(204): len = 542711, overlap = 100.5
PHY-3002 : Step(205): len = 537138, overlap = 101.25
PHY-3002 : Step(206): len = 534246, overlap = 103.25
PHY-3002 : Step(207): len = 532466, overlap = 104.5
PHY-3002 : Step(208): len = 530196, overlap = 110.75
PHY-3002 : Step(209): len = 528687, overlap = 113.25
PHY-3002 : Step(210): len = 527426, overlap = 116
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000180831
PHY-3002 : Step(211): len = 537754, overlap = 101.25
PHY-3002 : Step(212): len = 542817, overlap = 94.25
PHY-3002 : Step(213): len = 545344, overlap = 91
PHY-3002 : Step(214): len = 547892, overlap = 87
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000356746
PHY-3002 : Step(215): len = 557233, overlap = 76.75
PHY-3002 : Step(216): len = 564939, overlap = 74.75
PHY-3002 : Step(217): len = 572264, overlap = 71.5
PHY-3002 : Step(218): len = 576171, overlap = 64.5
PHY-3002 : Step(219): len = 577867, overlap = 63
PHY-3002 : Step(220): len = 579860, overlap = 60.75
PHY-3002 : Step(221): len = 580069, overlap = 62.5
PHY-3002 : Step(222): len = 580396, overlap = 64
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000690787
PHY-3002 : Step(223): len = 588203, overlap = 58
PHY-3002 : Step(224): len = 593871, overlap = 56
PHY-3002 : Step(225): len = 601676, overlap = 52.5
PHY-3002 : Step(226): len = 607866, overlap = 48
PHY-3002 : Step(227): len = 609705, overlap = 43
PHY-3002 : Step(228): len = 610679, overlap = 43.25
PHY-3002 : Step(229): len = 610493, overlap = 44.5
PHY-3002 : Step(230): len = 610123, overlap = 42.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00133125
PHY-3002 : Step(231): len = 615239, overlap = 42
PHY-3002 : Step(232): len = 618278, overlap = 41.25
PHY-3002 : Step(233): len = 624165, overlap = 38.25
PHY-3002 : Step(234): len = 628023, overlap = 37.5
PHY-3002 : Step(235): len = 630358, overlap = 38.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00266249
PHY-3002 : Step(236): len = 633482, overlap = 37.5
PHY-3002 : Step(237): len = 637195, overlap = 38.5
PHY-3002 : Step(238): len = 641670, overlap = 35.75
PHY-3002 : Step(239): len = 644559, overlap = 35.25
PHY-3002 : Step(240): len = 645548, overlap = 34.75
PHY-3002 : Step(241): len = 647232, overlap = 35.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.470961s wall, 1.703125s user + 2.453125s system = 4.156250s CPU (282.6%)

PHY-3001 : Trial Legalized: Len = 672909
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 204/10565.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 800544, over cnt = 1461(4%), over = 2326, worst = 8
PHY-1002 : len = 808456, over cnt = 778(2%), over = 1106, worst = 8
PHY-1002 : len = 816432, over cnt = 247(0%), over = 340, worst = 5
PHY-1002 : len = 818536, over cnt = 120(0%), over = 160, worst = 4
PHY-1002 : len = 820504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.511492s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 57.07, top5 = 49.30, top10 = 45.44, top15 = 42.75.
PHY-3001 : End congestion estimation;  1.772396s wall, 2.531250s user + 0.046875s system = 2.578125s CPU (145.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486103s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000289447
PHY-3002 : Step(242): len = 643612, overlap = 12.75
PHY-3002 : Step(243): len = 628197, overlap = 21
PHY-3002 : Step(244): len = 613576, overlap = 26.75
PHY-3002 : Step(245): len = 602172, overlap = 32.5
PHY-3002 : Step(246): len = 596431, overlap = 34.25
PHY-3002 : Step(247): len = 591455, overlap = 39
PHY-3002 : Step(248): len = 589904, overlap = 42.25
PHY-3002 : Step(249): len = 588582, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020258s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.3%)

PHY-3001 : Legalized: Len = 602050, Over = 0
PHY-3001 : Spreading special nets. 92 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036191s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.3%)

PHY-3001 : 129 instances has been re-located, deltaX = 26, deltaY = 82, maxDist = 2.
PHY-3001 : Final: Len = 603830, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45867, tnet num: 10517, tinst num: 4596, tnode num: 53930, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.710034s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (98.7%)

RUN-1004 : used memory is 474 MB, reserved memory is 469 MB, peak memory is 521 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1386/10565.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 726848, over cnt = 1507(4%), over = 2468, worst = 7
PHY-1002 : len = 736096, over cnt = 829(2%), over = 1177, worst = 5
PHY-1002 : len = 745432, over cnt = 294(0%), over = 419, worst = 5
PHY-1002 : len = 748192, over cnt = 133(0%), over = 200, worst = 5
PHY-1002 : len = 750424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.611338s wall, 2.453125s user + 0.031250s system = 2.484375s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.92, top10 = 45.88, top15 = 42.98.
PHY-1001 : End incremental global routing;  1.843919s wall, 2.671875s user + 0.031250s system = 2.703125s CPU (146.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472582s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4468 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4604 instances, 4451 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 605017
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9775/10573.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 752400, over cnt = 29(0%), over = 38, worst = 3
PHY-1002 : len = 752536, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 752680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.305825s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.2%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.93, top10 = 45.92, top15 = 43.05.
PHY-3001 : End congestion estimation;  0.523378s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (104.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45968, tnet num: 10525, tinst num: 4604, tnode num: 54055, tedge num: 77247.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.695128s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (99.6%)

RUN-1004 : used memory is 501 MB, reserved memory is 494 MB, peak memory is 529 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.185855s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(250): len = 604389, overlap = 0
PHY-3002 : Step(251): len = 604423, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9775/10573.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 751560, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 751584, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 751600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.278467s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (95.4%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.91, top10 = 45.89, top15 = 43.01.
PHY-3001 : End congestion estimation;  0.494211s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.462059s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000149724
PHY-3002 : Step(252): len = 604390, overlap = 0.25
PHY-3002 : Step(253): len = 604390, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (242.8%)

PHY-3001 : Legalized: Len = 604421, Over = 0
PHY-3001 : End spreading;  0.029543s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.8%)

PHY-3001 : Final: Len = 604421, Over = 0
PHY-3001 : End incremental placement;  3.984192s wall, 4.078125s user + 0.140625s system = 4.218750s CPU (105.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.624265s wall, 7.515625s user + 0.171875s system = 7.687500s CPU (116.1%)

OPT-1001 : Current memory(MB): used = 536, reserve = 525, peak = 538.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9775/10573.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 751656, over cnt = 8(0%), over = 13, worst = 4
PHY-1002 : len = 751704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.180839s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.0%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.91, top10 = 45.91, top15 = 43.04.
OPT-1001 : End congestion update;  0.393455s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360840s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.6%)

OPT-0007 : Start: WNS 2289 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4478 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4604 instances, 4451 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 605535, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028777s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.6%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 605489, Over = 0
PHY-3001 : End incremental legalization;  0.237046s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (164.8%)

OPT-0007 : Iter 1: improved WNS 2767 TNS 0 NUM_FEPS 0 with 7 cells processed and 1627 slack improved
OPT-0007 : Iter 2: improved WNS 2767 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.058572s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (131.4%)

OPT-1001 : Current memory(MB): used = 537, reserve = 525, peak = 539.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386759s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9753/10573.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 752712, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 752768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.184298s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (110.2%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.92, top10 = 45.93, top15 = 43.06.
PHY-1001 : End incremental global routing;  0.411722s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (102.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459862s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9787/10573.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 752768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.083549s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 49.92, top10 = 45.93, top15 = 43.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.374355s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2767 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.206897
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2767ps with logic level 1 
RUN-1001 :       #2 path slack 2767ps with logic level 1 
OPT-1001 : End physical optimization;  11.452343s wall, 12.625000s user + 0.218750s system = 12.843750s CPU (112.1%)

RUN-1003 : finish command "place" in  40.364039s wall, 64.921875s user + 10.000000s system = 74.921875s CPU (185.6%)

RUN-1004 : used memory is 468 MB, reserved memory is 451 MB, peak memory is 539 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.321683s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (175.0%)

RUN-1004 : used memory is 469 MB, reserved memory is 452 MB, peak memory is 539 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4608 instances
RUN-1001 : 2221 mslices, 2230 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10573 nets
RUN-1001 : 5325 nets have 2 pins
RUN-1001 : 3808 nets have [3 - 5] pins
RUN-1001 : 860 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45968, tnet num: 10525, tinst num: 4604, tnode num: 54055, tedge num: 77247.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.545123s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.1%)

RUN-1004 : used memory is 480 MB, reserved memory is 470 MB, peak memory is 539 MB
PHY-1001 : 2221 mslices, 2230 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 720840, over cnt = 1519(4%), over = 2545, worst = 6
PHY-1002 : len = 732056, over cnt = 840(2%), over = 1183, worst = 5
PHY-1002 : len = 740656, over cnt = 302(0%), over = 417, worst = 5
PHY-1002 : len = 745576, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 745672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.547249s wall, 2.265625s user + 0.062500s system = 2.328125s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 56.03, top5 = 49.75, top10 = 45.67, top15 = 42.80.
PHY-1001 : End global routing;  1.791146s wall, 2.500000s user + 0.062500s system = 2.562500s CPU (143.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 524, reserve = 513, peak = 539.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 783, reserve = 774, peak = 783.
PHY-1001 : End build detailed router design. 4.597786s wall, 4.531250s user + 0.046875s system = 4.578125s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 134400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.119403s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 818, reserve = 810, peak = 818.
PHY-1001 : End phase 1; 3.125208s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 5580 net; 21.952483s wall, 21.906250s user + 0.000000s system = 21.906250s CPU (99.8%)

PHY-1022 : len = 1.49922e+06, over cnt = 1197(0%), over = 1202, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 825, reserve = 815, peak = 825.
PHY-1001 : End initial routed; 51.344580s wall, 64.265625s user + 0.265625s system = 64.531250s CPU (125.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10016(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.211   |   0.000   |   0   
RUN-1001 :   Hold   |   0.009   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.662533s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 831, reserve = 823, peak = 831.
PHY-1001 : End phase 2; 54.007191s wall, 66.921875s user + 0.265625s system = 67.187500s CPU (124.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.49922e+06, over cnt = 1197(0%), over = 1202, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.111981s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.48442e+06, over cnt = 417(0%), over = 418, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.793365s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (143.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.48201e+06, over cnt = 78(0%), over = 78, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.894681s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (113.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.48266e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.277379s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.48296e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.141271s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.48301e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.126633s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10016(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.211   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.010   |  -0.010   |   1   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.622525s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 431 feed throughs used by 284 nets
PHY-1001 : End commit to database; 1.756018s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 897, reserve = 890, peak = 897.
PHY-1001 : End phase 3; 8.085605s wall, 8.953125s user + 0.046875s system = 9.000000s CPU (111.3%)

PHY-1003 : Routed, final wirelength = 1.48301e+06
PHY-1001 : Current memory(MB): used = 900, reserve = 894, peak = 900.
PHY-1001 : End export database. 0.043114s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.7%)

PHY-1001 : End detail routing;  70.226797s wall, 83.890625s user + 0.375000s system = 84.265625s CPU (120.0%)

RUN-1003 : finish command "route" in  74.150811s wall, 88.500000s user + 0.437500s system = 88.937500s CPU (119.9%)

RUN-1004 : used memory is 896 MB, reserved memory is 890 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8310   out of  19600   42.40%
#reg                     3368   out of  19600   17.18%
#le                      8549
  #lut only              5181   out of   8549   60.60%
  #reg only               239   out of   8549    2.80%
  #lut&reg               3129   out of   8549   36.60%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1539
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             483
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             201
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            80
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   55
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             34
#7        LED_Interface/light_clk                                                                     GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q1      19
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_126.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |8549   |7744    |566     |3372    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |610    |505     |83      |332     |0       |0       |
|    SD_top_inst                   |SD_top                                             |582    |480     |83      |305     |0       |0       |
|      sd_init_inst                |sd_init                                            |143    |104     |22      |79      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |201    |180     |19      |113     |0       |0       |
|      sd_read_inst                |sd_read                                            |238    |196     |42      |113     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |2       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |505    |334     |101     |318     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |149    |121     |3       |144     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |69     |49      |3       |64      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |18     |18      |0       |16      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |16     |16      |0       |16      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |102    |86      |9       |62      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  PINTO_inst                      |PINTO                                              |293    |217     |18      |263     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |188    |162     |3       |183     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |124    |98      |3       |119     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |31     |30      |0       |14      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |3      |3       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |8      |8       |0       |4       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |44     |37      |5       |31      |0       |0       |
|    smg_inst                      |smg                                                |32     |27      |5       |20      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |80     |62      |18      |46      |0       |0       |
|  UART1_RX                        |UART_RX                                            |32     |25      |0       |22      |0       |0       |
|  UART1_TX                        |UART_TX                                            |83     |83      |0       |24      |0       |0       |
|    FIFO                          |FIFO                                               |54     |54      |0       |14      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |24     |24      |0       |5       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |22     |17      |5       |9       |0       |0       |
|  kb                              |Keyboard                                           |292    |244     |48      |143     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |671    |504     |109     |376     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |671    |504     |109     |376     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |278    |225     |40      |117     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |46     |46      |0       |20      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |183    |140     |40      |49      |0       |0       |
|        u_sdram_data              |sdram_data                                         |49     |39      |0       |48      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |393    |279     |69      |259     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |133    |83      |21      |104     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |5      |2       |0       |5       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |29     |22      |0       |29      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |38     |33      |0       |38      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |145    |107     |22      |115     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |19     |19      |0       |19      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |39     |28      |0       |39      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |29     |29      |0       |29      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |358    |300     |54      |189     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |358    |300     |54      |189     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |105    |87      |18      |54      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |100    |82      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |102    |84      |18      |41      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |17     |15      |0       |17      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |8      |6       |0       |7       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |14      |0       |13      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5152   |5104    |48      |1457    |0       |3       |
|  video_driver_inst               |video_driver                                       |166    |94      |68      |25      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5265  
    #2          2       2395  
    #3          3       759   
    #4          4       621   
    #5        5-10      919   
    #6        11-50     495   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.737121s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (171.8%)

RUN-1004 : used memory is 897 MB, reserved memory is 890 MB, peak memory is 951 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45968, tnet num: 10525, tinst num: 4604, tnode num: 54055, tedge num: 77247.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.600904s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.5%)

RUN-1004 : used memory is 895 MB, reserved memory is 888 MB, peak memory is 951 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4604
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 10573, pip num: 113314
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 431
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3126 valid insts, and 315782 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.181767s wall, 110.609375s user + 0.281250s system = 110.890625s CPU (991.7%)

RUN-1004 : used memory is 909 MB, reserved memory is 906 MB, peak memory is 1073 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_164325.log"
