Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 13 12:12:37 2019
| Host         : DESKTOP-982HE02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.564        0.000                      0                 8945        0.066        0.000                      0                 8945        4.230        0.000                       0                  2951  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.564        0.000                      0                 8945        0.066        0.000                      0                 8945        4.230        0.000                       0                  2951  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.778ns (19.633%)  route 7.278ns (80.367%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 14.005 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.229     4.160    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y145        FDRE                                         r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.341     4.501 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=127, routed)         1.045     5.546    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X43Y154        LUT6 (Prop_lut6_I2_O)        0.097     5.643 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.643    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X43Y154        MUXF7 (Prop_muxf7_I0_O)      0.163     5.806 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.642     7.448    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I1_O)        0.229     7.677 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.511     8.188    my_graphics/my_manager/data_read[1]_7[3]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.113     8.301 r  my_graphics/my_manager/write_ram1_carry_i_15/O
                         net (fo=1, routed)           0.414     8.715    my_graphics/my_manager/write_ram1_carry_i_15_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I4_O)        0.239     8.954 r  my_graphics/my_manager/write_ram1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.954    my_graphics/my_rasterize/buffer0_i_1_0[1]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.356 r  my_graphics/my_rasterize/write_ram1_carry/CO[3]
                         net (fo=2, routed)           0.628     9.984    my_graphics/my_manager/pipeline_y_active/CO[0]
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.097    10.081 r  my_graphics/my_manager/pipeline_y_active/buffer1_i_1/O
                         net (fo=28, routed)          1.556    11.636    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X34Y139        LUT6 (Prop_lut6_I3_O)        0.097    11.733 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__16/O
                         net (fo=2, routed)           1.483    13.216    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y28         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.227    14.005    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.158    14.163    
                         clock uncertainty           -0.035    14.128    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.780    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 1.920ns (21.000%)  route 7.223ns (79.000%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 14.102 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.229     4.160    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y145        FDRE                                         r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.341     4.501 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=127, routed)         1.045     5.546    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X43Y154        LUT6 (Prop_lut6_I2_O)        0.097     5.643 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.643    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X43Y154        MUXF7 (Prop_muxf7_I0_O)      0.163     5.806 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.642     7.448    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I1_O)        0.229     7.677 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.511     8.188    my_graphics/my_manager/data_read[1]_7[3]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.113     8.301 r  my_graphics/my_manager/write_ram1_carry_i_15/O
                         net (fo=1, routed)           0.414     8.715    my_graphics/my_manager/write_ram1_carry_i_15_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I4_O)        0.239     8.954 r  my_graphics/my_manager/write_ram1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.954    my_graphics/my_rasterize/buffer0_i_1_0[1]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.356 r  my_graphics/my_rasterize/write_ram1_carry/CO[3]
                         net (fo=2, routed)           0.628     9.984    my_graphics/my_manager/pipeline_y_active/CO[0]
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.102    10.086 r  my_graphics/my_manager/pipeline_y_active/buffer0_i_1/O
                         net (fo=28, routed)          1.260    11.346    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.234    11.580 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__21/O
                         net (fo=2, routed)           1.723    13.303    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.324    14.102    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.153    14.255    
                         clock uncertainty           -0.035    14.220    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.872    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex2/vertex_out_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 7.202ns (76.902%)  route 2.163ns (23.098%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.347     4.278    my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.635     4.913 r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[11]
                         net (fo=2, routed)           0.854     5.767    vertices_triangle_source[3]_1[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      2.823     8.590 r  p_0_out__2/P[21]
                         net (fo=18, routed)          0.739     9.329    p_0_out__2_n_84
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[27]_P[13])
                                                      2.823    12.152 r  p_0_out__3/P[13]
                         net (fo=1, routed)           0.570    12.723    my_graphics/my_tri_source/vertex_out_reg[2][15][1]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    12.820 r  my_graphics/my_tri_source/_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.820    my_graphics/my_projection/vertex2/vertex_out_reg[2][3]_0[1]
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.232 r  my_graphics/my_projection/vertex2/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.232    my_graphics/my_projection/vertex2/_carry_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.321 r  my_graphics/my_projection/vertex2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.321    my_graphics/my_projection/vertex2/_carry__0_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.410 r  my_graphics/my_projection/vertex2/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.410    my_graphics/my_projection/vertex2/_carry__1_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.644 r  my_graphics/my_projection/vertex2/_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.644    my_graphics/my_projection/vertex2/_carry__2_n_4
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.209    13.987    my_graphics/my_projection/vertex2/clk_100mhz_IBUF_BUFG
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][15]/C
                         clock pessimism              0.231    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.056    14.238    my_graphics/my_projection/vertex2/vertex_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex2/vertex_out_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 7.198ns (76.893%)  route 2.163ns (23.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.347     4.278    my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.635     4.913 r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[11]
                         net (fo=2, routed)           0.854     5.767    vertices_triangle_source[3]_1[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      2.823     8.590 r  p_0_out__2/P[21]
                         net (fo=18, routed)          0.739     9.329    p_0_out__2_n_84
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[27]_P[13])
                                                      2.823    12.152 r  p_0_out__3/P[13]
                         net (fo=1, routed)           0.570    12.723    my_graphics/my_tri_source/vertex_out_reg[2][15][1]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    12.820 r  my_graphics/my_tri_source/_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.820    my_graphics/my_projection/vertex2/vertex_out_reg[2][3]_0[1]
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.232 r  my_graphics/my_projection/vertex2/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.232    my_graphics/my_projection/vertex2/_carry_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.321 r  my_graphics/my_projection/vertex2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.321    my_graphics/my_projection/vertex2/_carry__0_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.410 r  my_graphics/my_projection/vertex2/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.410    my_graphics/my_projection/vertex2/_carry__1_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.640 r  my_graphics/my_projection/vertex2/_carry__2/O[1]
                         net (fo=1, routed)           0.000    13.640    my_graphics/my_projection/vertex2/_carry__2_n_6
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.209    13.987    my_graphics/my_projection/vertex2/clk_100mhz_IBUF_BUFG
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][13]/C
                         clock pessimism              0.231    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.056    14.238    my_graphics/my_projection/vertex2/vertex_out_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 my_vga/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 4.377ns (48.304%)  route 4.684ns (51.696%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 14.080 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.245     4.176    my_vga/clk_100mhz_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  my_vga/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.393     4.569 r  my_vga/vcount_out_reg[3]/Q
                         net (fo=4, routed)           0.328     4.897    my_graphics/my_manager/out[3]
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.389 r  my_graphics/my_manager/y_active_frame_carry/CO[3]
                         net (fo=1, routed)           0.000     5.389    my_graphics/my_manager/y_active_frame_carry_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.478 r  my_graphics/my_manager/y_active_frame_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.478    my_graphics/my_manager/y_active_frame_carry__0_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.567 r  my_graphics/my_manager/y_active_frame_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.567    my_graphics/my_manager/y_active_frame_carry__1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     5.737 r  my_graphics/my_manager/y_active_frame_carry__2/O[0]
                         net (fo=20, routed)          0.580     6.316    my_graphics/my_manager/A[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[16])
                                                      2.950     9.266 r  my_graphics/my_manager/address_read_active/P[16]
                         net (fo=2, routed)           0.687     9.954    my_graphics/my_manager/address_read_active__0[16]
    SLICE_X61Y95         LUT3 (Prop_lut3_I0_O)        0.097    10.051 r  my_graphics/my_manager/buffer1_i_39/O
                         net (fo=33, routed)          0.731    10.781    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y102        LUT5 (Prop_lut5_I1_O)        0.097    10.878 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__21/O
                         net (fo=2, routed)           2.359    13.237    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y38         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.302    14.080    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.153    14.233    
                         clock uncertainty           -0.035    14.198    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    13.850    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 1.920ns (21.210%)  route 7.132ns (78.790%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 14.057 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.229     4.160    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y145        FDRE                                         r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.341     4.501 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=127, routed)         1.045     5.546    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X43Y154        LUT6 (Prop_lut6_I2_O)        0.097     5.643 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.643    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X43Y154        MUXF7 (Prop_muxf7_I0_O)      0.163     5.806 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.642     7.448    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I1_O)        0.229     7.677 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.511     8.188    my_graphics/my_manager/data_read[1]_7[3]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.113     8.301 r  my_graphics/my_manager/write_ram1_carry_i_15/O
                         net (fo=1, routed)           0.414     8.715    my_graphics/my_manager/write_ram1_carry_i_15_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I4_O)        0.239     8.954 r  my_graphics/my_manager/write_ram1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.954    my_graphics/my_rasterize/buffer0_i_1_0[1]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.356 r  my_graphics/my_rasterize/write_ram1_carry/CO[3]
                         net (fo=2, routed)           0.628     9.984    my_graphics/my_manager/pipeline_y_active/CO[0]
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.102    10.086 r  my_graphics/my_manager/pipeline_y_active/buffer0_i_1/O
                         net (fo=28, routed)          1.554    11.640    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.234    11.874 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=2, routed)           1.339    13.212    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.279    14.057    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.153    14.210    
                         clock uncertainty           -0.035    14.175    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.827    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 1.920ns (21.258%)  route 7.112ns (78.742%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.052ns = ( 14.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.229     4.160    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y145        FDRE                                         r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.341     4.501 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=127, routed)         1.045     5.546    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X43Y154        LUT6 (Prop_lut6_I2_O)        0.097     5.643 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.643    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X43Y154        MUXF7 (Prop_muxf7_I0_O)      0.163     5.806 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.642     7.448    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I1_O)        0.229     7.677 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.511     8.188    my_graphics/my_manager/data_read[1]_7[3]
    SLICE_X49Y98         LUT4 (Prop_lut4_I1_O)        0.113     8.301 r  my_graphics/my_manager/write_ram1_carry_i_15/O
                         net (fo=1, routed)           0.414     8.715    my_graphics/my_manager/write_ram1_carry_i_15_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I4_O)        0.239     8.954 r  my_graphics/my_manager/write_ram1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.954    my_graphics/my_rasterize/buffer0_i_1_0[1]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.356 r  my_graphics/my_rasterize/write_ram1_carry/CO[3]
                         net (fo=2, routed)           0.628     9.984    my_graphics/my_manager/pipeline_y_active/CO[0]
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.102    10.086 r  my_graphics/my_manager/pipeline_y_active/buffer0_i_1/O
                         net (fo=28, routed)          1.428    11.514    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X62Y60         LUT6 (Prop_lut6_I0_O)        0.234    11.748 r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__13/O
                         net (fo=2, routed)           1.444    13.192    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.274    14.052    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.153    14.205    
                         clock uncertainty           -0.035    14.170    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    13.822    my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex2/vertex_out_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 7.149ns (76.771%)  route 2.163ns (23.229%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.347     4.278    my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.635     4.913 r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[11]
                         net (fo=2, routed)           0.854     5.767    vertices_triangle_source[3]_1[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      2.823     8.590 r  p_0_out__2/P[21]
                         net (fo=18, routed)          0.739     9.329    p_0_out__2_n_84
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[27]_P[13])
                                                      2.823    12.152 r  p_0_out__3/P[13]
                         net (fo=1, routed)           0.570    12.723    my_graphics/my_tri_source/vertex_out_reg[2][15][1]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    12.820 r  my_graphics/my_tri_source/_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.820    my_graphics/my_projection/vertex2/vertex_out_reg[2][3]_0[1]
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.232 r  my_graphics/my_projection/vertex2/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.232    my_graphics/my_projection/vertex2/_carry_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.321 r  my_graphics/my_projection/vertex2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.321    my_graphics/my_projection/vertex2/_carry__0_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.410 r  my_graphics/my_projection/vertex2/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.410    my_graphics/my_projection/vertex2/_carry__1_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.591 r  my_graphics/my_projection/vertex2/_carry__2/O[2]
                         net (fo=1, routed)           0.000    13.591    my_graphics/my_projection/vertex2/_carry__2_n_5
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.209    13.987    my_graphics/my_projection/vertex2/clk_100mhz_IBUF_BUFG
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][14]/C
                         clock pessimism              0.231    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.056    14.238    my_graphics/my_projection/vertex2/vertex_out_reg[2][14]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 my_vga/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 4.377ns (48.389%)  route 4.668ns (51.611%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 14.117 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.245     4.176    my_vga/clk_100mhz_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  my_vga/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.393     4.569 r  my_vga/vcount_out_reg[3]/Q
                         net (fo=4, routed)           0.328     4.897    my_graphics/my_manager/out[3]
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.389 r  my_graphics/my_manager/y_active_frame_carry/CO[3]
                         net (fo=1, routed)           0.000     5.389    my_graphics/my_manager/y_active_frame_carry_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.478 r  my_graphics/my_manager/y_active_frame_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.478    my_graphics/my_manager/y_active_frame_carry__0_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.567 r  my_graphics/my_manager/y_active_frame_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.567    my_graphics/my_manager/y_active_frame_carry__1_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     5.737 r  my_graphics/my_manager/y_active_frame_carry__2/O[0]
                         net (fo=20, routed)          0.580     6.316    my_graphics/my_manager/A[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[16])
                                                      2.950     9.266 r  my_graphics/my_manager/address_read_active/P[16]
                         net (fo=2, routed)           0.687     9.954    my_graphics/my_manager/address_read_active__0[16]
    SLICE_X61Y95         LUT3 (Prop_lut3_I0_O)        0.097    10.051 r  my_graphics/my_manager/buffer1_i_39/O
                         net (fo=33, routed)          0.701    10.752    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X61Y100        LUT5 (Prop_lut5_I2_O)        0.097    10.849 r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__14/O
                         net (fo=2, routed)           2.372    13.221    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y37         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.339    14.117    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.153    14.270    
                         clock uncertainty           -0.035    14.235    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    13.887    my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_projection/vertex2/vertex_out_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 7.127ns (76.716%)  route 2.163ns (23.284%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 13.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.347     4.278    my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.635     4.913 r  my_graphics/my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[11]
                         net (fo=2, routed)           0.854     5.767    vertices_triangle_source[3]_1[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_P[21])
                                                      2.823     8.590 r  p_0_out__2/P[21]
                         net (fo=18, routed)          0.739     9.329    p_0_out__2_n_84
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[27]_P[13])
                                                      2.823    12.152 r  p_0_out__3/P[13]
                         net (fo=1, routed)           0.570    12.723    my_graphics/my_tri_source/vertex_out_reg[2][15][1]
    SLICE_X73Y91         LUT2 (Prop_lut2_I1_O)        0.097    12.820 r  my_graphics/my_tri_source/_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.820    my_graphics/my_projection/vertex2/vertex_out_reg[2][3]_0[1]
    SLICE_X73Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.232 r  my_graphics/my_projection/vertex2/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.232    my_graphics/my_projection/vertex2/_carry_n_0
    SLICE_X73Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.321 r  my_graphics/my_projection/vertex2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.321    my_graphics/my_projection/vertex2/_carry__0_n_0
    SLICE_X73Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.410 r  my_graphics/my_projection/vertex2/_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.410    my_graphics/my_projection/vertex2/_carry__1_n_0
    SLICE_X73Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.569 r  my_graphics/my_projection/vertex2/_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.569    my_graphics/my_projection/vertex2/_carry__2_n_7
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        1.209    13.987    my_graphics/my_projection/vertex2/clk_100mhz_IBUF_BUFG
    SLICE_X73Y94         FDRE                                         r  my_graphics/my_projection/vertex2/vertex_out_reg[2][12]/C
                         clock pessimism              0.231    14.218    
                         clock uncertainty           -0.035    14.182    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.056    14.238    my_graphics/my_projection/vertex2/vertex_out_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_graphics/rgb_rasterize_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/pipeline_rgb/buffer_reg[28]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.601     1.520    my_graphics/clk_100mhz_IBUF_BUFG
    SLICE_X81Y91         FDRE                                         r  my_graphics/rgb_rasterize_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  my_graphics/rgb_rasterize_reg[4]/Q
                         net (fo=1, routed)           0.055     1.716    my_graphics/my_rasterize/pipeline_rgb/buffer_reg[23]_my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_29_0[4]
    SLICE_X80Y91         SRLC32E                                      r  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[28]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.873     2.038    my_graphics/my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X80Y91         SRLC32E                                      r  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[28]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.650    my_graphics/my_rasterize/pipeline_rgb/buffer_reg[28]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.250ns (52.876%)  route 0.223ns (47.124%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.561     1.480    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X51Y85         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.223     1.844    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[25][3]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_3/O
                         net (fo=1, routed)           0.000     1.889    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[3]_i_3_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.953 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.953    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[3]
    SLICE_X54Y87         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.830     1.995    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y87         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.134     1.878    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/x_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/pipeline_x/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.561     1.480    my_graphics/my_rasterize/clk_100mhz_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  my_graphics/my_rasterize/x_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  my_graphics/my_rasterize/x_cur_reg[1]/Q
                         net (fo=11, routed)          0.066     1.687    my_graphics/my_rasterize/pipeline_x/Q[1]
    SLICE_X56Y84         SRLC32E                                      r  my_graphics/my_rasterize/pipeline_x/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.829     1.994    my_graphics/my_rasterize/pipeline_x/clk_100mhz_IBUF_BUFG
    SLICE_X56Y84         SRLC32E                                      r  my_graphics/my_rasterize/pipeline_x/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
                         clock pessimism             -0.500     1.493    
    SLICE_X56Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.610    my_graphics/my_rasterize/pipeline_x/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.250ns (52.339%)  route 0.228ns (47.661%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.555     1.474    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y79         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.228     1.843    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][14]
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.888    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.952 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.952    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.823     1.988    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.134     1.871    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.311ns (63.377%)  route 0.180ns (36.623%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.554     1.473    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.180     1.794    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][10]
    SLICE_X50Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.911 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.911    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.964 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.964    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.823     1.988    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.134     1.871    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.311ns (63.377%)  route 0.180ns (36.623%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.554     1.473    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.180     1.794    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.911 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.911    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.964 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.964    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X50Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.822     1.987    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.134     1.870    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.251ns (51.043%)  route 0.241ns (48.957%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.555     1.474    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y79         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.241     1.856    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][13]
    SLICE_X50Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.901    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[14]
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.966 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.966    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.823     1.988    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y78         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.134     1.871    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/pipeline_x/buffer_reg[36]_my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_26/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/pipeline_x/buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.668%)  route 0.270ns (56.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.561     1.480    my_graphics/my_rasterize/pipeline_x/clk_100mhz_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  my_graphics/my_rasterize/pipeline_x/buffer_reg[36]_my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  my_graphics/my_rasterize/pipeline_x/buffer_reg[36]_my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_26/Q
                         net (fo=1, routed)           0.270     1.914    my_graphics/my_rasterize/pipeline_x/buffer_reg[36]_my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_26_n_0
    SLICE_X54Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  my_graphics/my_rasterize/pipeline_x/buffer_reg_gate__10/O
                         net (fo=1, routed)           0.000     1.959    my_graphics/my_rasterize/pipeline_x/buffer_reg_gate__10_n_0
    SLICE_X54Y86         FDRE                                         r  my_graphics/my_rasterize/pipeline_x/buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.829     1.994    my_graphics/my_rasterize/pipeline_x/clk_100mhz_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  my_graphics/my_rasterize/pipeline_x/buffer_reg[20]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.120     1.863    my_graphics/my_rasterize/pipeline_x/buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.251ns (50.596%)  route 0.245ns (49.404%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.561     1.480    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X51Y85         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.245     1.866    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[25][6]
    SLICE_X54Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.911 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[7]_i_3/O
                         net (fo=1, routed)           0.000     1.911    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i[7]_i_3_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.976 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.976    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[6]
    SLICE_X54Y88         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.832     1.997    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y88         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134     1.880    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.324ns (64.323%)  route 0.180ns (35.677%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.554     1.473    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.180     1.794    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X50Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.911 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.911    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.977 r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.977    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X50Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2950, routed)        0.822     1.987    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y77         FDRE                                         r  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.134     1.870    my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.723         10.000      7.277      DSP48_X2Y32   my_graphics/my_rasterize/numerator_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X0Y13  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X0Y13  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X0Y14  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X0Y14  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y3   my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y3   my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y4   my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X2Y4   my_graphics/my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y18  my_graphics/my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[24]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[24]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[25]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[25]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y93  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[26]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y93  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[27]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[29]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X70Y94  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[29]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y93  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[32]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X76Y93  my_graphics/my_rasterize/pipeline_rgb/buffer_reg[34]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X58Y79  my_graphics/my_rasterize/pipeline_y/buffer_reg[54]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X58Y79  my_graphics/my_rasterize/pipeline_y/buffer_reg[55]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X58Y79  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[28].pipe_reg[28][0]_srl27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X58Y79  my_graphics/my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[28].pipe_reg[28][1]_srl27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y84  my_graphics/my_rasterize/pipeline_x/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y84  my_graphics/my_rasterize/pipeline_y/buffer_reg[48]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y84  my_graphics/my_rasterize/pipeline_y/buffer_reg[49]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y84  my_graphics/my_rasterize/pipeline_y/buffer_reg[51]_srl27___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_25/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y89  my_graphics/my_rasterize/pipeline_busy/buffer_reg[2]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y89  my_graphics/my_rasterize/pipeline_busy/buffer_reg[2]_srl30___my_graphics_my_rasterize_pipeline_busy_buffer_reg_r_28/CLK



