$date
  Mon Apr 10 06:09:39 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_funcao $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 3 # ula_sel[2:0] $end
$var reg 8 $ ula_out[7:0] $end
$scope module instancia $end
$var reg 8 % a[7:0] $end
$var reg 8 & b[7:0] $end
$var reg 3 ' ula_sel[2:0] $end
$var reg 8 ( ula_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b11111111 "
b000 #
b00000000 $
b00000000 %
b11111111 &
b000 '
b00000000 (
#10000000
b001 #
b11111111 $
b001 '
b11111111 (
#20000000
b010 #
b010 '
#30000000
b011 #
b00000001 $
b011 '
b00000001 (
#35000000
b11111111 !
b00000000 "
b11111111 $
b11111111 %
b00000000 &
b11111111 (
#40000000
b100 #
b100 '
#50000000
b101 #
b00000000 $
b101 '
b00000000 (
#60000000
b110 #
b11111111 $
b110 '
b11111111 (
#70000000
b111 #
b00000000 $
b111 '
b00000000 (
