{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701611159400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701611159400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 10:45:59 2023 " "Processing started: Sun Dec 03 10:45:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701611159400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701611159400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PomodoroOFF -c PomodoroOFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off PomodoroOFF -c PomodoroOFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701611159400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701611159985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/reset_sync.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/reset_sync.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "../src/reset_sync.bdf" "" { Schematic "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/reset_sync.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611160028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/pomodorooff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/pomodorooff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PomodoroOFF-behavior " "Found design unit 1: PomodoroOFF-behavior" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160345 ""} { "Info" "ISGN_ENTITY_NAME" "1 PomodoroOFF " "Found entity 1: PomodoroOFF" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611160345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../src/pll.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160350 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611160350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-behavior " "Found design unit 1: display_7seg-behavior" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160354 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611160354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/botao_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luiza/documents/2023.2/hdl/pomodoro-timer/pomodoro-timer-with-fpga/src/botao_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Botao_base-behavior " "Found design unit 1: Botao_base-behavior" {  } { { "../src/Botao_base.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/Botao_base.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Botao_base " "Found entity 1: Botao_base" {  } { { "../src/Botao_base.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/Botao_base.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611160358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611160358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PomodoroOFF " "Elaborating entity \"PomodoroOFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701611162632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync reset_sync:reset_synch_50mhz_inst " "Elaborating entity \"reset_sync\" for hierarchy \"reset_sync:reset_synch_50mhz_inst\"" {  } { { "../src/PomodoroOFF.vhd" "reset_synch_50mhz_inst" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611162711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:conversor_7seg_1 " "Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:conversor_7seg_1\"" {  } { { "../src/PomodoroOFF.vhd" "conversor_7seg_1" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611162714 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[0\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[0\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[1\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[1\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[2\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[2\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[3\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[3\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[4\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[4\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[5\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[5\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_7seg_o\[6\] display_7seg.vhd(22) " "Inferred latch for \"disp_7seg_o\[6\]\" at display_7seg.vhd(22)" {  } { { "../src/display_7seg.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/display_7seg.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701611162715 "|PomodoroOFF|display_7seg:conversor_7seg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Botao_base Botao_base:botao_inst " "Elaborating entity \"Botao_base\" for hierarchy \"Botao_base:botao_inst\"" {  } { { "../src/PomodoroOFF.vhd" "botao_inst" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611162722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d024 " "Found entity 1: altsyncram_d024" {  } { { "db/altsyncram_d024.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/altsyncram_d024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611163496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611163496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/mux_irc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611163694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611163694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611163785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611163785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ifi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ifi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ifi " "Found entity 1: cntr_ifi" {  } { { "db/cntr_ifi.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cntr_ifi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611163938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611163938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611163993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611163993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_78j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_78j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_78j " "Found entity 1: cntr_78j" {  } { { "db/cntr_78j.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cntr_78j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611164091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611164091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611164237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611164237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611164299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611164299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611164423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611164423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611164476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611164476 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611164575 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "../src/PomodoroOFF.vhd" "Div3" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "../src/PomodoroOFF.vhd" "Div4" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "../src/PomodoroOFF.vhd" "Div6" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "../src/PomodoroOFF.vhd" "Div7" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "../src/PomodoroOFF.vhd" "Mod4" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "../src/PomodoroOFF.vhd" "Mod7" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "../src/PomodoroOFF.vhd" "Div2" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "../src/PomodoroOFF.vhd" "Mod6" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "../src/PomodoroOFF.vhd" "Div8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../src/PomodoroOFF.vhd" "Div0" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "../src/PomodoroOFF.vhd" "Mod3" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "../src/PomodoroOFF.vhd" "Div5" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../src/PomodoroOFF.vhd" "Mod1" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "../src/PomodoroOFF.vhd" "Mod2" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../src/PomodoroOFF.vhd" "Mod0" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "../src/PomodoroOFF.vhd" "Mod5" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "../src/PomodoroOFF.vhd" "Mod8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165597 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1701611165597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165637 ""}  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701611165637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_shm " "Found entity 1: lpm_divide_shm" {  } { { "db/lpm_divide_shm.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/lpm_divide_shm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611165888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611165889 ""}  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701611165889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611165981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611165981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611166021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166021 ""}  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701611166021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 269 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611166146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166146 ""}  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 269 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701611166146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_99f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_99f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_99f " "Found entity 1: alt_u_div_99f" {  } { { "db/alt_u_div_99f.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_99f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611166351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701611166352 ""}  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701611166352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701611166436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701611166436 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/PomodoroOFF.vhd" "" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/src/PomodoroOFF.vhd" 125 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701611167323 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701611167323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611169700 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div7\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div7\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_t2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_t2f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div7\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div7\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_t2f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_t2f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div4\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_t2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_t2f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_8gm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_t2f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_t2f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_t2f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/luiza/Documents/2023.2/HDL/Pomodoro-Timer/Pomodoro-Timer-with-FPGA/prj/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170464 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1701611170464 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701611170487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701611170487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701611170521 "|PomodoroOFF|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701611170521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611170639 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 177 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 177 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1701611171726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701611171795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701611171795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5386 " "Implemented 5386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701611172426 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701611172426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5258 " "Implemented 5258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701611172426 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1701611172426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701611172426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701611172579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 10:46:12 2023 " "Processing ended: Sun Dec 03 10:46:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701611172579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701611172579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701611172579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701611172579 ""}
