// Seed: 701728919
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
endmodule
