Loading plugins phase: Elapsed time ==> 0s.657ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -d CY8C4247LQI-BL483 -s C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.312ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.175ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 RC_Car_LE_Bluetooth.v -verilog
======================================================================

======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 RC_Car_LE_Bluetooth.v -verilog
======================================================================

======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 -verilog RC_Car_LE_Bluetooth.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Oct 18 20:58:31 2020


======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   vpp
Options  :    -yv2 -q10 RC_Car_LE_Bluetooth.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Oct 18 20:58:31 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RC_Car_LE_Bluetooth.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 -verilog RC_Car_LE_Bluetooth.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Oct 18 20:58:32 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\codegentemp\RC_Car_LE_Bluetooth.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\codegentemp\RC_Car_LE_Bluetooth.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RC_Car_LE_Bluetooth.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 -verilog RC_Car_LE_Bluetooth.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Oct 18 20:58:33 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\codegentemp\RC_Car_LE_Bluetooth.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\codegentemp\RC_Car_LE_Bluetooth.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_43
	Net_52
	Net_53
	Net_54
	Net_55
	Net_56
	Net_57
	Net_58
	Net_60
	Net_63
	Net_1049
	\BLE:Net_55\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_449
	Net_450
	Net_451
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM:Net_139\
	\PWM:Net_138\
	\PWM:Net_183\
	\PWM:Net_181\
	\Motor_Rechts:PWMUDB:km_run\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode2_2\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode2_1\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode2_0\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode1_2\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode1_1\
	\Motor_Rechts:PWMUDB:ctrl_cmpmode1_0\
	\Motor_Rechts:PWMUDB:capt_rising\
	\Motor_Rechts:PWMUDB:capt_falling\
	\Motor_Rechts:PWMUDB:trig_rise\
	\Motor_Rechts:PWMUDB:trig_fall\
	\Motor_Rechts:PWMUDB:sc_kill\
	\Motor_Rechts:PWMUDB:min_kill\
	\Motor_Rechts:PWMUDB:db_tc\
	\Motor_Rechts:PWMUDB:dith_sel\
	\Motor_Rechts:PWMUDB:compare2\
	Net_1003
	Net_1004
	Net_1005
	\Motor_Rechts:PWMUDB:MODULE_2:b_31\
	\Motor_Rechts:PWMUDB:MODULE_2:b_30\
	\Motor_Rechts:PWMUDB:MODULE_2:b_29\
	\Motor_Rechts:PWMUDB:MODULE_2:b_28\
	\Motor_Rechts:PWMUDB:MODULE_2:b_27\
	\Motor_Rechts:PWMUDB:MODULE_2:b_26\
	\Motor_Rechts:PWMUDB:MODULE_2:b_25\
	\Motor_Rechts:PWMUDB:MODULE_2:b_24\
	\Motor_Rechts:PWMUDB:MODULE_2:b_23\
	\Motor_Rechts:PWMUDB:MODULE_2:b_22\
	\Motor_Rechts:PWMUDB:MODULE_2:b_21\
	\Motor_Rechts:PWMUDB:MODULE_2:b_20\
	\Motor_Rechts:PWMUDB:MODULE_2:b_19\
	\Motor_Rechts:PWMUDB:MODULE_2:b_18\
	\Motor_Rechts:PWMUDB:MODULE_2:b_17\
	\Motor_Rechts:PWMUDB:MODULE_2:b_16\
	\Motor_Rechts:PWMUDB:MODULE_2:b_15\
	\Motor_Rechts:PWMUDB:MODULE_2:b_14\
	\Motor_Rechts:PWMUDB:MODULE_2:b_13\
	\Motor_Rechts:PWMUDB:MODULE_2:b_12\
	\Motor_Rechts:PWMUDB:MODULE_2:b_11\
	\Motor_Rechts:PWMUDB:MODULE_2:b_10\
	\Motor_Rechts:PWMUDB:MODULE_2:b_9\
	\Motor_Rechts:PWMUDB:MODULE_2:b_8\
	\Motor_Rechts:PWMUDB:MODULE_2:b_7\
	\Motor_Rechts:PWMUDB:MODULE_2:b_6\
	\Motor_Rechts:PWMUDB:MODULE_2:b_5\
	\Motor_Rechts:PWMUDB:MODULE_2:b_4\
	\Motor_Rechts:PWMUDB:MODULE_2:b_3\
	\Motor_Rechts:PWMUDB:MODULE_2:b_2\
	\Motor_Rechts:PWMUDB:MODULE_2:b_1\
	\Motor_Rechts:PWMUDB:MODULE_2:b_0\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_31\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_30\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_29\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_28\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_27\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_26\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_25\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_24\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_31\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_30\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_29\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_28\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_27\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_26\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_25\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_24\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_23\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_22\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_21\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_20\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_19\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_18\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_17\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_16\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_15\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_14\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_13\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_12\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_11\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_10\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_9\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_8\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_7\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_6\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_5\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_4\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_3\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_2\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_1\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:b_0\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_31\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_30\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_29\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_28\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_27\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_26\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_25\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_24\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_23\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_22\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_21\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_20\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_19\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_18\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_17\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_16\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_15\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_14\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_13\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_12\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_11\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_10\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_9\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_8\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_7\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_6\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_5\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_4\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_3\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_2\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Motor_Rechts:Net_139\
	\Motor_Rechts:Net_138\
	\Motor_Rechts:Net_183\
	\Motor_Rechts:Net_181\
	\Motor_Links:PWMUDB:km_run\
	\Motor_Links:PWMUDB:ctrl_cmpmode2_2\
	\Motor_Links:PWMUDB:ctrl_cmpmode2_1\
	\Motor_Links:PWMUDB:ctrl_cmpmode2_0\
	\Motor_Links:PWMUDB:ctrl_cmpmode1_2\
	\Motor_Links:PWMUDB:ctrl_cmpmode1_1\
	\Motor_Links:PWMUDB:ctrl_cmpmode1_0\
	\Motor_Links:PWMUDB:capt_rising\
	\Motor_Links:PWMUDB:capt_falling\
	\Motor_Links:PWMUDB:trig_rise\
	\Motor_Links:PWMUDB:trig_fall\
	\Motor_Links:PWMUDB:sc_kill\
	\Motor_Links:PWMUDB:min_kill\
	\Motor_Links:PWMUDB:db_tc\
	\Motor_Links:PWMUDB:dith_sel\
	\Motor_Links:PWMUDB:compare2\
	Net_1031
	Net_1032
	Net_1033
	\Motor_Links:PWMUDB:MODULE_3:b_31\
	\Motor_Links:PWMUDB:MODULE_3:b_30\
	\Motor_Links:PWMUDB:MODULE_3:b_29\
	\Motor_Links:PWMUDB:MODULE_3:b_28\
	\Motor_Links:PWMUDB:MODULE_3:b_27\
	\Motor_Links:PWMUDB:MODULE_3:b_26\
	\Motor_Links:PWMUDB:MODULE_3:b_25\
	\Motor_Links:PWMUDB:MODULE_3:b_24\
	\Motor_Links:PWMUDB:MODULE_3:b_23\
	\Motor_Links:PWMUDB:MODULE_3:b_22\
	\Motor_Links:PWMUDB:MODULE_3:b_21\
	\Motor_Links:PWMUDB:MODULE_3:b_20\
	\Motor_Links:PWMUDB:MODULE_3:b_19\
	\Motor_Links:PWMUDB:MODULE_3:b_18\
	\Motor_Links:PWMUDB:MODULE_3:b_17\
	\Motor_Links:PWMUDB:MODULE_3:b_16\
	\Motor_Links:PWMUDB:MODULE_3:b_15\
	\Motor_Links:PWMUDB:MODULE_3:b_14\
	\Motor_Links:PWMUDB:MODULE_3:b_13\
	\Motor_Links:PWMUDB:MODULE_3:b_12\
	\Motor_Links:PWMUDB:MODULE_3:b_11\
	\Motor_Links:PWMUDB:MODULE_3:b_10\
	\Motor_Links:PWMUDB:MODULE_3:b_9\
	\Motor_Links:PWMUDB:MODULE_3:b_8\
	\Motor_Links:PWMUDB:MODULE_3:b_7\
	\Motor_Links:PWMUDB:MODULE_3:b_6\
	\Motor_Links:PWMUDB:MODULE_3:b_5\
	\Motor_Links:PWMUDB:MODULE_3:b_4\
	\Motor_Links:PWMUDB:MODULE_3:b_3\
	\Motor_Links:PWMUDB:MODULE_3:b_2\
	\Motor_Links:PWMUDB:MODULE_3:b_1\
	\Motor_Links:PWMUDB:MODULE_3:b_0\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_31\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_30\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_29\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_28\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_27\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_26\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_25\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:a_24\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_31\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_30\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_29\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_28\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_27\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_26\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_25\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_24\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_23\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_22\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_21\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_20\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_19\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_18\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_17\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_16\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_15\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_14\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_13\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_12\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_11\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_10\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_9\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_8\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_7\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_6\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_5\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_4\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_3\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_2\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_1\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:b_0\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_31\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_30\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_29\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_28\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_27\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_26\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_25\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_24\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_23\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_22\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_21\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_20\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_19\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_18\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_17\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_16\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_15\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_14\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_13\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_12\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_11\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_10\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_9\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_8\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_7\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_6\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_5\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_4\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_3\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_2\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Motor_Links:Net_139\
	\Motor_Links:Net_138\
	\Motor_Links:Net_183\
	\Motor_Links:Net_181\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_31\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_30\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_29\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_28\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_27\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_26\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_25\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_24\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_23\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_22\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_21\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_20\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_19\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_18\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_17\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_16\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_15\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_14\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_13\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_12\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_11\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_10\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_9\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_8\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_7\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_6\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_5\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_4\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_3\
	\Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 412 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:sclk_s_wire\ to \UART:select_s_wire\
Aliasing \UART:mosi_s_wire\ to \UART:select_s_wire\
Aliasing \UART:miso_m_wire\ to \UART:select_s_wire\
Aliasing zero to \UART:select_s_wire\
Aliasing one to \UART:tmpOE__tx_net_0\
Aliasing \UART:tmpOE__rx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UART:cts_wire\ to \UART:select_s_wire\
Aliasing tmpOE__Echo_L_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Links:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Links:Net_66\ to \UltraSoon_Links:Net_75\
Aliasing \UltraSoon_Links:Net_82\ to \UltraSoon_Links:Net_75\
Aliasing \UltraSoon_Links:Net_72\ to \UltraSoon_Links:Net_75\
Aliasing tmpOE__Trigger_Midden_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Midden:Net_81\ to \UltraSoon_Links:Net_81\
Aliasing \UltraSoon_Midden:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Midden:Net_66\ to \UltraSoon_Midden:Net_75\
Aliasing \UltraSoon_Midden:Net_82\ to \UltraSoon_Midden:Net_75\
Aliasing \UltraSoon_Midden:Net_72\ to \UltraSoon_Midden:Net_75\
Aliasing tmpOE__Echo_R_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Rechts:Net_81\ to \UltraSoon_Links:Net_81\
Aliasing \UltraSoon_Rechts:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \UltraSoon_Rechts:Net_66\ to \UltraSoon_Rechts:Net_75\
Aliasing \UltraSoon_Rechts:Net_82\ to \UltraSoon_Rechts:Net_75\
Aliasing \UltraSoon_Rechts:Net_72\ to \UltraSoon_Rechts:Net_75\
Aliasing tmpOE__Echo_M_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Trigger_Rechts_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Trigger_Links_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \PWM:Net_180\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:hwCapture\ to \UART:select_s_wire\
Aliasing \PWM:Net_178\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:trig_out\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM:Net_186\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to \UART:select_s_wire\
Aliasing \PWM:Net_179\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:km_tc\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:final_kill\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:status_6\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:status_4\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:cmp2\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:pwm2_i\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \UART:select_s_wire\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_R_Groen_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_R_Geel_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_R_Rood_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_L_Groen_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_L_Geel_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__T_Motor_L_Rood_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Rechts:Net_180\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:hwCapture\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:Net_178\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:trig_out\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Rechts:Net_186\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:runmode_enable\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:Net_179\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Rechts:PWMUDB:ltch_kill_reg\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:ltch_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:km_tc\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:min_kill_reg\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:min_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:final_kill\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Rechts:PWMUDB:dith_count_1\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:dith_count_1\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:dith_count_0\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:dith_count_0\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:status_6\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:status_4\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:cmp2\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:cmp1_status_reg\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:cmp1_status_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:cmp2_status_reg\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:cmp2_status_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:final_kill_reg\\R\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:final_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:cs_addr_0\ to \Motor_Rechts:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Rechts:PWMUDB:pwm1_i\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:pwm2_i\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_23\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_22\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_21\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_20\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_19\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_18\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_17\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_16\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_15\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_14\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_13\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_12\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_11\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_10\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_9\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_8\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_7\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_6\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_5\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_4\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_3\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_2\ to \UART:select_s_wire\
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Links:Net_68\ to \Motor_Rechts:Net_68\
Aliasing \Motor_Links:Net_180\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:hwCapture\ to \UART:select_s_wire\
Aliasing \Motor_Links:Net_178\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:trig_out\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Links:Net_186\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:runmode_enable\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:Net_179\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Links:PWMUDB:ltch_kill_reg\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:ltch_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:km_tc\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:min_kill_reg\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:min_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:final_kill\ to \UART:tmpOE__tx_net_0\
Aliasing \Motor_Links:PWMUDB:dith_count_1\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:dith_count_1\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:dith_count_0\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:dith_count_0\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:status_6\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:status_4\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:cmp2\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:cmp1_status_reg\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:cmp1_status_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:cmp2_status_reg\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:cmp2_status_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:final_kill_reg\\R\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:final_kill_reg\\S\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:cs_addr_0\ to \Motor_Links:PWMUDB:runmode_enable\\R\
Aliasing \Motor_Links:PWMUDB:pwm1_i\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:pwm2_i\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_23\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_22\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_21\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_20\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_19\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_18\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_17\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_16\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_15\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_14\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_13\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_12\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_11\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_10\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_9\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_8\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_7\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_6\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_5\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_4\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_3\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_2\ to \UART:select_s_wire\
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Start_Switch_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__To_Motor_L_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__To_Motor_R_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Motor_Rechts:PWMUDB:prevCompare1\\D\ to \Motor_Rechts:PWMUDB:pwm_temp\
Aliasing \Motor_Rechts:PWMUDB:tc_i_reg\\D\ to \Motor_Rechts:PWMUDB:status_2\
Aliasing \Motor_Links:PWMUDB:prevCompare1\\D\ to \Motor_Links:PWMUDB:pwm_temp\
Aliasing \Motor_Links:PWMUDB:tc_i_reg\\D\ to \Motor_Links:PWMUDB:status_2\
Removing Rhs of wire \UART:rx_wire\[3] = \UART:Net_1268\[4]
Removing Lhs of wire \UART:Net_1170\[7] = \UART:Net_847\[1]
Removing Lhs of wire \UART:sclk_s_wire\[8] = \UART:select_s_wire\[2]
Removing Lhs of wire \UART:mosi_s_wire\[9] = \UART:select_s_wire\[2]
Removing Lhs of wire \UART:miso_m_wire\[10] = \UART:select_s_wire\[2]
Removing Rhs of wire zero[17] = \UART:select_s_wire\[2]
Removing Rhs of wire one[18] = \UART:tmpOE__tx_net_0\[12]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[23] = one[18]
Removing Lhs of wire \UART:cts_wire\[27] = zero[17]
Removing Lhs of wire tmpOE__Echo_L_net_0[54] = one[18]
Removing Lhs of wire \UltraSoon_Links:Net_81\[60] = Net_73[72]
Removing Lhs of wire \UltraSoon_Links:Net_75\[61] = Net_101[55]
Removing Lhs of wire \UltraSoon_Links:Net_69\[62] = one[18]
Removing Lhs of wire \UltraSoon_Links:Net_66\[63] = Net_101[55]
Removing Lhs of wire \UltraSoon_Links:Net_82\[64] = Net_101[55]
Removing Lhs of wire \UltraSoon_Links:Net_72\[65] = Net_101[55]
Removing Lhs of wire tmpOE__Trigger_Midden_net_0[75] = one[18]
Removing Rhs of wire Net_466[76] = \PWM:PWMUDB:pwm_i_reg\[309]
Removing Lhs of wire \UltraSoon_Midden:Net_81\[82] = Net_73[72]
Removing Lhs of wire \UltraSoon_Midden:Net_75\[83] = Net_83[94]
Removing Lhs of wire \UltraSoon_Midden:Net_69\[84] = one[18]
Removing Lhs of wire \UltraSoon_Midden:Net_66\[85] = Net_83[94]
Removing Lhs of wire \UltraSoon_Midden:Net_82\[86] = Net_83[94]
Removing Lhs of wire \UltraSoon_Midden:Net_72\[87] = Net_83[94]
Removing Lhs of wire tmpOE__Echo_R_net_0[96] = one[18]
Removing Lhs of wire \UltraSoon_Rechts:Net_81\[102] = Net_73[72]
Removing Lhs of wire \UltraSoon_Rechts:Net_75\[103] = Net_91[97]
Removing Lhs of wire \UltraSoon_Rechts:Net_69\[104] = one[18]
Removing Lhs of wire \UltraSoon_Rechts:Net_66\[105] = Net_91[97]
Removing Lhs of wire \UltraSoon_Rechts:Net_82\[106] = Net_91[97]
Removing Lhs of wire \UltraSoon_Rechts:Net_72\[107] = Net_91[97]
Removing Lhs of wire tmpOE__Echo_M_net_0[115] = one[18]
Removing Lhs of wire tmpOE__Trigger_Rechts_net_0[122] = one[18]
Removing Lhs of wire tmpOE__Trigger_Links_net_0[128] = one[18]
Removing Lhs of wire \PWM:Net_68\[144] = Net_446[120]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[155] = \PWM:PWMUDB:control_7\[147]
Removing Lhs of wire \PWM:Net_180\[163] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[166] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[167] = \PWM:PWMUDB:control_7\[147]
Removing Lhs of wire \PWM:Net_178\[169] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[172] = one[18]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[174] = zero[17]
Removing Lhs of wire \PWM:Net_186\[175] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[176] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[177] = \PWM:PWMUDB:runmode_enable\[173]
Removing Lhs of wire \PWM:Net_179\[180] = one[18]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[182] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[183] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:km_tc\[184] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[185] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[186] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[189] = one[18]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[192] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[478]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[194] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[479]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[195] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[196] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[197] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[198] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:status_6\[201] = zero[17]
Removing Rhs of wire \PWM:PWMUDB:status_5\[202] = \PWM:PWMUDB:final_kill_reg\[216]
Removing Lhs of wire \PWM:PWMUDB:status_4\[203] = zero[17]
Removing Rhs of wire \PWM:PWMUDB:status_3\[204] = \PWM:PWMUDB:fifo_full\[223]
Removing Rhs of wire \PWM:PWMUDB:status_1\[206] = \PWM:PWMUDB:cmp2_status_reg\[215]
Removing Rhs of wire \PWM:PWMUDB:status_0\[207] = \PWM:PWMUDB:cmp1_status_reg\[214]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[212] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[213] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[217] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[218] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[219] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[220] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[221] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[222] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[224] = \PWM:PWMUDB:tc_i\[179]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[225] = \PWM:PWMUDB:runmode_enable\[173]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[226] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:compare1\[307] = \PWM:PWMUDB:cmp1_less\[278]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[312] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[314] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[319] = \PWM:PWMUDB:cmp1\[210]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[360] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[361] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[362] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[363] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[364] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[365] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[366] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[367] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[368] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[369] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[370] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[371] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[372] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[373] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[374] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[375] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[376] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[377] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[378] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[379] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[380] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[381] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[382] = \PWM:PWMUDB:MODIN1_1\[383]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[383] = \PWM:PWMUDB:dith_count_1\[191]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[384] = \PWM:PWMUDB:MODIN1_0\[385]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[385] = \PWM:PWMUDB:dith_count_0\[193]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[517] = one[18]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[518] = one[18]
Removing Lhs of wire tmpOE__T_Motor_R_Groen_net_0[525] = one[18]
Removing Lhs of wire tmpOE__T_Motor_R_Geel_net_0[531] = one[18]
Removing Lhs of wire tmpOE__T_Motor_R_Rood_net_0[537] = one[18]
Removing Lhs of wire tmpOE__T_Motor_L_Groen_net_0[543] = one[18]
Removing Lhs of wire tmpOE__T_Motor_L_Geel_net_0[549] = one[18]
Removing Lhs of wire tmpOE__T_Motor_L_Rood_net_0[555] = one[18]
Removing Lhs of wire \Motor_Rechts:Net_68\[563] = Net_1030[891]
Removing Lhs of wire \Motor_Rechts:PWMUDB:ctrl_enable\[574] = \Motor_Rechts:PWMUDB:control_7\[566]
Removing Lhs of wire \Motor_Rechts:Net_180\[582] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:hwCapture\[585] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:hwEnable\[586] = \Motor_Rechts:PWMUDB:control_7\[566]
Removing Lhs of wire \Motor_Rechts:Net_178\[588] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:trig_out\[591] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:runmode_enable\\R\[593] = zero[17]
Removing Lhs of wire \Motor_Rechts:Net_186\[594] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:runmode_enable\\S\[595] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_enable\[596] = \Motor_Rechts:PWMUDB:runmode_enable\[592]
Removing Lhs of wire \Motor_Rechts:Net_179\[599] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:ltch_kill_reg\\R\[601] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:ltch_kill_reg\\S\[602] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:km_tc\[603] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:min_kill_reg\\R\[604] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:min_kill_reg\\S\[605] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_kill\[608] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_1\[611] = \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_1\[850]
Removing Lhs of wire \Motor_Rechts:PWMUDB:add_vi_vv_MODGEN_2_0\[613] = \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_0\[851]
Removing Lhs of wire \Motor_Rechts:PWMUDB:dith_count_1\\R\[614] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:dith_count_1\\S\[615] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:dith_count_0\\R\[616] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:dith_count_0\\S\[617] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:status_6\[620] = zero[17]
Removing Rhs of wire \Motor_Rechts:PWMUDB:status_5\[621] = \Motor_Rechts:PWMUDB:final_kill_reg\[635]
Removing Lhs of wire \Motor_Rechts:PWMUDB:status_4\[622] = zero[17]
Removing Rhs of wire \Motor_Rechts:PWMUDB:status_3\[623] = \Motor_Rechts:PWMUDB:fifo_full\[642]
Removing Rhs of wire \Motor_Rechts:PWMUDB:status_1\[625] = \Motor_Rechts:PWMUDB:cmp2_status_reg\[634]
Removing Rhs of wire \Motor_Rechts:PWMUDB:status_0\[626] = \Motor_Rechts:PWMUDB:cmp1_status_reg\[633]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp2_status\[631] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp2\[632] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp1_status_reg\\R\[636] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp1_status_reg\\S\[637] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp2_status_reg\\R\[638] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp2_status_reg\\S\[639] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_kill_reg\\R\[640] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_kill_reg\\S\[641] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cs_addr_2\[643] = \Motor_Rechts:PWMUDB:tc_i\[598]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cs_addr_1\[644] = \Motor_Rechts:PWMUDB:runmode_enable\[592]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cs_addr_0\[645] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:compare1\[678] = \Motor_Rechts:PWMUDB:cmp1_less\[649]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm1_i\[683] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm2_i\[685] = zero[17]
Removing Rhs of wire Net_1012[688] = \Motor_Rechts:PWMUDB:pwm_i_reg\[680]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm_temp\[691] = \Motor_Rechts:PWMUDB:cmp1\[629]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_23\[732] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_22\[733] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_21\[734] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_20\[735] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_19\[736] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_18\[737] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_17\[738] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_16\[739] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_15\[740] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_14\[741] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_13\[742] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_12\[743] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_11\[744] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_10\[745] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_9\[746] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_8\[747] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_7\[748] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_6\[749] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_5\[750] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_4\[751] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_3\[752] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_2\[753] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_1\[754] = \Motor_Rechts:PWMUDB:MODIN2_1\[755]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODIN2_1\[755] = \Motor_Rechts:PWMUDB:dith_count_1\[610]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:a_0\[756] = \Motor_Rechts:PWMUDB:MODIN2_0\[757]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODIN2_0\[757] = \Motor_Rechts:PWMUDB:dith_count_0\[612]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[889] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[890] = one[18]
Removing Lhs of wire \Motor_Links:Net_68\[900] = Net_1030[891]
Removing Lhs of wire \Motor_Links:PWMUDB:ctrl_enable\[911] = \Motor_Links:PWMUDB:control_7\[903]
Removing Lhs of wire \Motor_Links:Net_180\[919] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:hwCapture\[922] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:hwEnable\[923] = \Motor_Links:PWMUDB:control_7\[903]
Removing Lhs of wire \Motor_Links:Net_178\[925] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:trig_out\[928] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:runmode_enable\\R\[930] = zero[17]
Removing Lhs of wire \Motor_Links:Net_186\[931] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:runmode_enable\\S\[932] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:final_enable\[933] = \Motor_Links:PWMUDB:runmode_enable\[929]
Removing Lhs of wire \Motor_Links:Net_179\[936] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:ltch_kill_reg\\R\[938] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:ltch_kill_reg\\S\[939] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:km_tc\[940] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:min_kill_reg\\R\[941] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:min_kill_reg\\S\[942] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:final_kill\[945] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_1\[948] = \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_1\[1187]
Removing Lhs of wire \Motor_Links:PWMUDB:add_vi_vv_MODGEN_3_0\[950] = \Motor_Links:PWMUDB:MODULE_3:g2:a0:s_0\[1188]
Removing Lhs of wire \Motor_Links:PWMUDB:dith_count_1\\R\[951] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:dith_count_1\\S\[952] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:dith_count_0\\R\[953] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:dith_count_0\\S\[954] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:status_6\[957] = zero[17]
Removing Rhs of wire \Motor_Links:PWMUDB:status_5\[958] = \Motor_Links:PWMUDB:final_kill_reg\[972]
Removing Lhs of wire \Motor_Links:PWMUDB:status_4\[959] = zero[17]
Removing Rhs of wire \Motor_Links:PWMUDB:status_3\[960] = \Motor_Links:PWMUDB:fifo_full\[979]
Removing Rhs of wire \Motor_Links:PWMUDB:status_1\[962] = \Motor_Links:PWMUDB:cmp2_status_reg\[971]
Removing Rhs of wire \Motor_Links:PWMUDB:status_0\[963] = \Motor_Links:PWMUDB:cmp1_status_reg\[970]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp2_status\[968] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp2\[969] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp1_status_reg\\R\[973] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp1_status_reg\\S\[974] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp2_status_reg\\R\[975] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp2_status_reg\\S\[976] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:final_kill_reg\\R\[977] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:final_kill_reg\\S\[978] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:cs_addr_2\[980] = \Motor_Links:PWMUDB:tc_i\[935]
Removing Lhs of wire \Motor_Links:PWMUDB:cs_addr_1\[981] = \Motor_Links:PWMUDB:runmode_enable\[929]
Removing Lhs of wire \Motor_Links:PWMUDB:cs_addr_0\[982] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:compare1\[1015] = \Motor_Links:PWMUDB:cmp1_less\[986]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm1_i\[1020] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm2_i\[1022] = zero[17]
Removing Rhs of wire Net_1040[1025] = \Motor_Links:PWMUDB:pwm_i_reg\[1017]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm_temp\[1028] = \Motor_Links:PWMUDB:cmp1\[966]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_23\[1069] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_22\[1070] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_21\[1071] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_20\[1072] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_19\[1073] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_18\[1074] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_17\[1075] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_16\[1076] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_15\[1077] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_14\[1078] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_13\[1079] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_12\[1080] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_11\[1081] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_10\[1082] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_9\[1083] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_8\[1084] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_7\[1085] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_6\[1086] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_5\[1087] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_4\[1088] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_3\[1089] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_2\[1090] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_1\[1091] = \Motor_Links:PWMUDB:MODIN3_1\[1092]
Removing Lhs of wire \Motor_Links:PWMUDB:MODIN3_1\[1092] = \Motor_Links:PWMUDB:dith_count_1\[947]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:a_0\[1093] = \Motor_Links:PWMUDB:MODIN3_0\[1094]
Removing Lhs of wire \Motor_Links:PWMUDB:MODIN3_0\[1094] = \Motor_Links:PWMUDB:dith_count_0\[949]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1226] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1227] = one[18]
Removing Lhs of wire tmpOE__Start_Switch_net_0[1234] = one[18]
Removing Lhs of wire tmpOE__To_Motor_L_net_0[1241] = one[18]
Removing Lhs of wire tmpOE__To_Motor_R_net_0[1247] = one[18]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1253] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1254] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1260] = \PWM:PWMUDB:cmp1\[210]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1261] = \PWM:PWMUDB:cmp1_status\[211]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1262] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1264] = \PWM:PWMUDB:pwm_i\[310]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1265] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1266] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1267] = \PWM:PWMUDB:status_2\[205]
Removing Lhs of wire \Motor_Rechts:PWMUDB:prevCapture\\D\[1269] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:trig_last\\D\[1270] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:prevCompare1\\D\[1276] = \Motor_Rechts:PWMUDB:cmp1\[629]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp1_status_reg\\D\[1277] = \Motor_Rechts:PWMUDB:cmp1_status\[630]
Removing Lhs of wire \Motor_Rechts:PWMUDB:cmp2_status_reg\\D\[1278] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm_i_reg\\D\[1280] = \Motor_Rechts:PWMUDB:pwm_i\[681]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm1_i_reg\\D\[1281] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:pwm2_i_reg\\D\[1282] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:tc_i_reg\\D\[1283] = \Motor_Rechts:PWMUDB:status_2\[624]
Removing Lhs of wire \Motor_Links:PWMUDB:prevCapture\\D\[1285] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:trig_last\\D\[1286] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:prevCompare1\\D\[1292] = \Motor_Links:PWMUDB:cmp1\[966]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp1_status_reg\\D\[1293] = \Motor_Links:PWMUDB:cmp1_status\[967]
Removing Lhs of wire \Motor_Links:PWMUDB:cmp2_status_reg\\D\[1294] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm_i_reg\\D\[1296] = \Motor_Links:PWMUDB:pwm_i\[1018]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm1_i_reg\\D\[1297] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:pwm2_i_reg\\D\[1298] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:tc_i_reg\\D\[1299] = \Motor_Links:PWMUDB:status_2\[961]

------------------------------------------------------
Aliased 0 equations, 291 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:cmp1\' (cost = 0):
\Motor_Rechts:PWMUDB:cmp1\ <= (\Motor_Rechts:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_Rechts:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Motor_Rechts:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_Rechts:PWMUDB:dith_count_1\ and \Motor_Rechts:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:cmp1\' (cost = 0):
\Motor_Links:PWMUDB:cmp1\ <= (\Motor_Links:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_Links:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \Motor_Links:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_Links:PWMUDB:dith_count_1\ and \Motor_Links:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Motor_Rechts:PWMUDB:dith_count_0\ and \Motor_Rechts:PWMUDB:dith_count_1\)
	OR (not \Motor_Rechts:PWMUDB:dith_count_1\ and \Motor_Rechts:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \Motor_Links:PWMUDB:dith_count_0\ and \Motor_Links:PWMUDB:dith_count_1\)
	OR (not \Motor_Links:PWMUDB:dith_count_1\ and \Motor_Links:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor_Rechts:PWMUDB:final_capture\ to zero
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Motor_Links:PWMUDB:final_capture\ to zero
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor_Rechts:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motor_Rechts:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motor_Rechts:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor_Links:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motor_Links:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motor_Links:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[228] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[488] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[498] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[508] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_capture\[647] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[860] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[870] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[880] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:final_capture\[984] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1197] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1207] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1217] = zero[17]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1252] = one[18]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1255] = \PWM:PWMUDB:control_7\[147]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1257] = one[18]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1263] = zero[17]
Removing Lhs of wire \Motor_Rechts:PWMUDB:min_kill_reg\\D\[1268] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:runmode_enable\\D\[1271] = \Motor_Rechts:PWMUDB:control_7\[566]
Removing Lhs of wire \Motor_Rechts:PWMUDB:ltch_kill_reg\\D\[1273] = one[18]
Removing Lhs of wire \Motor_Rechts:PWMUDB:final_kill_reg\\D\[1279] = zero[17]
Removing Lhs of wire \Motor_Links:PWMUDB:min_kill_reg\\D\[1284] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:runmode_enable\\D\[1287] = \Motor_Links:PWMUDB:control_7\[903]
Removing Lhs of wire \Motor_Links:PWMUDB:ltch_kill_reg\\D\[1289] = one[18]
Removing Lhs of wire \Motor_Links:PWMUDB:final_kill_reg\\D\[1295] = zero[17]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -dcpsoc3 RC_Car_LE_Bluetooth.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.996ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 18 October 2020 20:58:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\11800025\Documents\GitHub\Rc_Car_Full_Project\RC_Car_FullProject\RC_Car_LE_Bluetooth.cydsn\RC_Car_LE_Bluetooth.cyprj -d CY8C4247LQI-BL483 RC_Car_LE_Bluetooth.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_Rechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_Links:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Rechts:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_Links:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_446_digital
    Digital Clock 1: Automatic-assigning  clock 'Motors'. Fanout=2, Signal=Net_1030_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock'. Signal=Net_73_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock'. Signal=Net_73_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock'. Signal=Net_73_ff9
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Rechts:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Motor_Links:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Echo_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_L(0)__PA ,
            fb => Net_101 ,
            pad => Echo_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_Midden(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_Midden(0)__PA ,
            pin_input => Net_466 ,
            pad => Trigger_Midden(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_R(0)__PA ,
            fb => Net_91 ,
            pad => Echo_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_M(0)__PA ,
            fb => Net_83 ,
            pad => Echo_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_Rechts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_Rechts(0)__PA ,
            pin_input => Net_466 ,
            pad => Trigger_Rechts(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_Links(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_Links(0)__PA ,
            pin_input => Net_466 ,
            pad => Trigger_Links(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_R_Groen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_R_Groen(0)__PA ,
            pad => T_Motor_R_Groen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_R_Geel(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_R_Geel(0)__PA ,
            pad => T_Motor_R_Geel(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_R_Rood(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_R_Rood(0)__PA ,
            pad => T_Motor_R_Rood(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_L_Groen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_L_Groen(0)__PA ,
            pad => T_Motor_L_Groen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_L_Geel(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_L_Geel(0)__PA ,
            pad => T_Motor_L_Geel(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_Motor_L_Rood(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T_Motor_L_Rood(0)__PA ,
            pad => T_Motor_L_Rood(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start_Switch(0)__PA ,
            pad => Start_Switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = To_Motor_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => To_Motor_L(0)__PA ,
            pin_input => Net_1040 ,
            pad => To_Motor_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = To_Motor_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => To_Motor_R(0)__PA ,
            pin_input => Net_1012 ,
            pad => To_Motor_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor_Rechts:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:runmode_enable\ * 
              \Motor_Rechts:PWMUDB:tc_i\
        );
        Output = \Motor_Rechts:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Motor_Links:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:runmode_enable\ * \Motor_Links:PWMUDB:tc_i\
        );
        Output = \Motor_Links:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_466, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_466 (fanout=3)

    MacroCell: Name=\Motor_Rechts:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:control_7\
        );
        Output = \Motor_Rechts:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor_Rechts:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = \Motor_Rechts:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_Rechts:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Rechts:PWMUDB:prevCompare1\ * 
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = \Motor_Rechts:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1012, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:runmode_enable\ * 
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = Net_1012 (fanout=1)

    MacroCell: Name=\Motor_Links:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:control_7\
        );
        Output = \Motor_Links:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor_Links:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = \Motor_Links:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_Links:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Links:PWMUDB:prevCompare1\ * 
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = \Motor_Links:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1040, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:runmode_enable\ * 
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = Net_1040 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_446_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_446_digital ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Motor_Rechts:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1030_digital ,
            cs_addr_2 => \Motor_Rechts:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_Rechts:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_Rechts:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_Rechts:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor_Rechts:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Motor_Links:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1030_digital ,
            cs_addr_2 => \Motor_Links:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_Links:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_Links:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_Links:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor_Links:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_446_digital ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Rechts:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1030_digital ,
            status_3 => \Motor_Rechts:PWMUDB:status_3\ ,
            status_2 => \Motor_Rechts:PWMUDB:status_2\ ,
            status_0 => \Motor_Rechts:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_Links:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1030_digital ,
            status_3 => \Motor_Links:PWMUDB:status_3\ ,
            status_2 => \Motor_Links:PWMUDB:status_2\ ,
            status_0 => \Motor_Links:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_446_digital ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Rechts:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1030_digital ,
            control_7 => \Motor_Rechts:PWMUDB:control_7\ ,
            control_6 => \Motor_Rechts:PWMUDB:control_6\ ,
            control_5 => \Motor_Rechts:PWMUDB:control_5\ ,
            control_4 => \Motor_Rechts:PWMUDB:control_4\ ,
            control_3 => \Motor_Rechts:PWMUDB:control_3\ ,
            control_2 => \Motor_Rechts:PWMUDB:control_2\ ,
            control_1 => \Motor_Rechts:PWMUDB:control_1\ ,
            control_0 => \Motor_Rechts:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Motor_Links:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1030_digital ,
            control_7 => \Motor_Links:PWMUDB:control_7\ ,
            control_6 => \Motor_Links:PWMUDB:control_6\ ,
            control_5 => \Motor_Links:PWMUDB:control_5\ ,
            control_4 => \Motor_Links:PWMUDB:control_4\ ,
            control_3 => \Motor_Links:PWMUDB:control_3\ ,
            control_2 => \Motor_Links:PWMUDB:control_2\ ,
            control_1 => \Motor_Links:PWMUDB:control_1\ ,
            control_0 => \Motor_Links:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   21 :   17 :   38 : 55.26 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :   17 :   32 : 46.88 %
  Unique P-terms              :   15 :   49 :   64 : 23.44 %
  Total P-terms               :   15 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    3 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.296ms
Tech Mapping phase: Elapsed time ==> 0s.352ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\UART:tx(0)\                        : [IOP=(0)][IoId=(5)]                
\UART:rx(0)\                        : [IOP=(0)][IoId=(4)]                
Echo_L(0)                           : [IOP=(3)][IoId=(5)]                
Trigger_Midden(0)                   : [IOP=(3)][IoId=(1)]                
Echo_R(0)                           : [IOP=(3)][IoId=(3)]                
Echo_M(0)                           : [IOP=(3)][IoId=(4)]                
Trigger_Rechts(0)                   : [IOP=(3)][IoId=(2)]                
Trigger_Links(0)                    : [IOP=(3)][IoId=(0)]                
T_Motor_R_Groen(0)                  : [IOP=(1)][IoId=(0)]                
T_Motor_R_Geel(0)                   : [IOP=(1)][IoId=(1)]                
T_Motor_R_Rood(0)                   : [IOP=(1)][IoId=(2)]                
T_Motor_L_Groen(0)                  : [IOP=(1)][IoId=(5)]                
T_Motor_L_Geel(0)                   : [IOP=(1)][IoId=(6)]                
T_Motor_L_Rood(0)                   : [IOP=(1)][IoId=(7)]                
Start_Switch(0)                     : [IOP=(2)][IoId=(7)]                
To_Motor_L(0)                       : [IOP=(1)][IoId=(4)]                
To_Motor_R(0)                       : [IOP=(1)][IoId=(3)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   
\UltraSoon_Links:cy_m0s8_tcpwm_1\   : TCPWM_[FFB(TCPWM,0)]               
\UltraSoon_Midden:cy_m0s8_tcpwm_1\  : TCPWM_[FFB(TCPWM,1)]               
\UltraSoon_Rechts:cy_m0s8_tcpwm_1\  : TCPWM_[FFB(TCPWM,2)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2310662s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0019068 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.75 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_466, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_466 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_446_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_446_digital ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_446_digital ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_446_digital ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1012, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:runmode_enable\ * 
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = Net_1012 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Rechts:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = \Motor_Rechts:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Rechts:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Rechts:PWMUDB:prevCompare1\ * 
              \Motor_Rechts:PWMUDB:cmp1_less\
        );
        Output = \Motor_Rechts:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Rechts:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:control_7\
        );
        Output = \Motor_Rechts:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Rechts:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Rechts:PWMUDB:runmode_enable\ * 
              \Motor_Rechts:PWMUDB:tc_i\
        );
        Output = \Motor_Rechts:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_Rechts:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1030_digital ,
        cs_addr_2 => \Motor_Rechts:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_Rechts:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_Rechts:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_Rechts:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor_Rechts:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motor_Rechts:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1030_digital ,
        status_3 => \Motor_Rechts:PWMUDB:status_3\ ,
        status_2 => \Motor_Rechts:PWMUDB:status_2\ ,
        status_0 => \Motor_Rechts:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Rechts:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1030_digital ,
        control_7 => \Motor_Rechts:PWMUDB:control_7\ ,
        control_6 => \Motor_Rechts:PWMUDB:control_6\ ,
        control_5 => \Motor_Rechts:PWMUDB:control_5\ ,
        control_4 => \Motor_Rechts:PWMUDB:control_4\ ,
        control_3 => \Motor_Rechts:PWMUDB:control_3\ ,
        control_2 => \Motor_Rechts:PWMUDB:control_2\ ,
        control_1 => \Motor_Rechts:PWMUDB:control_1\ ,
        control_0 => \Motor_Rechts:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_446_digital ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1040, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:runmode_enable\ * 
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = Net_1040 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_Links:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = \Motor_Links:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_Links:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_Links:PWMUDB:prevCompare1\ * 
              \Motor_Links:PWMUDB:cmp1_less\
        );
        Output = \Motor_Links:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_Links:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1030_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:control_7\
        );
        Output = \Motor_Links:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Motor_Links:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_Links:PWMUDB:runmode_enable\ * \Motor_Links:PWMUDB:tc_i\
        );
        Output = \Motor_Links:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_Links:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1030_digital ,
        cs_addr_2 => \Motor_Links:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_Links:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_Links:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_Links:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor_Links:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motor_Links:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1030_digital ,
        status_3 => \Motor_Links:PWMUDB:status_3\ ,
        status_2 => \Motor_Links:PWMUDB:status_2\ ,
        status_0 => \Motor_Links:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_Links:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1030_digital ,
        control_7 => \Motor_Links:PWMUDB:control_7\ ,
        control_6 => \Motor_Links:PWMUDB:control_6\ ,
        control_5 => \Motor_Links:PWMUDB:control_5\ ,
        control_4 => \Motor_Links:PWMUDB:control_4\ ,
        control_3 => \Motor_Links:PWMUDB:control_3\ ,
        control_2 => \Motor_Links:PWMUDB:control_2\ ,
        control_1 => \Motor_Links:PWMUDB:control_1\ ,
        control_0 => \Motor_Links:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = T_Motor_R_Groen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_R_Groen(0)__PA ,
        pad => T_Motor_R_Groen(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = T_Motor_R_Geel(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_R_Geel(0)__PA ,
        pad => T_Motor_R_Geel(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = T_Motor_R_Rood(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_R_Rood(0)__PA ,
        pad => T_Motor_R_Rood(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = To_Motor_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => To_Motor_R(0)__PA ,
        pin_input => Net_1012 ,
        pad => To_Motor_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = To_Motor_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => To_Motor_L(0)__PA ,
        pin_input => Net_1040 ,
        pad => To_Motor_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = T_Motor_L_Groen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_L_Groen(0)__PA ,
        pad => T_Motor_L_Groen(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = T_Motor_L_Geel(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_L_Geel(0)__PA ,
        pad => T_Motor_L_Geel(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = T_Motor_L_Rood(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T_Motor_L_Rood(0)__PA ,
        pad => T_Motor_L_Rood(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = Start_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start_Switch(0)__PA ,
        pad => Start_Switch(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger_Links(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_Links(0)__PA ,
        pin_input => Net_466 ,
        pad => Trigger_Links(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Trigger_Midden(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_Midden(0)__PA ,
        pin_input => Net_466 ,
        pad => Trigger_Midden(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Trigger_Rechts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_Rechts(0)__PA ,
        pin_input => Net_466 ,
        pad => Trigger_Rechts(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Echo_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_R(0)__PA ,
        fb => Net_91 ,
        pad => Echo_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Echo_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_M(0)__PA ,
        fb => Net_83 ,
        pad => Echo_M(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Echo_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_L(0)__PA ,
        fb => Net_101 ,
        pad => Echo_L(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \UART:Net_847_ff1\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_7 => Net_73_ff7 ,
            ff_div_8 => Net_73_ff8 ,
            ff_div_9 => Net_73_ff9 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_44 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_47 ,
            tr_rx_req => Net_46 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\UltraSoon_Links:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_73_ff7 ,
            capture => Net_101 ,
            count => one ,
            reload => Net_101 ,
            stop => Net_101 ,
            start => Net_101 ,
            tr_underflow => Net_67 ,
            tr_overflow => Net_66 ,
            tr_compare_match => Net_68 ,
            line => Net_69 ,
            line_compl => Net_70 ,
            interrupt => Net_65 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\UltraSoon_Midden:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_73_ff8 ,
            capture => Net_83 ,
            count => one ,
            reload => Net_83 ,
            stop => Net_83 ,
            start => Net_83 ,
            tr_underflow => Net_87 ,
            tr_overflow => Net_86 ,
            tr_compare_match => Net_88 ,
            line => Net_89 ,
            line_compl => Net_90 ,
            interrupt => Net_85 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\UltraSoon_Rechts:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_73_ff9 ,
            capture => Net_91 ,
            count => one ,
            reload => Net_91 ,
            stop => Net_91 ,
            start => Net_91 ,
            tr_underflow => Net_95 ,
            tr_overflow => Net_94 ,
            tr_compare_match => Net_96 ,
            line => Net_97 ,
            line_compl => Net_98 ,
            interrupt => Net_93 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_446_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_1030_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_1050 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+-------------------
   1 |   0 |     * |      NONE |      RES_PULL_UP | T_Motor_R_Groen(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |  T_Motor_R_Geel(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |  T_Motor_R_Rood(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      To_Motor_R(0) | In(Net_1012)
     |   4 |     * |      NONE |         CMOS_OUT |      To_Motor_L(0) | In(Net_1040)
     |   5 |     * |      NONE |      RES_PULL_UP | T_Motor_L_Groen(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |  T_Motor_L_Geel(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |  T_Motor_L_Rood(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------
   2 |   7 |     * |      NONE |      RES_PULL_UP |    Start_Switch(0) | 
-----+-----+-------+-----------+------------------+--------------------+-------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |   Trigger_Links(0) | In(Net_466)
     |   1 |     * |      NONE |         CMOS_OUT |  Trigger_Midden(0) | In(Net_466)
     |   2 |     * |      NONE |      RES_PULL_UP |  Trigger_Rechts(0) | In(Net_466)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          Echo_R(0) | FB(Net_91)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          Echo_M(0) | FB(Net_83)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          Echo_L(0) | FB(Net_101)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.126ms
Digital Placement phase: Elapsed time ==> 1s.517ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/128k/route_arch-rrg.cydata" --vh2-path "RC_Car_LE_Bluetooth_r.vh2" --pcf-path "RC_Car_LE_Bluetooth.pco" --des-name "RC_Car_LE_Bluetooth" --dsf-path "RC_Car_LE_Bluetooth.dsf" --sdc-path "RC_Car_LE_Bluetooth.sdc" --lib-path "RC_Car_LE_Bluetooth_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.293ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.309ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RC_Car_LE_Bluetooth_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.667ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.338ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.253ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.255ms
API generation phase: Elapsed time ==> 3s.618ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
