/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire [31:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [31:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[10] ^ celloutsig_1_0z[11];
  assign celloutsig_1_5z = in_data[153] ^ in_data[179];
  assign celloutsig_1_9z = celloutsig_1_0z[2] ^ celloutsig_1_5z;
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z } + { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_13z = { in_data[119:103], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z } + { in_data[180:174], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 10'h000;
    else _00_ <= in_data[83:74];
  assign celloutsig_0_6z = { in_data[77:73], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_5z[7:5], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_7z[30:11] & { _00_[8:0], _00_, celloutsig_0_4z };
  assign celloutsig_0_12z = in_data[90:71] & { celloutsig_0_7z[19:2], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[25:22] && in_data[88:85];
  assign celloutsig_0_4z = { in_data[32:30], celloutsig_0_0z } && in_data[85:82];
  assign celloutsig_0_11z = { in_data[21:12], celloutsig_0_9z } && celloutsig_0_8z[15:5];
  assign celloutsig_1_2z = celloutsig_1_0z && celloutsig_1_0z;
  assign celloutsig_1_8z = { celloutsig_1_0z[9:7], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z } && { in_data[100:96], celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[179:176], celloutsig_1_1z } < celloutsig_1_0z[8:4];
  assign celloutsig_0_7z = { celloutsig_0_5z[14:1], celloutsig_0_5z } | { celloutsig_0_5z[9:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, _00_ };
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z[4:2] };
  assign celloutsig_1_11z = & in_data[172:165];
  assign celloutsig_1_6z = in_data[129] & celloutsig_1_3z;
  assign celloutsig_1_4z = ~^ in_data[168:163];
  assign celloutsig_0_2z = ~^ { _00_[6:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = ~^ celloutsig_1_13z[16:12];
  assign celloutsig_0_9z = ^ celloutsig_0_6z[7:5];
  assign celloutsig_1_12z = ^ { celloutsig_1_0z[8:2], celloutsig_1_4z };
  assign celloutsig_1_16z = ^ celloutsig_1_13z[29:24];
  assign celloutsig_1_18z = ^ { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[123:112] >> in_data[157:146];
  assign celloutsig_0_5z = in_data[76:59] ~^ { _00_[8:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
