<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\repositories\noise_cancelling\noise_cancelling\impl\gwsynthesis\noise_cancelling.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\repositories\noise_cancelling\noise_cancelling\src\noise_cancelling.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct  2 22:10:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11146</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8564</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>32</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1095</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>gowin_ibuf_CLK/I </td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>your_instance_name/jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.042(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">90.478(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-3368.265</td>
<td>1094</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Setup</td>
<td>-0.526</td>
<td>1</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.675</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rs1_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.668</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_rdata_q_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.633</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.667</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/reg_out_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.633</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.652</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_rdata_q_30_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.642</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rd_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.642</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rd_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.639</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/reg_out_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.614</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rd_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.611</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/reg_out_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.610</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/is_csr_ins_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.604</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_6_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.579</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_14_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.578</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_rdata_q_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.576</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.541</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.572</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_8_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.569</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_2_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.565</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rd_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.557</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_rdata_q_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.554</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_rdata_q_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.519</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.541</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_13_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.537</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.529</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_16bit_buffer_12_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.523</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/decoded_rs2_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.512</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_addr_10_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.512</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/core/mem_addr_14_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.477</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.217</td>
<td>your_instance_name/core/mem_wdata_19_s0/Q</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s/DI[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>2</td>
<td>0.343</td>
<td>your_instance_name/core/mem_wdata_18_s0/Q</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>3</td>
<td>0.351</td>
<td>your_instance_name/core/mem_wdata_14_s0/Q</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>4</td>
<td>0.364</td>
<td>your_instance_name/core/mem_wdata_22_s0/Q</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_3_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>5</td>
<td>0.366</td>
<td>your_instance_name/core/mem_wdata_27_s0/Q</td>
<td>your_instance_name/dtcm/mem_3_mem_3_0_1_s/DI[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
<tr>
<td>6</td>
<td>0.366</td>
<td>your_instance_name/core/mem_wdata_15_s0/Q</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s/DI[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.615</td>
</tr>
<tr>
<td>7</td>
<td>0.367</td>
<td>your_instance_name/core/mem_addr_3_s0/Q</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_2_s/ADB[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>8</td>
<td>0.373</td>
<td>your_instance_name/core/mem_addr_3_s0/Q</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/ADA[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.491</td>
</tr>
<tr>
<td>9</td>
<td>0.373</td>
<td>your_instance_name/core/mem_addr_3_s0/Q</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/ADA[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.491</td>
</tr>
<tr>
<td>10</td>
<td>0.375</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/ADB[8]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.493</td>
</tr>
<tr>
<td>11</td>
<td>0.375</td>
<td>your_instance_name/core/mem_addr_9_s0/Q</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/ADA[8]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.493</td>
</tr>
<tr>
<td>12</td>
<td>0.380</td>
<td>your_instance_name/core/mem_wdata_20_s0/Q</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.629</td>
</tr>
<tr>
<td>13</td>
<td>0.388</td>
<td>your_instance_name/core/mem_addr_3_s0/Q</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/ADB[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.506</td>
</tr>
<tr>
<td>14</td>
<td>0.388</td>
<td>your_instance_name/core/mem_addr_2_s0/Q</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/ADB[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.506</td>
</tr>
<tr>
<td>15</td>
<td>0.395</td>
<td>your_instance_name/core/mem_wdata_21_s0/Q</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s/DI[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.644</td>
</tr>
<tr>
<td>16</td>
<td>0.404</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.404</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.404</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.404</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.404</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.408</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.713</td>
</tr>
<tr>
<td>22</td>
<td>0.419</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/D</td>
<td>CLK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.000</td>
<td>-0.259</td>
<td>0.725</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1/Q</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1/Q</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0/Q</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_0_s1/PRESET</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>2</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_1_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>3</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>4</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_3_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>5</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_4_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>6</td>
<td>1.549</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>1.557</td>
<td>1.858</td>
</tr>
<tr>
<td>7</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>8</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>9</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>10</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>11</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>12</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>13</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>14</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>15</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>16</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>17</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>18</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>19</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>20</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>21</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>22</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>23</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>24</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
<tr>
<td>25</td>
<td>3.557</td>
<td>your_instance_name/rstdly_15_s0/Q</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0/CLEAR</td>
<td>CLK:[F]</td>
<td>CLK:[R]</td>
<td>5.000</td>
<td>-1.611</td>
<td>3.019</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>2</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>3</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>4</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>5</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>6</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>7</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>8</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>9</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>10</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>11</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>12</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>13</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>14</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>15</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>16</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>17</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>18</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>19</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>20</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>21</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>22</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>23</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>24</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
<tr>
<td>25</td>
<td>1.074</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.085</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_26_s1</td>
</tr>
<tr>
<td>3</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_25_s1</td>
</tr>
<tr>
<td>4</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_24_s1</td>
</tr>
<tr>
<td>5</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_23_s1</td>
</tr>
<tr>
<td>6</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.065</td>
<td>2.065</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>jtag_TCK</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rs1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.703</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s3/I2</td>
</tr>
<tr>
<td>15.220</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s3/F</td>
</tr>
<tr>
<td>15.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s0/I1</td>
</tr>
<tr>
<td>15.323</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s0/O</td>
</tr>
<tr>
<td>15.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s/I0</td>
</tr>
<tr>
<td>15.426</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C45[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_29_s/O</td>
</tr>
<tr>
<td>16.474</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>your_instance_name/mem_rdata_29_s6/I2</td>
</tr>
<tr>
<td>16.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_29_s6/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>your_instance_name/mem_rdata_29_s5/I0</td>
</tr>
<tr>
<td>17.816</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_29_s5/F</td>
</tr>
<tr>
<td>17.821</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>your_instance_name/mem_rdata_29_s2/I3</td>
</tr>
<tr>
<td>18.192</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_29_s2/F</td>
</tr>
<tr>
<td>18.196</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>your_instance_name/mem_rdata_29_s1/I1</td>
</tr>
<tr>
<td>18.751</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C45[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_29_s1/F</td>
</tr>
<tr>
<td>20.058</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>your_instance_name/mem_rdata_29_s0/I2</td>
</tr>
<tr>
<td>20.429</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_29_s0/F</td>
</tr>
<tr>
<td>21.102</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>your_instance_name/core/mem_rdata_latched_29_s3/I2</td>
</tr>
<tr>
<td>21.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_29_s3/F</td>
</tr>
<tr>
<td>21.648</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>your_instance_name/core/mem_rdata_latched_29_s0/I3</td>
</tr>
<tr>
<td>22.019</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_29_s0/F</td>
</tr>
<tr>
<td>22.426</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>your_instance_name/core/n5407_s2/I0</td>
</tr>
<tr>
<td>22.879</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5407_s2/F</td>
</tr>
<tr>
<td>23.569</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>your_instance_name/core/n5407_s0/I2</td>
</tr>
<tr>
<td>23.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5407_s0/F</td>
</tr>
<tr>
<td>24.609</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>your_instance_name/core/n5713_s3/I3</td>
</tr>
<tr>
<td>25.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5713_s3/F</td>
</tr>
<tr>
<td>25.770</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>your_instance_name/core/n5713_s0/I3</td>
</tr>
<tr>
<td>26.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5713_s0/F</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rs1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>your_instance_name/core/decoded_rs1_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>your_instance_name/core/decoded_rs1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.463, 37.999%; route: 11.945, 60.819%; tC2Q: 0.232, 1.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_rdata_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s4/I2</td>
</tr>
<tr>
<td>15.374</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s4/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s1/I0</td>
</tr>
<tr>
<td>15.477</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s1/O</td>
</tr>
<tr>
<td>15.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s/I1</td>
</tr>
<tr>
<td>15.580</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C48[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s/O</td>
</tr>
<tr>
<td>17.088</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>your_instance_name/mem_rdata_31_s2/I0</td>
</tr>
<tr>
<td>17.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_31_s2/F</td>
</tr>
<tr>
<td>18.018</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>your_instance_name/mem_rdata_31_s0/I1</td>
</tr>
<tr>
<td>18.535</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_31_s0/F</td>
</tr>
<tr>
<td>19.969</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>your_instance_name/core/n1864_s8/I0</td>
</tr>
<tr>
<td>20.518</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n1864_s8/F</td>
</tr>
<tr>
<td>20.519</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>your_instance_name/core/n1864_s3/I0</td>
</tr>
<tr>
<td>20.972</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>55</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n1864_s3/F</td>
</tr>
<tr>
<td>21.937</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>your_instance_name/core/n5707_s4/I1</td>
</tr>
<tr>
<td>22.454</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5707_s4/F</td>
</tr>
<tr>
<td>23.177</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>your_instance_name/core/n2203_s5/I0</td>
</tr>
<tr>
<td>23.694</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2203_s5/F</td>
</tr>
<tr>
<td>24.630</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/core/n2203_s2/I3</td>
</tr>
<tr>
<td>25.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2203_s2/F</td>
</tr>
<tr>
<td>25.564</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>your_instance_name/core/n2203_s0/I1</td>
</tr>
<tr>
<td>26.134</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2203_s0/F</td>
</tr>
<tr>
<td>26.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_rdata_q_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>your_instance_name/core/mem_rdata_q_31_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>your_instance_name/core/mem_rdata_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.083, 36.076%; route: 12.318, 62.742%; tC2Q: 0.232, 1.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/reg_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>15.129</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/I2</td>
</tr>
<tr>
<td>15.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/F</td>
</tr>
<tr>
<td>15.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/I0</td>
</tr>
<tr>
<td>15.685</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/O</td>
</tr>
<tr>
<td>15.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/I0</td>
</tr>
<tr>
<td>15.788</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/O</td>
</tr>
<tr>
<td>17.561</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s6/I1</td>
</tr>
<tr>
<td>18.014</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s6/F</td>
</tr>
<tr>
<td>18.428</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s5/I1</td>
</tr>
<tr>
<td>18.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s5/F</td>
</tr>
<tr>
<td>19.454</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s3/I3</td>
</tr>
<tr>
<td>19.825</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s3/F</td>
</tr>
<tr>
<td>20.276</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s12/I0</td>
</tr>
<tr>
<td>20.647</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s12/F</td>
</tr>
<tr>
<td>21.578</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>your_instance_name/core/n15312_s8/I1</td>
</tr>
<tr>
<td>22.133</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15312_s8/F</td>
</tr>
<tr>
<td>23.110</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>your_instance_name/core/n15288_s11/I0</td>
</tr>
<tr>
<td>23.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15288_s11/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td>your_instance_name/core/n15296_s8/I2</td>
</tr>
<tr>
<td>24.988</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15296_s8/F</td>
</tr>
<tr>
<td>25.672</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[0][A]</td>
<td>your_instance_name/core/n15296_s7/I0</td>
</tr>
<tr>
<td>26.134</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15296_s7/F</td>
</tr>
<tr>
<td>26.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/reg_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[0][A]</td>
<td>your_instance_name/core/reg_out_23_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C14[0][A]</td>
<td>your_instance_name/core/reg_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.295, 32.064%; route: 13.105, 66.754%; tC2Q: 0.232, 1.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_rdata_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s4/I2</td>
</tr>
<tr>
<td>15.374</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s4/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s1/I0</td>
</tr>
<tr>
<td>15.477</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s1/O</td>
</tr>
<tr>
<td>15.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s/I1</td>
</tr>
<tr>
<td>15.580</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C48[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_31_s/O</td>
</tr>
<tr>
<td>17.088</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>your_instance_name/mem_rdata_31_s2/I0</td>
</tr>
<tr>
<td>17.605</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_31_s2/F</td>
</tr>
<tr>
<td>18.018</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[3][B]</td>
<td>your_instance_name/mem_rdata_31_s0/I1</td>
</tr>
<tr>
<td>18.535</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C43[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_31_s0/F</td>
</tr>
<tr>
<td>19.969</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>your_instance_name/core/n1864_s8/I0</td>
</tr>
<tr>
<td>20.518</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n1864_s8/F</td>
</tr>
<tr>
<td>20.519</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>your_instance_name/core/n1864_s3/I0</td>
</tr>
<tr>
<td>20.972</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>55</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n1864_s3/F</td>
</tr>
<tr>
<td>21.937</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>your_instance_name/core/n5707_s4/I1</td>
</tr>
<tr>
<td>22.454</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5707_s4/F</td>
</tr>
<tr>
<td>23.177</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>your_instance_name/core/n2203_s5/I0</td>
</tr>
<tr>
<td>23.694</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2203_s5/F</td>
</tr>
<tr>
<td>24.630</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>your_instance_name/core/n2203_s2/I3</td>
</tr>
<tr>
<td>25.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2203_s2/F</td>
</tr>
<tr>
<td>25.548</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>your_instance_name/core/n2204_s0/I0</td>
</tr>
<tr>
<td>26.118</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2204_s0/F</td>
</tr>
<tr>
<td>26.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_rdata_q_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>your_instance_name/core/mem_rdata_q_30_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>your_instance_name/core/mem_rdata_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.083, 36.106%; route: 12.302, 62.711%; tC2Q: 0.232, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/I2</td>
</tr>
<tr>
<td>15.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/I0</td>
</tr>
<tr>
<td>15.356</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/O</td>
</tr>
<tr>
<td>15.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/I0</td>
</tr>
<tr>
<td>15.459</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C43[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/O</td>
</tr>
<tr>
<td>16.348</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>your_instance_name/mem_rdata_30_s8/I0</td>
</tr>
<tr>
<td>16.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s8/F</td>
</tr>
<tr>
<td>17.090</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s2/I2</td>
</tr>
<tr>
<td>17.607</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s2/F</td>
</tr>
<tr>
<td>18.004</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s0/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s0/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_30_s1/I0</td>
</tr>
<tr>
<td>20.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_30_s1/F</td>
</tr>
<tr>
<td>20.716</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>your_instance_name/core/n5752_s1/I0</td>
</tr>
<tr>
<td>21.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>56</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5752_s1/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>your_instance_name/core/n5768_s4/I1</td>
</tr>
<tr>
<td>22.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5768_s4/F</td>
</tr>
<tr>
<td>23.209</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>your_instance_name/core/n2210_s23/I3</td>
</tr>
<tr>
<td>23.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s23/F</td>
</tr>
<tr>
<td>24.586</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>your_instance_name/core/n5706_s3/I2</td>
</tr>
<tr>
<td>24.957</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5706_s3/F</td>
</tr>
<tr>
<td>25.646</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>your_instance_name/core/n5708_s0/I0</td>
</tr>
<tr>
<td>26.108</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5708_s0/F</td>
</tr>
<tr>
<td>26.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>your_instance_name/core/decoded_rd_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>your_instance_name/core/decoded_rd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.458, 38.038%; route: 11.917, 60.779%; tC2Q: 0.232, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/I2</td>
</tr>
<tr>
<td>15.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/I0</td>
</tr>
<tr>
<td>15.356</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/O</td>
</tr>
<tr>
<td>15.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/I0</td>
</tr>
<tr>
<td>15.459</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C43[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/O</td>
</tr>
<tr>
<td>16.348</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>your_instance_name/mem_rdata_30_s8/I0</td>
</tr>
<tr>
<td>16.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s8/F</td>
</tr>
<tr>
<td>17.090</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s2/I2</td>
</tr>
<tr>
<td>17.607</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s2/F</td>
</tr>
<tr>
<td>18.004</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s0/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s0/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_30_s1/I0</td>
</tr>
<tr>
<td>20.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_30_s1/F</td>
</tr>
<tr>
<td>20.716</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>your_instance_name/core/n5752_s1/I0</td>
</tr>
<tr>
<td>21.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>56</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5752_s1/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>your_instance_name/core/n5768_s4/I1</td>
</tr>
<tr>
<td>22.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5768_s4/F</td>
</tr>
<tr>
<td>23.209</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>your_instance_name/core/n2210_s23/I3</td>
</tr>
<tr>
<td>23.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s23/F</td>
</tr>
<tr>
<td>24.586</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>your_instance_name/core/n5706_s3/I2</td>
</tr>
<tr>
<td>24.957</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5706_s3/F</td>
</tr>
<tr>
<td>25.646</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>your_instance_name/core/n5706_s0/I2</td>
</tr>
<tr>
<td>26.108</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5706_s0/F</td>
</tr>
<tr>
<td>26.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>your_instance_name/core/decoded_rd_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>your_instance_name/core/decoded_rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.458, 38.038%; route: 11.917, 60.779%; tC2Q: 0.232, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/reg_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>15.129</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/I2</td>
</tr>
<tr>
<td>15.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/F</td>
</tr>
<tr>
<td>15.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/I0</td>
</tr>
<tr>
<td>15.685</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/O</td>
</tr>
<tr>
<td>15.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/I0</td>
</tr>
<tr>
<td>15.788</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/O</td>
</tr>
<tr>
<td>17.561</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s6/I1</td>
</tr>
<tr>
<td>18.014</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s6/F</td>
</tr>
<tr>
<td>18.428</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s5/I1</td>
</tr>
<tr>
<td>18.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s5/F</td>
</tr>
<tr>
<td>19.454</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s3/I3</td>
</tr>
<tr>
<td>19.825</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s3/F</td>
</tr>
<tr>
<td>20.276</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s12/I0</td>
</tr>
<tr>
<td>20.647</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s12/F</td>
</tr>
<tr>
<td>21.578</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>your_instance_name/core/n15312_s8/I1</td>
</tr>
<tr>
<td>22.133</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15312_s8/F</td>
</tr>
<tr>
<td>23.110</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>your_instance_name/core/n15288_s11/I0</td>
</tr>
<tr>
<td>23.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15288_s11/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>your_instance_name/core/n15301_s8/I2</td>
</tr>
<tr>
<td>24.988</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15301_s8/F</td>
</tr>
<tr>
<td>25.644</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td>your_instance_name/core/n15301_s7/I0</td>
</tr>
<tr>
<td>26.106</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15301_s7/F</td>
</tr>
<tr>
<td>26.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/reg_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td>your_instance_name/core/reg_out_18_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C16[0][A]</td>
<td>your_instance_name/core/reg_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.295, 32.110%; route: 13.077, 66.706%; tC2Q: 0.232, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/I2</td>
</tr>
<tr>
<td>15.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/I0</td>
</tr>
<tr>
<td>15.356</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/O</td>
</tr>
<tr>
<td>15.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/I0</td>
</tr>
<tr>
<td>15.459</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C43[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/O</td>
</tr>
<tr>
<td>16.348</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>your_instance_name/mem_rdata_30_s8/I0</td>
</tr>
<tr>
<td>16.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s8/F</td>
</tr>
<tr>
<td>17.090</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s2/I2</td>
</tr>
<tr>
<td>17.607</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s2/F</td>
</tr>
<tr>
<td>18.004</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s0/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s0/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_30_s1/I0</td>
</tr>
<tr>
<td>20.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_30_s1/F</td>
</tr>
<tr>
<td>20.716</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>your_instance_name/core/n5752_s1/I0</td>
</tr>
<tr>
<td>21.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>56</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5752_s1/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>your_instance_name/core/n5768_s4/I1</td>
</tr>
<tr>
<td>22.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5768_s4/F</td>
</tr>
<tr>
<td>23.209</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>your_instance_name/core/n2210_s23/I3</td>
</tr>
<tr>
<td>23.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s23/F</td>
</tr>
<tr>
<td>24.586</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>your_instance_name/core/n5706_s3/I2</td>
</tr>
<tr>
<td>24.957</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5706_s3/F</td>
</tr>
<tr>
<td>25.618</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>your_instance_name/core/n5709_s0/I0</td>
</tr>
<tr>
<td>26.080</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5709_s0/F</td>
</tr>
<tr>
<td>26.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>your_instance_name/core/decoded_rd_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>your_instance_name/core/decoded_rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.458, 38.093%; route: 11.889, 60.722%; tC2Q: 0.232, 1.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/reg_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>15.129</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/I2</td>
</tr>
<tr>
<td>15.582</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s2/F</td>
</tr>
<tr>
<td>15.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/I0</td>
</tr>
<tr>
<td>15.685</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s0/O</td>
</tr>
<tr>
<td>15.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/I0</td>
</tr>
<tr>
<td>15.788</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_7_s/O</td>
</tr>
<tr>
<td>17.561</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s6/I1</td>
</tr>
<tr>
<td>18.014</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s6/F</td>
</tr>
<tr>
<td>18.428</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s5/I1</td>
</tr>
<tr>
<td>18.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s5/F</td>
</tr>
<tr>
<td>19.454</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s3/I3</td>
</tr>
<tr>
<td>19.825</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s3/F</td>
</tr>
<tr>
<td>20.276</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_23_s12/I0</td>
</tr>
<tr>
<td>20.647</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_23_s12/F</td>
</tr>
<tr>
<td>21.578</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][B]</td>
<td>your_instance_name/core/n15312_s8/I1</td>
</tr>
<tr>
<td>22.133</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15312_s8/F</td>
</tr>
<tr>
<td>23.110</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>your_instance_name/core/n15288_s11/I0</td>
</tr>
<tr>
<td>23.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C14[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15288_s11/F</td>
</tr>
<tr>
<td>24.286</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td>your_instance_name/core/n15299_s8/I2</td>
</tr>
<tr>
<td>24.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15299_s8/F</td>
</tr>
<tr>
<td>25.507</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>your_instance_name/core/n15299_s7/I0</td>
</tr>
<tr>
<td>26.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n15299_s7/F</td>
</tr>
<tr>
<td>26.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/reg_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>your_instance_name/core/reg_out_20_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>your_instance_name/core/reg_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.257, 31.962%; route: 13.087, 66.852%; tC2Q: 0.232, 1.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/is_csr_ins_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.534</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>your_instance_name/core/n5312_s10/I0</td>
</tr>
<tr>
<td>24.104</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5312_s10/F</td>
</tr>
<tr>
<td>24.283</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>your_instance_name/core/n5359_s8/I2</td>
</tr>
<tr>
<td>24.654</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5359_s8/F</td>
</tr>
<tr>
<td>25.614</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>your_instance_name/core/n5393_s1/I3</td>
</tr>
<tr>
<td>26.076</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5393_s1/F</td>
</tr>
<tr>
<td>26.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/is_csr_ins_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>your_instance_name/core/is_csr_ins_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>your_instance_name/core/is_csr_ins_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.009, 35.806%; route: 12.334, 63.009%; tC2Q: 0.232, 1.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.070</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.515%; route: 12.387, 63.299%; tC2Q: 0.232, 1.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.045</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.561%; route: 12.362, 63.252%; tC2Q: 0.232, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_rdata_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.858</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s4/I2</td>
</tr>
<tr>
<td>15.311</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C47[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s4/F</td>
</tr>
<tr>
<td>15.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s1/I0</td>
</tr>
<tr>
<td>15.414</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C47[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s1/O</td>
</tr>
<tr>
<td>15.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s/I1</td>
</tr>
<tr>
<td>15.517</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_11_s/O</td>
</tr>
<tr>
<td>16.836</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_27_s8/I0</td>
</tr>
<tr>
<td>17.353</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_27_s8/F</td>
</tr>
<tr>
<td>18.203</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_27_s5/I1</td>
</tr>
<tr>
<td>18.574</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_27_s5/F</td>
</tr>
<tr>
<td>18.744</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>your_instance_name/core/mem_rdata_latched_27_s3/I1</td>
</tr>
<tr>
<td>19.197</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_27_s3/F</td>
</tr>
<tr>
<td>19.991</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>your_instance_name/core/mem_rdata_latched_11_s5/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_11_s5/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_11_s1/I0</td>
</tr>
<tr>
<td>21.358</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R17C24[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>22.554</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>your_instance_name/core/n2204_s7/I1</td>
</tr>
<tr>
<td>23.103</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2204_s7/F</td>
</tr>
<tr>
<td>23.277</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>your_instance_name/core/n2220_s5/I1</td>
</tr>
<tr>
<td>23.730</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2220_s5/F</td>
</tr>
<tr>
<td>24.143</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>your_instance_name/core/n2220_s3/I0</td>
</tr>
<tr>
<td>24.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2220_s3/F</td>
</tr>
<tr>
<td>25.674</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>your_instance_name/core/n2220_s0/I3</td>
</tr>
<tr>
<td>26.045</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2220_s0/F</td>
</tr>
<tr>
<td>26.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_rdata_q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>your_instance_name/core/mem_rdata_q_14_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>your_instance_name/core/mem_rdata_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.063, 36.140%; route: 12.248, 62.673%; tC2Q: 0.232, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.042</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.567%; route: 12.359, 63.246%; tC2Q: 0.232, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.038</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.573%; route: 12.355, 63.239%; tC2Q: 0.232, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.035</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.578%; route: 12.352, 63.234%; tC2Q: 0.232, 1.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/I2</td>
</tr>
<tr>
<td>15.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s2/F</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/I0</td>
</tr>
<tr>
<td>15.356</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s0/O</td>
</tr>
<tr>
<td>15.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/I0</td>
</tr>
<tr>
<td>15.459</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C43[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_30_s/O</td>
</tr>
<tr>
<td>16.348</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>your_instance_name/mem_rdata_30_s8/I0</td>
</tr>
<tr>
<td>16.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s8/F</td>
</tr>
<tr>
<td>17.090</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s2/I2</td>
</tr>
<tr>
<td>17.607</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s2/F</td>
</tr>
<tr>
<td>18.004</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>your_instance_name/mem_rdata_30_s0/I1</td>
</tr>
<tr>
<td>18.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_30_s0/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_30_s1/I0</td>
</tr>
<tr>
<td>20.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_30_s1/F</td>
</tr>
<tr>
<td>20.716</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>your_instance_name/core/n5752_s1/I0</td>
</tr>
<tr>
<td>21.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>56</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5752_s1/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>your_instance_name/core/n5768_s4/I1</td>
</tr>
<tr>
<td>22.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5768_s4/F</td>
</tr>
<tr>
<td>23.209</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>your_instance_name/core/n2210_s23/I3</td>
</tr>
<tr>
<td>23.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s23/F</td>
</tr>
<tr>
<td>24.586</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>your_instance_name/core/n5706_s3/I2</td>
</tr>
<tr>
<td>24.957</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5706_s3/F</td>
</tr>
<tr>
<td>25.569</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>your_instance_name/core/n5707_s0/I1</td>
</tr>
<tr>
<td>26.031</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5707_s0/F</td>
</tr>
<tr>
<td>26.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>your_instance_name/core/decoded_rd_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>your_instance_name/core/decoded_rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.458, 38.187%; route: 11.840, 60.625%; tC2Q: 0.232, 1.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_rdata_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.888</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>15.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>15.362</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>15.465</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C47[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>17.780</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s8/I2</td>
</tr>
<tr>
<td>18.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s8/F</td>
</tr>
<tr>
<td>18.155</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>18.704</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s5/I2</td>
</tr>
<tr>
<td>19.248</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s5/F</td>
</tr>
<tr>
<td>19.661</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s3/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>20.672</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>your_instance_name/core/n2226_s7/I0</td>
</tr>
<tr>
<td>21.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2226_s7/F</td>
</tr>
<tr>
<td>21.699</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>your_instance_name/core/n2226_s5/I1</td>
</tr>
<tr>
<td>22.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2226_s5/F</td>
</tr>
<tr>
<td>22.983</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>your_instance_name/core/n2210_s15/I0</td>
</tr>
<tr>
<td>23.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s15/F</td>
</tr>
<tr>
<td>23.555</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>your_instance_name/core/n2210_s9/I0</td>
</tr>
<tr>
<td>24.008</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s9/F</td>
</tr>
<tr>
<td>24.534</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>your_instance_name/core/n2210_s3/I1</td>
</tr>
<tr>
<td>25.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s3/F</td>
</tr>
<tr>
<td>25.652</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>your_instance_name/core/n2210_s0/I3</td>
</tr>
<tr>
<td>26.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s0/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_rdata_q_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>your_instance_name/core/mem_rdata_q_24_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>your_instance_name/core/mem_rdata_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.241, 37.091%; route: 12.049, 61.721%; tC2Q: 0.232, 1.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_rdata_q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.888</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>15.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>15.362</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C47[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>15.465</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C47[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>17.780</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s8/I2</td>
</tr>
<tr>
<td>18.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s8/F</td>
</tr>
<tr>
<td>18.155</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>18.704</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s5/I2</td>
</tr>
<tr>
<td>19.248</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s5/F</td>
</tr>
<tr>
<td>19.661</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_24_s3/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>20.672</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>your_instance_name/core/n2226_s7/I0</td>
</tr>
<tr>
<td>21.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2226_s7/F</td>
</tr>
<tr>
<td>21.699</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][B]</td>
<td>your_instance_name/core/n2226_s5/I1</td>
</tr>
<tr>
<td>22.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R13C24[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2226_s5/F</td>
</tr>
<tr>
<td>22.983</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>your_instance_name/core/n2210_s15/I0</td>
</tr>
<tr>
<td>23.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s15/F</td>
</tr>
<tr>
<td>23.555</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>your_instance_name/core/n2210_s9/I0</td>
</tr>
<tr>
<td>24.008</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2210_s9/F</td>
</tr>
<tr>
<td>24.783</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>your_instance_name/core/n2211_s2/I1</td>
</tr>
<tr>
<td>25.236</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2211_s2/F</td>
</tr>
<tr>
<td>25.649</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>your_instance_name/core/n2211_s0/I1</td>
</tr>
<tr>
<td>26.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2211_s0/F</td>
</tr>
<tr>
<td>26.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_rdata_q_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>your_instance_name/core/mem_rdata_q_23_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>your_instance_name/core/mem_rdata_q_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.139, 36.575%; route: 12.148, 62.237%; tC2Q: 0.232, 1.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.007</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.630%; route: 12.324, 63.181%; tC2Q: 0.232, 1.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>26.003</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.637%; route: 12.320, 63.173%; tC2Q: 0.232, 1.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_16bit_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.482</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>24.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>24.945</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>your_instance_name/core/mem_16bit_buffer_15_s3/I0</td>
</tr>
<tr>
<td>25.272</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_16bit_buffer_15_s3/F</td>
</tr>
<tr>
<td>25.995</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_16bit_buffer_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>your_instance_name/core/mem_16bit_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.950, 35.653%; route: 12.312, 63.157%; tC2Q: 0.232, 1.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/decoded_rs2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.906</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s2/I2</td>
</tr>
<tr>
<td>15.277</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s2/F</td>
</tr>
<tr>
<td>15.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s0/I0</td>
</tr>
<tr>
<td>15.380</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s0/O</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s/I0</td>
</tr>
<tr>
<td>15.483</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C46[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_1_s/O</td>
</tr>
<tr>
<td>17.267</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_1_s10/I1</td>
</tr>
<tr>
<td>17.720</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_1_s10/F</td>
</tr>
<tr>
<td>18.598</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>your_instance_name/core/mem_rdata_latched_1_s8/I0</td>
</tr>
<tr>
<td>18.969</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_1_s8/F</td>
</tr>
<tr>
<td>19.847</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>your_instance_name/core/mem_rdata_latched_1_s3/I1</td>
</tr>
<tr>
<td>20.402</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_1_s3/F</td>
</tr>
<tr>
<td>21.176</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>your_instance_name/core/mem_rdata_latched_1_s1/I1</td>
</tr>
<tr>
<td>21.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_1_s1/F</td>
</tr>
<tr>
<td>22.239</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>your_instance_name/core/n2226_s4/I0</td>
</tr>
<tr>
<td>22.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2226_s4/F</td>
</tr>
<tr>
<td>23.587</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>your_instance_name/core/n5720_s3/I3</td>
</tr>
<tr>
<td>23.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5720_s3/F</td>
</tr>
<tr>
<td>24.128</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>your_instance_name/core/n5720_s1/I3</td>
</tr>
<tr>
<td>24.683</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C17[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5720_s1/F</td>
</tr>
<tr>
<td>25.619</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>your_instance_name/core/n5721_s0/I0</td>
</tr>
<tr>
<td>25.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5721_s0/F</td>
</tr>
<tr>
<td>25.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/decoded_rs2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>your_instance_name/core/decoded_rs2_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>your_instance_name/core/decoded_rs2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.242, 32.029%; route: 13.014, 66.780%; tC2Q: 0.232, 1.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>your_instance_name/core/n19690_s2/I1</td>
</tr>
<tr>
<td>25.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n19690_s2/F</td>
</tr>
<tr>
<td>25.978</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>your_instance_name/core/mem_addr_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>your_instance_name/core/mem_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.710, 34.451%; route: 12.535, 64.358%; tC2Q: 0.232, 1.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/core/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[3][B]</td>
<td>your_instance_name/mem_rdata_19_s4/I1</td>
</tr>
<tr>
<td>8.229</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R22C40[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/mem_rdata_19_s4/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I3</td>
</tr>
<tr>
<td>9.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>11.361</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C48[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>your_instance_name/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>12.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>13.679</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][B]</td>
<td>your_instance_name/u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>14.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>R38C47[1][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>14.819</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/I2</td>
</tr>
<tr>
<td>15.336</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s4/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/I0</td>
</tr>
<tr>
<td>15.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s1/O</td>
</tr>
<tr>
<td>15.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/I1</td>
</tr>
<tr>
<td>15.542</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C48[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/u_dm/u_s_debug_ram/ram_dout_Z_0_s/O</td>
</tr>
<tr>
<td>17.055</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>your_instance_name/core/n2421_s6/I0</td>
</tr>
<tr>
<td>17.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s6/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>your_instance_name/core/n2421_s2/I2</td>
</tr>
<tr>
<td>17.971</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s2/F</td>
</tr>
<tr>
<td>18.926</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>your_instance_name/core/n2421_s1/I0</td>
</tr>
<tr>
<td>19.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n2421_s1/F</td>
</tr>
<tr>
<td>20.271</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s4/I0</td>
</tr>
<tr>
<td>20.733</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s4/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>your_instance_name/core/mem_rdata_latched_0_s1/I2</td>
</tr>
<tr>
<td>21.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>75</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_rdata_latched_0_s1/F</td>
</tr>
<tr>
<td>22.485</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>your_instance_name/core/n5416_s3/I0</td>
</tr>
<tr>
<td>22.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n5416_s3/F</td>
</tr>
<tr>
<td>23.485</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>your_instance_name/core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>24.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>your_instance_name/core/n19690_s2/I1</td>
</tr>
<tr>
<td>25.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/core/n19690_s2/F</td>
</tr>
<tr>
<td>25.978</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>your_instance_name/core/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>your_instance_name/core/mem_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.710, 34.451%; route: 12.535, 64.358%; tC2Q: 0.232, 1.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][B]</td>
<td>your_instance_name/core/mem_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_19_s0/Q</td>
</tr>
<tr>
<td>5.104</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_2_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>your_instance_name/core/mem_wdata_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_18_s0/Q</td>
</tr>
<tr>
<td>5.230</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.880%; tC2Q: 0.202, 34.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>your_instance_name/core/mem_wdata_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C40[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_14_s0/Q</td>
</tr>
<tr>
<td>5.238</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_1_mem_1_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.341%; tC2Q: 0.202, 33.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>your_instance_name/core/mem_wdata_22_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C40[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_22_s0/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_2_mem_2_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_3_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.037%; tC2Q: 0.202, 32.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>your_instance_name/core/mem_wdata_27_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_27_s0/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_3_mem_3_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>your_instance_name/dtcm/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>your_instance_name/dtcm/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.161%; tC2Q: 0.202, 32.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>your_instance_name/core/mem_wdata_15_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_15_s0/Q</td>
</tr>
<tr>
<td>5.253</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_1_mem_1_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>your_instance_name/dtcm/mem_1_mem_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 67.168%; tC2Q: 0.202, 32.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>your_instance_name/core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>114</td>
<td>R20C22[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.123</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_1_memory_1_0_2_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_2_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.382%; tC2Q: 0.202, 41.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>your_instance_name/core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>114</td>
<td>R20C22[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>0.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_2_memory_2_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.289, 58.829%; tC2Q: 0.202, 41.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>your_instance_name/core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>114</td>
<td>R20C22[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>0.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_1_memory_1_0_3_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/CLKA</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.289, 58.829%; tC2Q: 0.202, 41.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_2_memory_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.291, 59.033%; tC2Q: 0.202, 40.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>your_instance_name/core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R20C25[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_2_memory_2_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>your_instance_name/itcm/memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.291, 59.033%; tC2Q: 0.202, 40.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>your_instance_name/core/mem_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_20_s0/Q</td>
</tr>
<tr>
<td>5.267</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_2_mem_2_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 67.909%; tC2Q: 0.202, 32.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>your_instance_name/core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>114</td>
<td>R20C22[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.143</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_1_memory_1_0_3_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 60.063%; tC2Q: 0.202, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>your_instance_name/core/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>144</td>
<td>R20C22[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.144</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">your_instance_name/itcm/memory_1_memory_1_0_3_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s/CLKB</td>
</tr>
<tr>
<td>4.756</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>your_instance_name/itcm/memory_1_memory_1_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 60.070%; tC2Q: 0.202, 39.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/core/mem_wdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>your_instance_name/core/mem_wdata_21_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/core/mem_wdata_21_s0/Q</td>
</tr>
<tr>
<td>5.281</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">your_instance_name/dtcm/mem_2_mem_2_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s/CLKA</td>
</tr>
<tr>
<td>4.887</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>your_instance_name/dtcm/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 68.614%; tC2Q: 0.202, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>5.347</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/Q</td>
</tr>
<tr>
<td>5.347</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[0][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C49[0][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/Q</td>
</tr>
<tr>
<td>5.347</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C45[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][B]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/Q</td>
</tr>
<tr>
<td>5.347</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/Q</td>
</tr>
<tr>
<td>5.347</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C46[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
</tr>
<tr>
<td>5.351</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C47[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 71.675%; tC2Q: 0.202, 28.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/Q</td>
</tr>
<tr>
<td>5.362</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.897</td>
<td>1.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td>4.943</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.124%; tC2Q: 0.202, 27.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 63.845%; route: 1.770, 36.155%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C49[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_bitcnt_1_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>your_instance_name/simpleuart/n567_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/simpleuart/n567_s1/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_bitcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_bitcnt_3_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>your_instance_name/simpleuart/n565_s1/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">your_instance_name/simpleuart/n565_s1/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_bitcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>your_instance_name/simpleuart/send_bitcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_divcnt_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C48[1][A]</td>
<td>your_instance_name/simpleuart/n511_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" background: #97FFFF;">your_instance_name/simpleuart/n511_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/simpleuart/send_divcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>your_instance_name/simpleuart/send_divcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/irReg_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_0_s1/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/irReg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_1_s1/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/irReg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_3_s1/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/irReg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_4_s1/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[1][A]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.088</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>8.715</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOB32[A]</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.299</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLK</td>
</tr>
<tr>
<td>10.264</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[B]</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 61.695%; route: 2.626, 38.305%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 49.362%; route: 2.683, 50.638%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_19/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_18/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_17/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_16/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_15/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_14/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_13/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_12/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_11/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_10/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_9/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_8/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_7/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_6/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_5/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_4/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_3/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>7.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>9.890</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>your_instance_name/rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>10.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/rstdly_15_s0/Q</td>
</tr>
<tr>
<td>10.553</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>your_instance_name/n519_s1/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>653</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">your_instance_name/n519_s1/F</td>
</tr>
<tr>
<td>12.909</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C46[2][B]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_1/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.616, 53.488%; route: 2.274, 46.512%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.006%; route: 2.334, 77.309%; tC2Q: 0.232, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][B]</td>
<td>your_instance_name/u_dm/dm_debint_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C44[2][B]</td>
<td>your_instance_name/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>your_instance_name/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>your_instance_name/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C43[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C49[2][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C45[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C48[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C48[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C47[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C47[2][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C46[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C46[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C44[1][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][B]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C44[0][B]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>5.723</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>3007</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_CLK/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>your_instance_name/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_26_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_26_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_26_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_25_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_25_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_25_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_24_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_24_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_24_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/shiftReg_23_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>6.856</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>your_instance_name/jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>8.921</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>your_instance_name/u_dm/u_s_jtag_dtm/irReg_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>653</td>
<td>n519_5</td>
<td>-9.021</td>
<td>2.295</td>
</tr>
<tr>
<td>545</td>
<td>decoded_rs[0]</td>
<td>-3.664</td>
<td>3.563</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>-1.826</td>
<td>3.209</td>
</tr>
<tr>
<td>185</td>
<td>cpu_state.cpu_state_ld_rs2</td>
<td>-3.664</td>
<td>1.992</td>
</tr>
<tr>
<td>184</td>
<td>jtag_TCK_d</td>
<td>-0.526</td>
<td>2.683</td>
</tr>
<tr>
<td>155</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>4.659</td>
<td>1.730</td>
</tr>
<tr>
<td>144</td>
<td>mem_addr_Z[2]</td>
<td>-6.042</td>
<td>2.444</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>-3.457</td>
<td>5.026</td>
</tr>
<tr>
<td>114</td>
<td>mem_addr_Z[3]</td>
<td>-6.188</td>
<td>2.438</td>
</tr>
<tr>
<td>113</td>
<td>mem_addr_Z[4]</td>
<td>-6.511</td>
<td>2.125</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R36C30</td>
<td>95.83%</td>
</tr>
<tr>
<td>R34C21</td>
<td>94.44%</td>
</tr>
<tr>
<td>R16C22</td>
<td>91.67%</td>
</tr>
<tr>
<td>R34C27</td>
<td>91.67%</td>
</tr>
<tr>
<td>R36C31</td>
<td>91.67%</td>
</tr>
<tr>
<td>R13C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R32C45</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
