
ITI_Embedded.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002872  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000028  00800060  00002872  000028e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001c8c  00000000  00000000  00002910  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000e6f  00000000  00000000  0000459c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  0000540b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000554b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  000056bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00007304  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000081ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008f9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000090fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00009389  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009b57  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e7       	ldi	r30, 0x72	; 114
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 ba 13 	call	0x2774	; 0x2774 <main>
      7a:	0c 94 37 14 	jmp	0x286e	; 0x286e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 1c 14 	jmp	0x2838	; 0x2838 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 28 14 	jmp	0x2850	; 0x2850 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 28 14 	jmp	0x2850	; 0x2850 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 00 14 	jmp	0x2800	; 0x2800 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 1c 14 	jmp	0x2838	; 0x2838 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 28 14 	jmp	0x2850	; 0x2850 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 28 14 	jmp	0x2850	; 0x2850 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 28 14 	jmp	0x2850	; 0x2850 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 10 14 	jmp	0x2820	; 0x2820 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 2c 14 	jmp	0x2858	; 0x2858 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_initpin>:
#include "DIO_private.h"

extern const DioDirection_Type config_pins[NUM_OF_PINS];

void DIO_initpin (DioPin_Type pin,DioDirection_Type direction)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	2b 97       	sbiw	r28, 0x0b	; 11
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	8a 83       	std	Y+2, r24	; 0x02
     b4c:	6b 83       	std	Y+3, r22	; 0x03
	uint8 port = pin / 8;
     b4e:	8a 81       	ldd	r24, Y+2	; 0x02
     b50:	86 95       	lsr	r24
     b52:	86 95       	lsr	r24
     b54:	86 95       	lsr	r24
     b56:	89 83       	std	Y+1, r24	; 0x01
	pin = pin % 8;
     b58:	8a 81       	ldd	r24, Y+2	; 0x02
     b5a:	87 70       	andi	r24, 0x07	; 7
     b5c:	8a 83       	std	Y+2, r24	; 0x02

	switch(direction)
     b5e:	8b 81       	ldd	r24, Y+3	; 0x03
     b60:	28 2f       	mov	r18, r24
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	3b 87       	std	Y+11, r19	; 0x0b
     b66:	2a 87       	std	Y+10, r18	; 0x0a
     b68:	8a 85       	ldd	r24, Y+10	; 0x0a
     b6a:	9b 85       	ldd	r25, Y+11	; 0x0b
     b6c:	81 30       	cpi	r24, 0x01	; 1
     b6e:	91 05       	cpc	r25, r1
     b70:	09 f4       	brne	.+2      	; 0xb74 <DIO_initpin+0x3e>
     b72:	c9 c0       	rjmp	.+402    	; 0xd06 <DIO_initpin+0x1d0>
     b74:	2a 85       	ldd	r18, Y+10	; 0x0a
     b76:	3b 85       	ldd	r19, Y+11	; 0x0b
     b78:	22 30       	cpi	r18, 0x02	; 2
     b7a:	31 05       	cpc	r19, r1
     b7c:	09 f4       	brne	.+2      	; 0xb80 <DIO_initpin+0x4a>
     b7e:	85 c1       	rjmp	.+778    	; 0xe8a <DIO_initpin+0x354>
     b80:	8a 85       	ldd	r24, Y+10	; 0x0a
     b82:	9b 85       	ldd	r25, Y+11	; 0x0b
     b84:	00 97       	sbiw	r24, 0x00	; 0
     b86:	09 f0       	breq	.+2      	; 0xb8a <DIO_initpin+0x54>
     b88:	3d c2       	rjmp	.+1146   	; 0x1004 <DIO_initpin+0x4ce>
	{
		case INPUT_PULLUP :
			switch(port)
     b8a:	89 81       	ldd	r24, Y+1	; 0x01
     b8c:	28 2f       	mov	r18, r24
     b8e:	30 e0       	ldi	r19, 0x00	; 0
     b90:	39 87       	std	Y+9, r19	; 0x09
     b92:	28 87       	std	Y+8, r18	; 0x08
     b94:	88 85       	ldd	r24, Y+8	; 0x08
     b96:	99 85       	ldd	r25, Y+9	; 0x09
     b98:	81 30       	cpi	r24, 0x01	; 1
     b9a:	91 05       	cpc	r25, r1
     b9c:	09 f4       	brne	.+2      	; 0xba0 <DIO_initpin+0x6a>
     b9e:	3e c0       	rjmp	.+124    	; 0xc1c <DIO_initpin+0xe6>
     ba0:	28 85       	ldd	r18, Y+8	; 0x08
     ba2:	39 85       	ldd	r19, Y+9	; 0x09
     ba4:	22 30       	cpi	r18, 0x02	; 2
     ba6:	31 05       	cpc	r19, r1
     ba8:	2c f4       	brge	.+10     	; 0xbb4 <DIO_initpin+0x7e>
     baa:	88 85       	ldd	r24, Y+8	; 0x08
     bac:	99 85       	ldd	r25, Y+9	; 0x09
     bae:	00 97       	sbiw	r24, 0x00	; 0
     bb0:	71 f0       	breq	.+28     	; 0xbce <DIO_initpin+0x98>
     bb2:	28 c2       	rjmp	.+1104   	; 0x1004 <DIO_initpin+0x4ce>
     bb4:	28 85       	ldd	r18, Y+8	; 0x08
     bb6:	39 85       	ldd	r19, Y+9	; 0x09
     bb8:	22 30       	cpi	r18, 0x02	; 2
     bba:	31 05       	cpc	r19, r1
     bbc:	09 f4       	brne	.+2      	; 0xbc0 <DIO_initpin+0x8a>
     bbe:	55 c0       	rjmp	.+170    	; 0xc6a <DIO_initpin+0x134>
     bc0:	88 85       	ldd	r24, Y+8	; 0x08
     bc2:	99 85       	ldd	r25, Y+9	; 0x09
     bc4:	83 30       	cpi	r24, 0x03	; 3
     bc6:	91 05       	cpc	r25, r1
     bc8:	09 f4       	brne	.+2      	; 0xbcc <DIO_initpin+0x96>
     bca:	76 c0       	rjmp	.+236    	; 0xcb8 <DIO_initpin+0x182>
     bcc:	1b c2       	rjmp	.+1078   	; 0x1004 <DIO_initpin+0x4ce>
			{
				case PA:
					CLEAR_BIT(DDRA,pin);
     bce:	aa e3       	ldi	r26, 0x3A	; 58
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	ea e3       	ldi	r30, 0x3A	; 58
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	48 2f       	mov	r20, r24
     bda:	8a 81       	ldd	r24, Y+2	; 0x02
     bdc:	28 2f       	mov	r18, r24
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	02 c0       	rjmp	.+4      	; 0xbea <DIO_initpin+0xb4>
     be6:	88 0f       	add	r24, r24
     be8:	99 1f       	adc	r25, r25
     bea:	2a 95       	dec	r18
     bec:	e2 f7       	brpl	.-8      	; 0xbe6 <DIO_initpin+0xb0>
     bee:	80 95       	com	r24
     bf0:	84 23       	and	r24, r20
     bf2:	8c 93       	st	X, r24
					SET_BIT(PORTA,pin);
     bf4:	ab e3       	ldi	r26, 0x3B	; 59
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	eb e3       	ldi	r30, 0x3B	; 59
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	80 81       	ld	r24, Z
     bfe:	48 2f       	mov	r20, r24
     c00:	8a 81       	ldd	r24, Y+2	; 0x02
     c02:	28 2f       	mov	r18, r24
     c04:	30 e0       	ldi	r19, 0x00	; 0
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	02 2e       	mov	r0, r18
     c0c:	02 c0       	rjmp	.+4      	; 0xc12 <DIO_initpin+0xdc>
     c0e:	88 0f       	add	r24, r24
     c10:	99 1f       	adc	r25, r25
     c12:	0a 94       	dec	r0
     c14:	e2 f7       	brpl	.-8      	; 0xc0e <DIO_initpin+0xd8>
     c16:	84 2b       	or	r24, r20
     c18:	8c 93       	st	X, r24
     c1a:	f4 c1       	rjmp	.+1000   	; 0x1004 <DIO_initpin+0x4ce>
					break;
				case PB:
					CLEAR_BIT(DDRB,pin);
     c1c:	a7 e3       	ldi	r26, 0x37	; 55
     c1e:	b0 e0       	ldi	r27, 0x00	; 0
     c20:	e7 e3       	ldi	r30, 0x37	; 55
     c22:	f0 e0       	ldi	r31, 0x00	; 0
     c24:	80 81       	ld	r24, Z
     c26:	48 2f       	mov	r20, r24
     c28:	8a 81       	ldd	r24, Y+2	; 0x02
     c2a:	28 2f       	mov	r18, r24
     c2c:	30 e0       	ldi	r19, 0x00	; 0
     c2e:	81 e0       	ldi	r24, 0x01	; 1
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <DIO_initpin+0x102>
     c34:	88 0f       	add	r24, r24
     c36:	99 1f       	adc	r25, r25
     c38:	2a 95       	dec	r18
     c3a:	e2 f7       	brpl	.-8      	; 0xc34 <DIO_initpin+0xfe>
     c3c:	80 95       	com	r24
     c3e:	84 23       	and	r24, r20
     c40:	8c 93       	st	X, r24
					SET_BIT(PORTB,pin);
     c42:	a8 e3       	ldi	r26, 0x38	; 56
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	e8 e3       	ldi	r30, 0x38	; 56
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	48 2f       	mov	r20, r24
     c4e:	8a 81       	ldd	r24, Y+2	; 0x02
     c50:	28 2f       	mov	r18, r24
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	02 2e       	mov	r0, r18
     c5a:	02 c0       	rjmp	.+4      	; 0xc60 <DIO_initpin+0x12a>
     c5c:	88 0f       	add	r24, r24
     c5e:	99 1f       	adc	r25, r25
     c60:	0a 94       	dec	r0
     c62:	e2 f7       	brpl	.-8      	; 0xc5c <DIO_initpin+0x126>
     c64:	84 2b       	or	r24, r20
     c66:	8c 93       	st	X, r24
     c68:	cd c1       	rjmp	.+922    	; 0x1004 <DIO_initpin+0x4ce>
					break;
				case PC:
					CLEAR_BIT(DDRC,pin);
     c6a:	a4 e3       	ldi	r26, 0x34	; 52
     c6c:	b0 e0       	ldi	r27, 0x00	; 0
     c6e:	e4 e3       	ldi	r30, 0x34	; 52
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	80 81       	ld	r24, Z
     c74:	48 2f       	mov	r20, r24
     c76:	8a 81       	ldd	r24, Y+2	; 0x02
     c78:	28 2f       	mov	r18, r24
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	81 e0       	ldi	r24, 0x01	; 1
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	02 c0       	rjmp	.+4      	; 0xc86 <DIO_initpin+0x150>
     c82:	88 0f       	add	r24, r24
     c84:	99 1f       	adc	r25, r25
     c86:	2a 95       	dec	r18
     c88:	e2 f7       	brpl	.-8      	; 0xc82 <DIO_initpin+0x14c>
     c8a:	80 95       	com	r24
     c8c:	84 23       	and	r24, r20
     c8e:	8c 93       	st	X, r24
					SET_BIT(PORTC,pin);
     c90:	a5 e3       	ldi	r26, 0x35	; 53
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	e5 e3       	ldi	r30, 0x35	; 53
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	80 81       	ld	r24, Z
     c9a:	48 2f       	mov	r20, r24
     c9c:	8a 81       	ldd	r24, Y+2	; 0x02
     c9e:	28 2f       	mov	r18, r24
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	02 2e       	mov	r0, r18
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <DIO_initpin+0x178>
     caa:	88 0f       	add	r24, r24
     cac:	99 1f       	adc	r25, r25
     cae:	0a 94       	dec	r0
     cb0:	e2 f7       	brpl	.-8      	; 0xcaa <DIO_initpin+0x174>
     cb2:	84 2b       	or	r24, r20
     cb4:	8c 93       	st	X, r24
     cb6:	a6 c1       	rjmp	.+844    	; 0x1004 <DIO_initpin+0x4ce>
					break;
				case PD:
					CLEAR_BIT(DDRD,pin);
     cb8:	a1 e3       	ldi	r26, 0x31	; 49
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	e1 e3       	ldi	r30, 0x31	; 49
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	48 2f       	mov	r20, r24
     cc4:	8a 81       	ldd	r24, Y+2	; 0x02
     cc6:	28 2f       	mov	r18, r24
     cc8:	30 e0       	ldi	r19, 0x00	; 0
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <DIO_initpin+0x19e>
     cd0:	88 0f       	add	r24, r24
     cd2:	99 1f       	adc	r25, r25
     cd4:	2a 95       	dec	r18
     cd6:	e2 f7       	brpl	.-8      	; 0xcd0 <DIO_initpin+0x19a>
     cd8:	80 95       	com	r24
     cda:	84 23       	and	r24, r20
     cdc:	8c 93       	st	X, r24
					SET_BIT(PORTD,pin);
     cde:	a2 e3       	ldi	r26, 0x32	; 50
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	e2 e3       	ldi	r30, 0x32	; 50
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	48 2f       	mov	r20, r24
     cea:	8a 81       	ldd	r24, Y+2	; 0x02
     cec:	28 2f       	mov	r18, r24
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	81 e0       	ldi	r24, 0x01	; 1
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	02 2e       	mov	r0, r18
     cf6:	02 c0       	rjmp	.+4      	; 0xcfc <DIO_initpin+0x1c6>
     cf8:	88 0f       	add	r24, r24
     cfa:	99 1f       	adc	r25, r25
     cfc:	0a 94       	dec	r0
     cfe:	e2 f7       	brpl	.-8      	; 0xcf8 <DIO_initpin+0x1c2>
     d00:	84 2b       	or	r24, r20
     d02:	8c 93       	st	X, r24
     d04:	7f c1       	rjmp	.+766    	; 0x1004 <DIO_initpin+0x4ce>
					break;
			}
			break;
			case INPUT_FLOATING :
				switch(port)
     d06:	89 81       	ldd	r24, Y+1	; 0x01
     d08:	28 2f       	mov	r18, r24
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	3f 83       	std	Y+7, r19	; 0x07
     d0e:	2e 83       	std	Y+6, r18	; 0x06
     d10:	8e 81       	ldd	r24, Y+6	; 0x06
     d12:	9f 81       	ldd	r25, Y+7	; 0x07
     d14:	81 30       	cpi	r24, 0x01	; 1
     d16:	91 05       	cpc	r25, r1
     d18:	09 f4       	brne	.+2      	; 0xd1c <DIO_initpin+0x1e6>
     d1a:	3f c0       	rjmp	.+126    	; 0xd9a <DIO_initpin+0x264>
     d1c:	2e 81       	ldd	r18, Y+6	; 0x06
     d1e:	3f 81       	ldd	r19, Y+7	; 0x07
     d20:	22 30       	cpi	r18, 0x02	; 2
     d22:	31 05       	cpc	r19, r1
     d24:	2c f4       	brge	.+10     	; 0xd30 <DIO_initpin+0x1fa>
     d26:	8e 81       	ldd	r24, Y+6	; 0x06
     d28:	9f 81       	ldd	r25, Y+7	; 0x07
     d2a:	00 97       	sbiw	r24, 0x00	; 0
     d2c:	71 f0       	breq	.+28     	; 0xd4a <DIO_initpin+0x214>
     d2e:	6a c1       	rjmp	.+724    	; 0x1004 <DIO_initpin+0x4ce>
     d30:	2e 81       	ldd	r18, Y+6	; 0x06
     d32:	3f 81       	ldd	r19, Y+7	; 0x07
     d34:	22 30       	cpi	r18, 0x02	; 2
     d36:	31 05       	cpc	r19, r1
     d38:	09 f4       	brne	.+2      	; 0xd3c <DIO_initpin+0x206>
     d3a:	57 c0       	rjmp	.+174    	; 0xdea <DIO_initpin+0x2b4>
     d3c:	8e 81       	ldd	r24, Y+6	; 0x06
     d3e:	9f 81       	ldd	r25, Y+7	; 0x07
     d40:	83 30       	cpi	r24, 0x03	; 3
     d42:	91 05       	cpc	r25, r1
     d44:	09 f4       	brne	.+2      	; 0xd48 <DIO_initpin+0x212>
     d46:	79 c0       	rjmp	.+242    	; 0xe3a <DIO_initpin+0x304>
     d48:	5d c1       	rjmp	.+698    	; 0x1004 <DIO_initpin+0x4ce>
				{
					case PA:
						CLEAR_BIT(DDRA,pin);
     d4a:	aa e3       	ldi	r26, 0x3A	; 58
     d4c:	b0 e0       	ldi	r27, 0x00	; 0
     d4e:	ea e3       	ldi	r30, 0x3A	; 58
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	48 2f       	mov	r20, r24
     d56:	8a 81       	ldd	r24, Y+2	; 0x02
     d58:	28 2f       	mov	r18, r24
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	02 c0       	rjmp	.+4      	; 0xd66 <DIO_initpin+0x230>
     d62:	88 0f       	add	r24, r24
     d64:	99 1f       	adc	r25, r25
     d66:	2a 95       	dec	r18
     d68:	e2 f7       	brpl	.-8      	; 0xd62 <DIO_initpin+0x22c>
     d6a:	80 95       	com	r24
     d6c:	84 23       	and	r24, r20
     d6e:	8c 93       	st	X, r24
						CLEAR_BIT(PORTA,pin);
     d70:	ab e3       	ldi	r26, 0x3B	; 59
     d72:	b0 e0       	ldi	r27, 0x00	; 0
     d74:	eb e3       	ldi	r30, 0x3B	; 59
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	48 2f       	mov	r20, r24
     d7c:	8a 81       	ldd	r24, Y+2	; 0x02
     d7e:	28 2f       	mov	r18, r24
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	02 2e       	mov	r0, r18
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <DIO_initpin+0x258>
     d8a:	88 0f       	add	r24, r24
     d8c:	99 1f       	adc	r25, r25
     d8e:	0a 94       	dec	r0
     d90:	e2 f7       	brpl	.-8      	; 0xd8a <DIO_initpin+0x254>
     d92:	80 95       	com	r24
     d94:	84 23       	and	r24, r20
     d96:	8c 93       	st	X, r24
     d98:	35 c1       	rjmp	.+618    	; 0x1004 <DIO_initpin+0x4ce>
						break;
					case PB:
						CLEAR_BIT(DDRB,pin);
     d9a:	a7 e3       	ldi	r26, 0x37	; 55
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	e7 e3       	ldi	r30, 0x37	; 55
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	48 2f       	mov	r20, r24
     da6:	8a 81       	ldd	r24, Y+2	; 0x02
     da8:	28 2f       	mov	r18, r24
     daa:	30 e0       	ldi	r19, 0x00	; 0
     dac:	81 e0       	ldi	r24, 0x01	; 1
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	02 c0       	rjmp	.+4      	; 0xdb6 <DIO_initpin+0x280>
     db2:	88 0f       	add	r24, r24
     db4:	99 1f       	adc	r25, r25
     db6:	2a 95       	dec	r18
     db8:	e2 f7       	brpl	.-8      	; 0xdb2 <DIO_initpin+0x27c>
     dba:	80 95       	com	r24
     dbc:	84 23       	and	r24, r20
     dbe:	8c 93       	st	X, r24
						CLEAR_BIT(PORTB,pin);
     dc0:	a8 e3       	ldi	r26, 0x38	; 56
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	e8 e3       	ldi	r30, 0x38	; 56
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	48 2f       	mov	r20, r24
     dcc:	8a 81       	ldd	r24, Y+2	; 0x02
     dce:	28 2f       	mov	r18, r24
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	02 2e       	mov	r0, r18
     dd8:	02 c0       	rjmp	.+4      	; 0xdde <DIO_initpin+0x2a8>
     dda:	88 0f       	add	r24, r24
     ddc:	99 1f       	adc	r25, r25
     dde:	0a 94       	dec	r0
     de0:	e2 f7       	brpl	.-8      	; 0xdda <DIO_initpin+0x2a4>
     de2:	80 95       	com	r24
     de4:	84 23       	and	r24, r20
     de6:	8c 93       	st	X, r24
     de8:	0d c1       	rjmp	.+538    	; 0x1004 <DIO_initpin+0x4ce>
						break;
					case PC:
						CLEAR_BIT(DDRC,pin);
     dea:	a4 e3       	ldi	r26, 0x34	; 52
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	e4 e3       	ldi	r30, 0x34	; 52
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	48 2f       	mov	r20, r24
     df6:	8a 81       	ldd	r24, Y+2	; 0x02
     df8:	28 2f       	mov	r18, r24
     dfa:	30 e0       	ldi	r19, 0x00	; 0
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	02 c0       	rjmp	.+4      	; 0xe06 <DIO_initpin+0x2d0>
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	2a 95       	dec	r18
     e08:	e2 f7       	brpl	.-8      	; 0xe02 <DIO_initpin+0x2cc>
     e0a:	80 95       	com	r24
     e0c:	84 23       	and	r24, r20
     e0e:	8c 93       	st	X, r24
						CLEAR_BIT(PORTC,pin);
     e10:	a5 e3       	ldi	r26, 0x35	; 53
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	e5 e3       	ldi	r30, 0x35	; 53
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 81       	ld	r24, Z
     e1a:	48 2f       	mov	r20, r24
     e1c:	8a 81       	ldd	r24, Y+2	; 0x02
     e1e:	28 2f       	mov	r18, r24
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	81 e0       	ldi	r24, 0x01	; 1
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	02 2e       	mov	r0, r18
     e28:	02 c0       	rjmp	.+4      	; 0xe2e <DIO_initpin+0x2f8>
     e2a:	88 0f       	add	r24, r24
     e2c:	99 1f       	adc	r25, r25
     e2e:	0a 94       	dec	r0
     e30:	e2 f7       	brpl	.-8      	; 0xe2a <DIO_initpin+0x2f4>
     e32:	80 95       	com	r24
     e34:	84 23       	and	r24, r20
     e36:	8c 93       	st	X, r24
     e38:	e5 c0       	rjmp	.+458    	; 0x1004 <DIO_initpin+0x4ce>
						break;
					case PD:
						CLEAR_BIT(DDRD,pin);
     e3a:	a1 e3       	ldi	r26, 0x31	; 49
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e1 e3       	ldi	r30, 0x31	; 49
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	48 2f       	mov	r20, r24
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	28 2f       	mov	r18, r24
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	02 c0       	rjmp	.+4      	; 0xe56 <DIO_initpin+0x320>
     e52:	88 0f       	add	r24, r24
     e54:	99 1f       	adc	r25, r25
     e56:	2a 95       	dec	r18
     e58:	e2 f7       	brpl	.-8      	; 0xe52 <DIO_initpin+0x31c>
     e5a:	80 95       	com	r24
     e5c:	84 23       	and	r24, r20
     e5e:	8c 93       	st	X, r24
						CLEAR_BIT(PORTD,pin);
     e60:	a2 e3       	ldi	r26, 0x32	; 50
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e2 e3       	ldi	r30, 0x32	; 50
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	48 2f       	mov	r20, r24
     e6c:	8a 81       	ldd	r24, Y+2	; 0x02
     e6e:	28 2f       	mov	r18, r24
     e70:	30 e0       	ldi	r19, 0x00	; 0
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	02 2e       	mov	r0, r18
     e78:	02 c0       	rjmp	.+4      	; 0xe7e <DIO_initpin+0x348>
     e7a:	88 0f       	add	r24, r24
     e7c:	99 1f       	adc	r25, r25
     e7e:	0a 94       	dec	r0
     e80:	e2 f7       	brpl	.-8      	; 0xe7a <DIO_initpin+0x344>
     e82:	80 95       	com	r24
     e84:	84 23       	and	r24, r20
     e86:	8c 93       	st	X, r24
     e88:	bd c0       	rjmp	.+378    	; 0x1004 <DIO_initpin+0x4ce>
						break;
				}
				break;

				case OUTPUT :
					switch(port)
     e8a:	89 81       	ldd	r24, Y+1	; 0x01
     e8c:	28 2f       	mov	r18, r24
     e8e:	30 e0       	ldi	r19, 0x00	; 0
     e90:	3d 83       	std	Y+5, r19	; 0x05
     e92:	2c 83       	std	Y+4, r18	; 0x04
     e94:	8c 81       	ldd	r24, Y+4	; 0x04
     e96:	9d 81       	ldd	r25, Y+5	; 0x05
     e98:	81 30       	cpi	r24, 0x01	; 1
     e9a:	91 05       	cpc	r25, r1
     e9c:	09 f4       	brne	.+2      	; 0xea0 <DIO_initpin+0x36a>
     e9e:	3e c0       	rjmp	.+124    	; 0xf1c <DIO_initpin+0x3e6>
     ea0:	2c 81       	ldd	r18, Y+4	; 0x04
     ea2:	3d 81       	ldd	r19, Y+5	; 0x05
     ea4:	22 30       	cpi	r18, 0x02	; 2
     ea6:	31 05       	cpc	r19, r1
     ea8:	2c f4       	brge	.+10     	; 0xeb4 <DIO_initpin+0x37e>
     eaa:	8c 81       	ldd	r24, Y+4	; 0x04
     eac:	9d 81       	ldd	r25, Y+5	; 0x05
     eae:	00 97       	sbiw	r24, 0x00	; 0
     eb0:	71 f0       	breq	.+28     	; 0xece <DIO_initpin+0x398>
     eb2:	a8 c0       	rjmp	.+336    	; 0x1004 <DIO_initpin+0x4ce>
     eb4:	2c 81       	ldd	r18, Y+4	; 0x04
     eb6:	3d 81       	ldd	r19, Y+5	; 0x05
     eb8:	22 30       	cpi	r18, 0x02	; 2
     eba:	31 05       	cpc	r19, r1
     ebc:	09 f4       	brne	.+2      	; 0xec0 <DIO_initpin+0x38a>
     ebe:	55 c0       	rjmp	.+170    	; 0xf6a <DIO_initpin+0x434>
     ec0:	8c 81       	ldd	r24, Y+4	; 0x04
     ec2:	9d 81       	ldd	r25, Y+5	; 0x05
     ec4:	83 30       	cpi	r24, 0x03	; 3
     ec6:	91 05       	cpc	r25, r1
     ec8:	09 f4       	brne	.+2      	; 0xecc <DIO_initpin+0x396>
     eca:	76 c0       	rjmp	.+236    	; 0xfb8 <DIO_initpin+0x482>
     ecc:	9b c0       	rjmp	.+310    	; 0x1004 <DIO_initpin+0x4ce>
					{
						case PA:
							SET_BIT(DDRA,pin);
     ece:	aa e3       	ldi	r26, 0x3A	; 58
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	ea e3       	ldi	r30, 0x3A	; 58
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	48 2f       	mov	r20, r24
     eda:	8a 81       	ldd	r24, Y+2	; 0x02
     edc:	28 2f       	mov	r18, r24
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <DIO_initpin+0x3b4>
     ee6:	88 0f       	add	r24, r24
     ee8:	99 1f       	adc	r25, r25
     eea:	2a 95       	dec	r18
     eec:	e2 f7       	brpl	.-8      	; 0xee6 <DIO_initpin+0x3b0>
     eee:	84 2b       	or	r24, r20
     ef0:	8c 93       	st	X, r24
							CLEAR_BIT(PORTA,pin);
     ef2:	ab e3       	ldi	r26, 0x3B	; 59
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	eb e3       	ldi	r30, 0x3B	; 59
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	48 2f       	mov	r20, r24
     efe:	8a 81       	ldd	r24, Y+2	; 0x02
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	02 2e       	mov	r0, r18
     f0a:	02 c0       	rjmp	.+4      	; 0xf10 <DIO_initpin+0x3da>
     f0c:	88 0f       	add	r24, r24
     f0e:	99 1f       	adc	r25, r25
     f10:	0a 94       	dec	r0
     f12:	e2 f7       	brpl	.-8      	; 0xf0c <DIO_initpin+0x3d6>
     f14:	80 95       	com	r24
     f16:	84 23       	and	r24, r20
     f18:	8c 93       	st	X, r24
     f1a:	74 c0       	rjmp	.+232    	; 0x1004 <DIO_initpin+0x4ce>
							break;
						case PB:
							SET_BIT(DDRB,pin);
     f1c:	a7 e3       	ldi	r26, 0x37	; 55
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	e7 e3       	ldi	r30, 0x37	; 55
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	48 2f       	mov	r20, r24
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	28 2f       	mov	r18, r24
     f2c:	30 e0       	ldi	r19, 0x00	; 0
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <DIO_initpin+0x402>
     f34:	88 0f       	add	r24, r24
     f36:	99 1f       	adc	r25, r25
     f38:	2a 95       	dec	r18
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <DIO_initpin+0x3fe>
     f3c:	84 2b       	or	r24, r20
     f3e:	8c 93       	st	X, r24
							CLEAR_BIT(PORTB,pin);
     f40:	a8 e3       	ldi	r26, 0x38	; 56
     f42:	b0 e0       	ldi	r27, 0x00	; 0
     f44:	e8 e3       	ldi	r30, 0x38	; 56
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	80 81       	ld	r24, Z
     f4a:	48 2f       	mov	r20, r24
     f4c:	8a 81       	ldd	r24, Y+2	; 0x02
     f4e:	28 2f       	mov	r18, r24
     f50:	30 e0       	ldi	r19, 0x00	; 0
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	02 2e       	mov	r0, r18
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <DIO_initpin+0x428>
     f5a:	88 0f       	add	r24, r24
     f5c:	99 1f       	adc	r25, r25
     f5e:	0a 94       	dec	r0
     f60:	e2 f7       	brpl	.-8      	; 0xf5a <DIO_initpin+0x424>
     f62:	80 95       	com	r24
     f64:	84 23       	and	r24, r20
     f66:	8c 93       	st	X, r24
     f68:	4d c0       	rjmp	.+154    	; 0x1004 <DIO_initpin+0x4ce>
							break;
						case PC:
							SET_BIT(DDRC,pin);
     f6a:	a4 e3       	ldi	r26, 0x34	; 52
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e4 e3       	ldi	r30, 0x34	; 52
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	48 2f       	mov	r20, r24
     f76:	8a 81       	ldd	r24, Y+2	; 0x02
     f78:	28 2f       	mov	r18, r24
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	02 c0       	rjmp	.+4      	; 0xf86 <DIO_initpin+0x450>
     f82:	88 0f       	add	r24, r24
     f84:	99 1f       	adc	r25, r25
     f86:	2a 95       	dec	r18
     f88:	e2 f7       	brpl	.-8      	; 0xf82 <DIO_initpin+0x44c>
     f8a:	84 2b       	or	r24, r20
     f8c:	8c 93       	st	X, r24
							CLEAR_BIT(PORTC,pin);
     f8e:	a5 e3       	ldi	r26, 0x35	; 53
     f90:	b0 e0       	ldi	r27, 0x00	; 0
     f92:	e5 e3       	ldi	r30, 0x35	; 53
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	48 2f       	mov	r20, r24
     f9a:	8a 81       	ldd	r24, Y+2	; 0x02
     f9c:	28 2f       	mov	r18, r24
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	81 e0       	ldi	r24, 0x01	; 1
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	02 2e       	mov	r0, r18
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <DIO_initpin+0x476>
     fa8:	88 0f       	add	r24, r24
     faa:	99 1f       	adc	r25, r25
     fac:	0a 94       	dec	r0
     fae:	e2 f7       	brpl	.-8      	; 0xfa8 <DIO_initpin+0x472>
     fb0:	80 95       	com	r24
     fb2:	84 23       	and	r24, r20
     fb4:	8c 93       	st	X, r24
     fb6:	26 c0       	rjmp	.+76     	; 0x1004 <DIO_initpin+0x4ce>
							break;
						case PD:
							SET_BIT(DDRD,pin);
     fb8:	a1 e3       	ldi	r26, 0x31	; 49
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	e1 e3       	ldi	r30, 0x31	; 49
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	48 2f       	mov	r20, r24
     fc4:	8a 81       	ldd	r24, Y+2	; 0x02
     fc6:	28 2f       	mov	r18, r24
     fc8:	30 e0       	ldi	r19, 0x00	; 0
     fca:	81 e0       	ldi	r24, 0x01	; 1
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <DIO_initpin+0x49e>
     fd0:	88 0f       	add	r24, r24
     fd2:	99 1f       	adc	r25, r25
     fd4:	2a 95       	dec	r18
     fd6:	e2 f7       	brpl	.-8      	; 0xfd0 <DIO_initpin+0x49a>
     fd8:	84 2b       	or	r24, r20
     fda:	8c 93       	st	X, r24
							CLEAR_BIT(PORTD,pin);
     fdc:	a2 e3       	ldi	r26, 0x32	; 50
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e2 e3       	ldi	r30, 0x32	; 50
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	48 2f       	mov	r20, r24
     fe8:	8a 81       	ldd	r24, Y+2	; 0x02
     fea:	28 2f       	mov	r18, r24
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	02 2e       	mov	r0, r18
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <DIO_initpin+0x4c4>
     ff6:	88 0f       	add	r24, r24
     ff8:	99 1f       	adc	r25, r25
     ffa:	0a 94       	dec	r0
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <DIO_initpin+0x4c0>
     ffe:	80 95       	com	r24
    1000:	84 23       	and	r24, r20
    1002:	8c 93       	st	X, r24
					}
					break;


	}
}
    1004:	2b 96       	adiw	r28, 0x0b	; 11
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	f8 94       	cli
    100a:	de bf       	out	0x3e, r29	; 62
    100c:	0f be       	out	0x3f, r0	; 63
    100e:	cd bf       	out	0x3d, r28	; 61
    1010:	cf 91       	pop	r28
    1012:	df 91       	pop	r29
    1014:	08 95       	ret

00001016 <DIO_writepin>:


void DIO_writepin (DioPin_Type pin,DioValue_Type value)
{
    1016:	df 93       	push	r29
    1018:	cf 93       	push	r28
    101a:	cd b7       	in	r28, 0x3d	; 61
    101c:	de b7       	in	r29, 0x3e	; 62
    101e:	29 97       	sbiw	r28, 0x09	; 9
    1020:	0f b6       	in	r0, 0x3f	; 63
    1022:	f8 94       	cli
    1024:	de bf       	out	0x3e, r29	; 62
    1026:	0f be       	out	0x3f, r0	; 63
    1028:	cd bf       	out	0x3d, r28	; 61
    102a:	8a 83       	std	Y+2, r24	; 0x02
    102c:	6b 83       	std	Y+3, r22	; 0x03
	uint8 port = pin / 8;
    102e:	8a 81       	ldd	r24, Y+2	; 0x02
    1030:	86 95       	lsr	r24
    1032:	86 95       	lsr	r24
    1034:	86 95       	lsr	r24
    1036:	89 83       	std	Y+1, r24	; 0x01
	pin = pin % 8;
    1038:	8a 81       	ldd	r24, Y+2	; 0x02
    103a:	87 70       	andi	r24, 0x07	; 7
    103c:	8a 83       	std	Y+2, r24	; 0x02

	switch(value)
    103e:	8b 81       	ldd	r24, Y+3	; 0x03
    1040:	28 2f       	mov	r18, r24
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	39 87       	std	Y+9, r19	; 0x09
    1046:	28 87       	std	Y+8, r18	; 0x08
    1048:	88 85       	ldd	r24, Y+8	; 0x08
    104a:	99 85       	ldd	r25, Y+9	; 0x09
    104c:	00 97       	sbiw	r24, 0x00	; 0
    104e:	39 f0       	breq	.+14     	; 0x105e <DIO_writepin+0x48>
    1050:	28 85       	ldd	r18, Y+8	; 0x08
    1052:	39 85       	ldd	r19, Y+9	; 0x09
    1054:	21 30       	cpi	r18, 0x01	; 1
    1056:	31 05       	cpc	r19, r1
    1058:	09 f4       	brne	.+2      	; 0x105c <DIO_writepin+0x46>
    105a:	75 c0       	rjmp	.+234    	; 0x1146 <DIO_writepin+0x130>
    105c:	e2 c0       	rjmp	.+452    	; 0x1222 <DIO_writepin+0x20c>
	{
		case LOW :
			switch(port)
    105e:	89 81       	ldd	r24, Y+1	; 0x01
    1060:	28 2f       	mov	r18, r24
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	3f 83       	std	Y+7, r19	; 0x07
    1066:	2e 83       	std	Y+6, r18	; 0x06
    1068:	8e 81       	ldd	r24, Y+6	; 0x06
    106a:	9f 81       	ldd	r25, Y+7	; 0x07
    106c:	81 30       	cpi	r24, 0x01	; 1
    106e:	91 05       	cpc	r25, r1
    1070:	59 f1       	breq	.+86     	; 0x10c8 <DIO_writepin+0xb2>
    1072:	2e 81       	ldd	r18, Y+6	; 0x06
    1074:	3f 81       	ldd	r19, Y+7	; 0x07
    1076:	22 30       	cpi	r18, 0x02	; 2
    1078:	31 05       	cpc	r19, r1
    107a:	2c f4       	brge	.+10     	; 0x1086 <DIO_writepin+0x70>
    107c:	8e 81       	ldd	r24, Y+6	; 0x06
    107e:	9f 81       	ldd	r25, Y+7	; 0x07
    1080:	00 97       	sbiw	r24, 0x00	; 0
    1082:	69 f0       	breq	.+26     	; 0x109e <DIO_writepin+0x88>
    1084:	ce c0       	rjmp	.+412    	; 0x1222 <DIO_writepin+0x20c>
    1086:	2e 81       	ldd	r18, Y+6	; 0x06
    1088:	3f 81       	ldd	r19, Y+7	; 0x07
    108a:	22 30       	cpi	r18, 0x02	; 2
    108c:	31 05       	cpc	r19, r1
    108e:	89 f1       	breq	.+98     	; 0x10f2 <DIO_writepin+0xdc>
    1090:	8e 81       	ldd	r24, Y+6	; 0x06
    1092:	9f 81       	ldd	r25, Y+7	; 0x07
    1094:	83 30       	cpi	r24, 0x03	; 3
    1096:	91 05       	cpc	r25, r1
    1098:	09 f4       	brne	.+2      	; 0x109c <DIO_writepin+0x86>
    109a:	40 c0       	rjmp	.+128    	; 0x111c <DIO_writepin+0x106>
    109c:	c2 c0       	rjmp	.+388    	; 0x1222 <DIO_writepin+0x20c>
			{
				case PA:
					CLEAR_BIT(PORTA,pin);
    109e:	ab e3       	ldi	r26, 0x3B	; 59
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	eb e3       	ldi	r30, 0x3B	; 59
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	48 2f       	mov	r20, r24
    10aa:	8a 81       	ldd	r24, Y+2	; 0x02
    10ac:	28 2f       	mov	r18, r24
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	02 2e       	mov	r0, r18
    10b6:	02 c0       	rjmp	.+4      	; 0x10bc <DIO_writepin+0xa6>
    10b8:	88 0f       	add	r24, r24
    10ba:	99 1f       	adc	r25, r25
    10bc:	0a 94       	dec	r0
    10be:	e2 f7       	brpl	.-8      	; 0x10b8 <DIO_writepin+0xa2>
    10c0:	80 95       	com	r24
    10c2:	84 23       	and	r24, r20
    10c4:	8c 93       	st	X, r24
    10c6:	ad c0       	rjmp	.+346    	; 0x1222 <DIO_writepin+0x20c>
					break;
				case PB:
					CLEAR_BIT(PORTB,pin);
    10c8:	a8 e3       	ldi	r26, 0x38	; 56
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	e8 e3       	ldi	r30, 0x38	; 56
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	48 2f       	mov	r20, r24
    10d4:	8a 81       	ldd	r24, Y+2	; 0x02
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	02 2e       	mov	r0, r18
    10e0:	02 c0       	rjmp	.+4      	; 0x10e6 <DIO_writepin+0xd0>
    10e2:	88 0f       	add	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	0a 94       	dec	r0
    10e8:	e2 f7       	brpl	.-8      	; 0x10e2 <DIO_writepin+0xcc>
    10ea:	80 95       	com	r24
    10ec:	84 23       	and	r24, r20
    10ee:	8c 93       	st	X, r24
    10f0:	98 c0       	rjmp	.+304    	; 0x1222 <DIO_writepin+0x20c>
					break;
				case PC:
					CLEAR_BIT(PORTC,pin);
    10f2:	a5 e3       	ldi	r26, 0x35	; 53
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e5 e3       	ldi	r30, 0x35	; 53
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	48 2f       	mov	r20, r24
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	02 2e       	mov	r0, r18
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <DIO_writepin+0xfa>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0a 94       	dec	r0
    1112:	e2 f7       	brpl	.-8      	; 0x110c <DIO_writepin+0xf6>
    1114:	80 95       	com	r24
    1116:	84 23       	and	r24, r20
    1118:	8c 93       	st	X, r24
    111a:	83 c0       	rjmp	.+262    	; 0x1222 <DIO_writepin+0x20c>
					break;
				case PD:
					CLEAR_BIT(PORTD,pin);
    111c:	a2 e3       	ldi	r26, 0x32	; 50
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	e2 e3       	ldi	r30, 0x32	; 50
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	48 2f       	mov	r20, r24
    1128:	8a 81       	ldd	r24, Y+2	; 0x02
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 2e       	mov	r0, r18
    1134:	02 c0       	rjmp	.+4      	; 0x113a <DIO_writepin+0x124>
    1136:	88 0f       	add	r24, r24
    1138:	99 1f       	adc	r25, r25
    113a:	0a 94       	dec	r0
    113c:	e2 f7       	brpl	.-8      	; 0x1136 <DIO_writepin+0x120>
    113e:	80 95       	com	r24
    1140:	84 23       	and	r24, r20
    1142:	8c 93       	st	X, r24
    1144:	6e c0       	rjmp	.+220    	; 0x1222 <DIO_writepin+0x20c>
					break;
			}
			break;
			case HIGH :
				switch(port)
    1146:	89 81       	ldd	r24, Y+1	; 0x01
    1148:	28 2f       	mov	r18, r24
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	3d 83       	std	Y+5, r19	; 0x05
    114e:	2c 83       	std	Y+4, r18	; 0x04
    1150:	8c 81       	ldd	r24, Y+4	; 0x04
    1152:	9d 81       	ldd	r25, Y+5	; 0x05
    1154:	81 30       	cpi	r24, 0x01	; 1
    1156:	91 05       	cpc	r25, r1
    1158:	49 f1       	breq	.+82     	; 0x11ac <DIO_writepin+0x196>
    115a:	2c 81       	ldd	r18, Y+4	; 0x04
    115c:	3d 81       	ldd	r19, Y+5	; 0x05
    115e:	22 30       	cpi	r18, 0x02	; 2
    1160:	31 05       	cpc	r19, r1
    1162:	2c f4       	brge	.+10     	; 0x116e <DIO_writepin+0x158>
    1164:	8c 81       	ldd	r24, Y+4	; 0x04
    1166:	9d 81       	ldd	r25, Y+5	; 0x05
    1168:	00 97       	sbiw	r24, 0x00	; 0
    116a:	61 f0       	breq	.+24     	; 0x1184 <DIO_writepin+0x16e>
    116c:	5a c0       	rjmp	.+180    	; 0x1222 <DIO_writepin+0x20c>
    116e:	2c 81       	ldd	r18, Y+4	; 0x04
    1170:	3d 81       	ldd	r19, Y+5	; 0x05
    1172:	22 30       	cpi	r18, 0x02	; 2
    1174:	31 05       	cpc	r19, r1
    1176:	71 f1       	breq	.+92     	; 0x11d4 <DIO_writepin+0x1be>
    1178:	8c 81       	ldd	r24, Y+4	; 0x04
    117a:	9d 81       	ldd	r25, Y+5	; 0x05
    117c:	83 30       	cpi	r24, 0x03	; 3
    117e:	91 05       	cpc	r25, r1
    1180:	e9 f1       	breq	.+122    	; 0x11fc <DIO_writepin+0x1e6>
    1182:	4f c0       	rjmp	.+158    	; 0x1222 <DIO_writepin+0x20c>
				{
					case PA:
						SET_BIT(PORTA,pin);
    1184:	ab e3       	ldi	r26, 0x3B	; 59
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	eb e3       	ldi	r30, 0x3B	; 59
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	48 2f       	mov	r20, r24
    1190:	8a 81       	ldd	r24, Y+2	; 0x02
    1192:	28 2f       	mov	r18, r24
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	02 2e       	mov	r0, r18
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <DIO_writepin+0x18c>
    119e:	88 0f       	add	r24, r24
    11a0:	99 1f       	adc	r25, r25
    11a2:	0a 94       	dec	r0
    11a4:	e2 f7       	brpl	.-8      	; 0x119e <DIO_writepin+0x188>
    11a6:	84 2b       	or	r24, r20
    11a8:	8c 93       	st	X, r24
    11aa:	3b c0       	rjmp	.+118    	; 0x1222 <DIO_writepin+0x20c>
						break;
					case PB:
						SET_BIT(PORTB,pin);
    11ac:	a8 e3       	ldi	r26, 0x38	; 56
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	e8 e3       	ldi	r30, 0x38	; 56
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	80 81       	ld	r24, Z
    11b6:	48 2f       	mov	r20, r24
    11b8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ba:	28 2f       	mov	r18, r24
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	02 2e       	mov	r0, r18
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <DIO_writepin+0x1b4>
    11c6:	88 0f       	add	r24, r24
    11c8:	99 1f       	adc	r25, r25
    11ca:	0a 94       	dec	r0
    11cc:	e2 f7       	brpl	.-8      	; 0x11c6 <DIO_writepin+0x1b0>
    11ce:	84 2b       	or	r24, r20
    11d0:	8c 93       	st	X, r24
    11d2:	27 c0       	rjmp	.+78     	; 0x1222 <DIO_writepin+0x20c>
						break;
					case PC:
						SET_BIT(PORTC,pin);
    11d4:	a5 e3       	ldi	r26, 0x35	; 53
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e5 e3       	ldi	r30, 0x35	; 53
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	48 2f       	mov	r20, r24
    11e0:	8a 81       	ldd	r24, Y+2	; 0x02
    11e2:	28 2f       	mov	r18, r24
    11e4:	30 e0       	ldi	r19, 0x00	; 0
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	02 2e       	mov	r0, r18
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <DIO_writepin+0x1dc>
    11ee:	88 0f       	add	r24, r24
    11f0:	99 1f       	adc	r25, r25
    11f2:	0a 94       	dec	r0
    11f4:	e2 f7       	brpl	.-8      	; 0x11ee <DIO_writepin+0x1d8>
    11f6:	84 2b       	or	r24, r20
    11f8:	8c 93       	st	X, r24
    11fa:	13 c0       	rjmp	.+38     	; 0x1222 <DIO_writepin+0x20c>
						break;
					case PD:
						SET_BIT(PORTD,pin);
    11fc:	a2 e3       	ldi	r26, 0x32	; 50
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	e2 e3       	ldi	r30, 0x32	; 50
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	80 81       	ld	r24, Z
    1206:	48 2f       	mov	r20, r24
    1208:	8a 81       	ldd	r24, Y+2	; 0x02
    120a:	28 2f       	mov	r18, r24
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	81 e0       	ldi	r24, 0x01	; 1
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	02 2e       	mov	r0, r18
    1214:	02 c0       	rjmp	.+4      	; 0x121a <DIO_writepin+0x204>
    1216:	88 0f       	add	r24, r24
    1218:	99 1f       	adc	r25, r25
    121a:	0a 94       	dec	r0
    121c:	e2 f7       	brpl	.-8      	; 0x1216 <DIO_writepin+0x200>
    121e:	84 2b       	or	r24, r20
    1220:	8c 93       	st	X, r24
						break;
				}
				break;

   }
}
    1222:	29 96       	adiw	r28, 0x09	; 9
    1224:	0f b6       	in	r0, 0x3f	; 63
    1226:	f8 94       	cli
    1228:	de bf       	out	0x3e, r29	; 62
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	cd bf       	out	0x3d, r28	; 61
    122e:	cf 91       	pop	r28
    1230:	df 91       	pop	r29
    1232:	08 95       	ret

00001234 <DIO_readpin>:

DioValue_Type DIO_readpin (DioPin_Type pin)
{
    1234:	df 93       	push	r29
    1236:	cf 93       	push	r28
    1238:	00 d0       	rcall	.+0      	; 0x123a <DIO_readpin+0x6>
    123a:	00 d0       	rcall	.+0      	; 0x123c <DIO_readpin+0x8>
    123c:	0f 92       	push	r0
    123e:	cd b7       	in	r28, 0x3d	; 61
    1240:	de b7       	in	r29, 0x3e	; 62
    1242:	8b 83       	std	Y+3, r24	; 0x03
	uint8 port = pin / 8;
    1244:	8b 81       	ldd	r24, Y+3	; 0x03
    1246:	86 95       	lsr	r24
    1248:	86 95       	lsr	r24
    124a:	86 95       	lsr	r24
    124c:	8a 83       	std	Y+2, r24	; 0x02
	pin = pin % 8;
    124e:	8b 81       	ldd	r24, Y+3	; 0x03
    1250:	87 70       	andi	r24, 0x07	; 7
    1252:	8b 83       	std	Y+3, r24	; 0x03

	DioValue_Type pin_level=LOW;
    1254:	19 82       	std	Y+1, r1	; 0x01
			switch(port)
    1256:	8a 81       	ldd	r24, Y+2	; 0x02
    1258:	28 2f       	mov	r18, r24
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	3d 83       	std	Y+5, r19	; 0x05
    125e:	2c 83       	std	Y+4, r18	; 0x04
    1260:	4c 81       	ldd	r20, Y+4	; 0x04
    1262:	5d 81       	ldd	r21, Y+5	; 0x05
    1264:	41 30       	cpi	r20, 0x01	; 1
    1266:	51 05       	cpc	r21, r1
    1268:	41 f1       	breq	.+80     	; 0x12ba <DIO_readpin+0x86>
    126a:	8c 81       	ldd	r24, Y+4	; 0x04
    126c:	9d 81       	ldd	r25, Y+5	; 0x05
    126e:	82 30       	cpi	r24, 0x02	; 2
    1270:	91 05       	cpc	r25, r1
    1272:	34 f4       	brge	.+12     	; 0x1280 <DIO_readpin+0x4c>
    1274:	2c 81       	ldd	r18, Y+4	; 0x04
    1276:	3d 81       	ldd	r19, Y+5	; 0x05
    1278:	21 15       	cp	r18, r1
    127a:	31 05       	cpc	r19, r1
    127c:	61 f0       	breq	.+24     	; 0x1296 <DIO_readpin+0x62>
    127e:	52 c0       	rjmp	.+164    	; 0x1324 <DIO_readpin+0xf0>
    1280:	4c 81       	ldd	r20, Y+4	; 0x04
    1282:	5d 81       	ldd	r21, Y+5	; 0x05
    1284:	42 30       	cpi	r20, 0x02	; 2
    1286:	51 05       	cpc	r21, r1
    1288:	51 f1       	breq	.+84     	; 0x12de <DIO_readpin+0xaa>
    128a:	8c 81       	ldd	r24, Y+4	; 0x04
    128c:	9d 81       	ldd	r25, Y+5	; 0x05
    128e:	83 30       	cpi	r24, 0x03	; 3
    1290:	91 05       	cpc	r25, r1
    1292:	b9 f1       	breq	.+110    	; 0x1302 <DIO_readpin+0xce>
    1294:	47 c0       	rjmp	.+142    	; 0x1324 <DIO_readpin+0xf0>
			{
				case PA:
					pin_level=GET_BIT(PINA,pin);
    1296:	e9 e3       	ldi	r30, 0x39	; 57
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	8b 81       	ldd	r24, Y+3	; 0x03
    12a2:	88 2f       	mov	r24, r24
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	a9 01       	movw	r20, r18
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <DIO_readpin+0x7a>
    12aa:	55 95       	asr	r21
    12ac:	47 95       	ror	r20
    12ae:	8a 95       	dec	r24
    12b0:	e2 f7       	brpl	.-8      	; 0x12aa <DIO_readpin+0x76>
    12b2:	ca 01       	movw	r24, r20
    12b4:	81 70       	andi	r24, 0x01	; 1
    12b6:	89 83       	std	Y+1, r24	; 0x01
    12b8:	35 c0       	rjmp	.+106    	; 0x1324 <DIO_readpin+0xf0>
					break;
				case PB:
					pin_level=GET_BIT(PINB,pin);
    12ba:	e6 e3       	ldi	r30, 0x36	; 54
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	28 2f       	mov	r18, r24
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	88 2f       	mov	r24, r24
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	a9 01       	movw	r20, r18
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <DIO_readpin+0x9e>
    12ce:	55 95       	asr	r21
    12d0:	47 95       	ror	r20
    12d2:	8a 95       	dec	r24
    12d4:	e2 f7       	brpl	.-8      	; 0x12ce <DIO_readpin+0x9a>
    12d6:	ca 01       	movw	r24, r20
    12d8:	81 70       	andi	r24, 0x01	; 1
    12da:	89 83       	std	Y+1, r24	; 0x01
    12dc:	23 c0       	rjmp	.+70     	; 0x1324 <DIO_readpin+0xf0>
					break;
				case PC:
					pin_level=GET_BIT(PINC,pin);
    12de:	e3 e3       	ldi	r30, 0x33	; 51
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	28 2f       	mov	r18, r24
    12e6:	30 e0       	ldi	r19, 0x00	; 0
    12e8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ea:	88 2f       	mov	r24, r24
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	a9 01       	movw	r20, r18
    12f0:	02 c0       	rjmp	.+4      	; 0x12f6 <DIO_readpin+0xc2>
    12f2:	55 95       	asr	r21
    12f4:	47 95       	ror	r20
    12f6:	8a 95       	dec	r24
    12f8:	e2 f7       	brpl	.-8      	; 0x12f2 <DIO_readpin+0xbe>
    12fa:	ca 01       	movw	r24, r20
    12fc:	81 70       	andi	r24, 0x01	; 1
    12fe:	89 83       	std	Y+1, r24	; 0x01
    1300:	11 c0       	rjmp	.+34     	; 0x1324 <DIO_readpin+0xf0>
					break;
				case PD:
					pin_level=GET_BIT(PIND,pin);
    1302:	e0 e3       	ldi	r30, 0x30	; 48
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	8b 81       	ldd	r24, Y+3	; 0x03
    130e:	88 2f       	mov	r24, r24
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	a9 01       	movw	r20, r18
    1314:	02 c0       	rjmp	.+4      	; 0x131a <DIO_readpin+0xe6>
    1316:	55 95       	asr	r21
    1318:	47 95       	ror	r20
    131a:	8a 95       	dec	r24
    131c:	e2 f7       	brpl	.-8      	; 0x1316 <DIO_readpin+0xe2>
    131e:	ca 01       	movw	r24, r20
    1320:	81 70       	andi	r24, 0x01	; 1
    1322:	89 83       	std	Y+1, r24	; 0x01
					break;
			}

			return pin_level;
    1324:	89 81       	ldd	r24, Y+1	; 0x01

}
    1326:	0f 90       	pop	r0
    1328:	0f 90       	pop	r0
    132a:	0f 90       	pop	r0
    132c:	0f 90       	pop	r0
    132e:	0f 90       	pop	r0
    1330:	cf 91       	pop	r28
    1332:	df 91       	pop	r29
    1334:	08 95       	ret

00001336 <DIO_init>:

void DIO_init (void)
{
    1336:	df 93       	push	r29
    1338:	cf 93       	push	r28
    133a:	00 d0       	rcall	.+0      	; 0x133c <DIO_init+0x6>
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
	int i=0;
    1340:	1a 82       	std	Y+2, r1	; 0x02
    1342:	19 82       	std	Y+1, r1	; 0x01
	for(i=0; i<NUM_OF_PINS ; i++)
    1344:	1a 82       	std	Y+2, r1	; 0x02
    1346:	19 82       	std	Y+1, r1	; 0x01
    1348:	10 c0       	rjmp	.+32     	; 0x136a <DIO_init+0x34>
	{
		DIO_initpin(i,config_pins[i]);
    134a:	29 81       	ldd	r18, Y+1	; 0x01
    134c:	89 81       	ldd	r24, Y+1	; 0x01
    134e:	9a 81       	ldd	r25, Y+2	; 0x02
    1350:	fc 01       	movw	r30, r24
    1352:	e8 59       	subi	r30, 0x98	; 152
    1354:	ff 4f       	sbci	r31, 0xFF	; 255
    1356:	90 81       	ld	r25, Z
    1358:	82 2f       	mov	r24, r18
    135a:	69 2f       	mov	r22, r25
    135c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_initpin>
}

void DIO_init (void)
{
	int i=0;
	for(i=0; i<NUM_OF_PINS ; i++)
    1360:	89 81       	ldd	r24, Y+1	; 0x01
    1362:	9a 81       	ldd	r25, Y+2	; 0x02
    1364:	01 96       	adiw	r24, 0x01	; 1
    1366:	9a 83       	std	Y+2, r25	; 0x02
    1368:	89 83       	std	Y+1, r24	; 0x01
    136a:	89 81       	ldd	r24, Y+1	; 0x01
    136c:	9a 81       	ldd	r25, Y+2	; 0x02
    136e:	80 32       	cpi	r24, 0x20	; 32
    1370:	91 05       	cpc	r25, r1
    1372:	5c f3       	brlt	.-42     	; 0x134a <DIO_init+0x14>
	{
		DIO_initpin(i,config_pins[i]);
	}
}
    1374:	0f 90       	pop	r0
    1376:	0f 90       	pop	r0
    1378:	cf 91       	pop	r28
    137a:	df 91       	pop	r29
    137c:	08 95       	ret

0000137e <DIO_writeport>:


void DIO_writeport (DioPort_Type port,uint8 value)
{
    137e:	df 93       	push	r29
    1380:	cf 93       	push	r28
    1382:	00 d0       	rcall	.+0      	; 0x1384 <DIO_writeport+0x6>
    1384:	00 d0       	rcall	.+0      	; 0x1386 <DIO_writeport+0x8>
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
    138a:	89 83       	std	Y+1, r24	; 0x01
    138c:	6a 83       	std	Y+2, r22	; 0x02
	switch(port)
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	28 2f       	mov	r18, r24
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	3c 83       	std	Y+4, r19	; 0x04
    1396:	2b 83       	std	Y+3, r18	; 0x03
    1398:	8b 81       	ldd	r24, Y+3	; 0x03
    139a:	9c 81       	ldd	r25, Y+4	; 0x04
    139c:	81 30       	cpi	r24, 0x01	; 1
    139e:	91 05       	cpc	r25, r1
    13a0:	d1 f0       	breq	.+52     	; 0x13d6 <DIO_writeport+0x58>
    13a2:	2b 81       	ldd	r18, Y+3	; 0x03
    13a4:	3c 81       	ldd	r19, Y+4	; 0x04
    13a6:	22 30       	cpi	r18, 0x02	; 2
    13a8:	31 05       	cpc	r19, r1
    13aa:	2c f4       	brge	.+10     	; 0x13b6 <DIO_writeport+0x38>
    13ac:	8b 81       	ldd	r24, Y+3	; 0x03
    13ae:	9c 81       	ldd	r25, Y+4	; 0x04
    13b0:	00 97       	sbiw	r24, 0x00	; 0
    13b2:	61 f0       	breq	.+24     	; 0x13cc <DIO_writeport+0x4e>
    13b4:	1e c0       	rjmp	.+60     	; 0x13f2 <DIO_writeport+0x74>
    13b6:	2b 81       	ldd	r18, Y+3	; 0x03
    13b8:	3c 81       	ldd	r19, Y+4	; 0x04
    13ba:	22 30       	cpi	r18, 0x02	; 2
    13bc:	31 05       	cpc	r19, r1
    13be:	81 f0       	breq	.+32     	; 0x13e0 <DIO_writeport+0x62>
    13c0:	8b 81       	ldd	r24, Y+3	; 0x03
    13c2:	9c 81       	ldd	r25, Y+4	; 0x04
    13c4:	83 30       	cpi	r24, 0x03	; 3
    13c6:	91 05       	cpc	r25, r1
    13c8:	81 f0       	breq	.+32     	; 0x13ea <DIO_writeport+0x6c>
    13ca:	13 c0       	rjmp	.+38     	; 0x13f2 <DIO_writeport+0x74>
	{
		case PA:
			PORTA = value;
    13cc:	eb e3       	ldi	r30, 0x3B	; 59
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	8a 81       	ldd	r24, Y+2	; 0x02
    13d2:	80 83       	st	Z, r24
    13d4:	0e c0       	rjmp	.+28     	; 0x13f2 <DIO_writeport+0x74>
			break;
		case PB:
			PORTB = value;
    13d6:	e8 e3       	ldi	r30, 0x38	; 56
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	8a 81       	ldd	r24, Y+2	; 0x02
    13dc:	80 83       	st	Z, r24
    13de:	09 c0       	rjmp	.+18     	; 0x13f2 <DIO_writeport+0x74>
			break;
		case PC:
			PORTC = value;
    13e0:	e5 e3       	ldi	r30, 0x35	; 53
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	8a 81       	ldd	r24, Y+2	; 0x02
    13e6:	80 83       	st	Z, r24
    13e8:	04 c0       	rjmp	.+8      	; 0x13f2 <DIO_writeport+0x74>
			break;
		case PD:
			PORTD = value;
    13ea:	e2 e3       	ldi	r30, 0x32	; 50
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	8a 81       	ldd	r24, Y+2	; 0x02
    13f0:	80 83       	st	Z, r24
			break;
	}
}
    13f2:	0f 90       	pop	r0
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	0f 90       	pop	r0
    13fa:	cf 91       	pop	r28
    13fc:	df 91       	pop	r29
    13fe:	08 95       	ret

00001400 <LCD_write_command>:
#include "LCD_interface.h"
#include "LCD_cfg.h"
#include <util/delay.h>

void LCD_write_command(uint8 command)
{
    1400:	0f 93       	push	r16
    1402:	1f 93       	push	r17
    1404:	df 93       	push	r29
    1406:	cf 93       	push	r28
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
    140c:	c7 54       	subi	r28, 0x47	; 71
    140e:	d0 40       	sbci	r29, 0x00	; 0
    1410:	0f b6       	in	r0, 0x3f	; 63
    1412:	f8 94       	cli
    1414:	de bf       	out	0x3e, r29	; 62
    1416:	0f be       	out	0x3f, r0	; 63
    1418:	cd bf       	out	0x3d, r28	; 61
    141a:	fe 01       	movw	r30, r28
    141c:	e9 5b       	subi	r30, 0xB9	; 185
    141e:	ff 4f       	sbci	r31, 0xFF	; 255
    1420:	80 83       	st	Z, r24

	DIO_writepin(RS_Pin, LOW);
    1422:	88 e1       	ldi	r24, 0x18	; 24
    1424:	60 e0       	ldi	r22, 0x00	; 0
    1426:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    142a:	fe 01       	movw	r30, r28
    142c:	ed 5b       	subi	r30, 0xBD	; 189
    142e:	ff 4f       	sbci	r31, 0xFF	; 255
    1430:	80 e0       	ldi	r24, 0x00	; 0
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	a0 e8       	ldi	r26, 0x80	; 128
    1436:	bf e3       	ldi	r27, 0x3F	; 63
    1438:	80 83       	st	Z, r24
    143a:	91 83       	std	Z+1, r25	; 0x01
    143c:	a2 83       	std	Z+2, r26	; 0x02
    143e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1440:	8e 01       	movw	r16, r28
    1442:	01 5c       	subi	r16, 0xC1	; 193
    1444:	1f 4f       	sbci	r17, 0xFF	; 255
    1446:	fe 01       	movw	r30, r28
    1448:	ed 5b       	subi	r30, 0xBD	; 189
    144a:	ff 4f       	sbci	r31, 0xFF	; 255
    144c:	60 81       	ld	r22, Z
    144e:	71 81       	ldd	r23, Z+1	; 0x01
    1450:	82 81       	ldd	r24, Z+2	; 0x02
    1452:	93 81       	ldd	r25, Z+3	; 0x03
    1454:	20 e0       	ldi	r18, 0x00	; 0
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	4a ef       	ldi	r20, 0xFA	; 250
    145a:	54 e4       	ldi	r21, 0x44	; 68
    145c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1460:	dc 01       	movw	r26, r24
    1462:	cb 01       	movw	r24, r22
    1464:	f8 01       	movw	r30, r16
    1466:	80 83       	st	Z, r24
    1468:	91 83       	std	Z+1, r25	; 0x01
    146a:	a2 83       	std	Z+2, r26	; 0x02
    146c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    146e:	fe 01       	movw	r30, r28
    1470:	ff 96       	adiw	r30, 0x3f	; 63
    1472:	60 81       	ld	r22, Z
    1474:	71 81       	ldd	r23, Z+1	; 0x01
    1476:	82 81       	ldd	r24, Z+2	; 0x02
    1478:	93 81       	ldd	r25, Z+3	; 0x03
    147a:	20 e0       	ldi	r18, 0x00	; 0
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	40 e8       	ldi	r20, 0x80	; 128
    1480:	5f e3       	ldi	r21, 0x3F	; 63
    1482:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1486:	88 23       	and	r24, r24
    1488:	2c f4       	brge	.+10     	; 0x1494 <LCD_write_command+0x94>
		__ticks = 1;
    148a:	81 e0       	ldi	r24, 0x01	; 1
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	9e af       	std	Y+62, r25	; 0x3e
    1490:	8d af       	std	Y+61, r24	; 0x3d
    1492:	46 c0       	rjmp	.+140    	; 0x1520 <LCD_write_command+0x120>
	else if (__tmp > 65535)
    1494:	fe 01       	movw	r30, r28
    1496:	ff 96       	adiw	r30, 0x3f	; 63
    1498:	60 81       	ld	r22, Z
    149a:	71 81       	ldd	r23, Z+1	; 0x01
    149c:	82 81       	ldd	r24, Z+2	; 0x02
    149e:	93 81       	ldd	r25, Z+3	; 0x03
    14a0:	20 e0       	ldi	r18, 0x00	; 0
    14a2:	3f ef       	ldi	r19, 0xFF	; 255
    14a4:	4f e7       	ldi	r20, 0x7F	; 127
    14a6:	57 e4       	ldi	r21, 0x47	; 71
    14a8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    14ac:	18 16       	cp	r1, r24
    14ae:	64 f5       	brge	.+88     	; 0x1508 <LCD_write_command+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14b0:	fe 01       	movw	r30, r28
    14b2:	ed 5b       	subi	r30, 0xBD	; 189
    14b4:	ff 4f       	sbci	r31, 0xFF	; 255
    14b6:	60 81       	ld	r22, Z
    14b8:	71 81       	ldd	r23, Z+1	; 0x01
    14ba:	82 81       	ldd	r24, Z+2	; 0x02
    14bc:	93 81       	ldd	r25, Z+3	; 0x03
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	30 e0       	ldi	r19, 0x00	; 0
    14c2:	40 e2       	ldi	r20, 0x20	; 32
    14c4:	51 e4       	ldi	r21, 0x41	; 65
    14c6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14ca:	dc 01       	movw	r26, r24
    14cc:	cb 01       	movw	r24, r22
    14ce:	bc 01       	movw	r22, r24
    14d0:	cd 01       	movw	r24, r26
    14d2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14d6:	dc 01       	movw	r26, r24
    14d8:	cb 01       	movw	r24, r22
    14da:	9e af       	std	Y+62, r25	; 0x3e
    14dc:	8d af       	std	Y+61, r24	; 0x3d
    14de:	0f c0       	rjmp	.+30     	; 0x14fe <LCD_write_command+0xfe>
    14e0:	88 ec       	ldi	r24, 0xC8	; 200
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	9c af       	std	Y+60, r25	; 0x3c
    14e6:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    14e8:	8b ad       	ldd	r24, Y+59	; 0x3b
    14ea:	9c ad       	ldd	r25, Y+60	; 0x3c
    14ec:	01 97       	sbiw	r24, 0x01	; 1
    14ee:	f1 f7       	brne	.-4      	; 0x14ec <LCD_write_command+0xec>
    14f0:	9c af       	std	Y+60, r25	; 0x3c
    14f2:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14f4:	8d ad       	ldd	r24, Y+61	; 0x3d
    14f6:	9e ad       	ldd	r25, Y+62	; 0x3e
    14f8:	01 97       	sbiw	r24, 0x01	; 1
    14fa:	9e af       	std	Y+62, r25	; 0x3e
    14fc:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14fe:	8d ad       	ldd	r24, Y+61	; 0x3d
    1500:	9e ad       	ldd	r25, Y+62	; 0x3e
    1502:	00 97       	sbiw	r24, 0x00	; 0
    1504:	69 f7       	brne	.-38     	; 0x14e0 <LCD_write_command+0xe0>
    1506:	16 c0       	rjmp	.+44     	; 0x1534 <LCD_write_command+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1508:	fe 01       	movw	r30, r28
    150a:	ff 96       	adiw	r30, 0x3f	; 63
    150c:	60 81       	ld	r22, Z
    150e:	71 81       	ldd	r23, Z+1	; 0x01
    1510:	82 81       	ldd	r24, Z+2	; 0x02
    1512:	93 81       	ldd	r25, Z+3	; 0x03
    1514:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1518:	dc 01       	movw	r26, r24
    151a:	cb 01       	movw	r24, r22
    151c:	9e af       	std	Y+62, r25	; 0x3e
    151e:	8d af       	std	Y+61, r24	; 0x3d
    1520:	8d ad       	ldd	r24, Y+61	; 0x3d
    1522:	9e ad       	ldd	r25, Y+62	; 0x3e
    1524:	9a af       	std	Y+58, r25	; 0x3a
    1526:	89 af       	std	Y+57, r24	; 0x39
    1528:	89 ad       	ldd	r24, Y+57	; 0x39
    152a:	9a ad       	ldd	r25, Y+58	; 0x3a
    152c:	01 97       	sbiw	r24, 0x01	; 1
    152e:	f1 f7       	brne	.-4      	; 0x152c <LCD_write_command+0x12c>
    1530:	9a af       	std	Y+58, r25	; 0x3a
    1532:	89 af       	std	Y+57, r24	; 0x39
	DIO_writepin(E_Pin,LOW);
	_delay_ms(3);

#elif (LCD_MODE == MODE_4_BITS)

	DIO_writepin(LCD_DB7, GET_BIT(command, 7));
    1534:	fe 01       	movw	r30, r28
    1536:	e9 5b       	subi	r30, 0xB9	; 185
    1538:	ff 4f       	sbci	r31, 0xFF	; 255
    153a:	80 81       	ld	r24, Z
    153c:	98 2f       	mov	r25, r24
    153e:	99 1f       	adc	r25, r25
    1540:	99 27       	eor	r25, r25
    1542:	99 1f       	adc	r25, r25
    1544:	83 e1       	ldi	r24, 0x13	; 19
    1546:	69 2f       	mov	r22, r25
    1548:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB6, GET_BIT(command, 6));
    154c:	fe 01       	movw	r30, r28
    154e:	e9 5b       	subi	r30, 0xB9	; 185
    1550:	ff 4f       	sbci	r31, 0xFF	; 255
    1552:	80 81       	ld	r24, Z
    1554:	82 95       	swap	r24
    1556:	86 95       	lsr	r24
    1558:	86 95       	lsr	r24
    155a:	83 70       	andi	r24, 0x03	; 3
    155c:	98 2f       	mov	r25, r24
    155e:	91 70       	andi	r25, 0x01	; 1
    1560:	82 e1       	ldi	r24, 0x12	; 18
    1562:	69 2f       	mov	r22, r25
    1564:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB5, GET_BIT(command, 5));
    1568:	fe 01       	movw	r30, r28
    156a:	e9 5b       	subi	r30, 0xB9	; 185
    156c:	ff 4f       	sbci	r31, 0xFF	; 255
    156e:	80 81       	ld	r24, Z
    1570:	82 95       	swap	r24
    1572:	86 95       	lsr	r24
    1574:	87 70       	andi	r24, 0x07	; 7
    1576:	98 2f       	mov	r25, r24
    1578:	91 70       	andi	r25, 0x01	; 1
    157a:	81 e1       	ldi	r24, 0x11	; 17
    157c:	69 2f       	mov	r22, r25
    157e:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB4, GET_BIT(command, 4));
    1582:	fe 01       	movw	r30, r28
    1584:	e9 5b       	subi	r30, 0xB9	; 185
    1586:	ff 4f       	sbci	r31, 0xFF	; 255
    1588:	80 81       	ld	r24, Z
    158a:	82 95       	swap	r24
    158c:	8f 70       	andi	r24, 0x0F	; 15
    158e:	98 2f       	mov	r25, r24
    1590:	91 70       	andi	r25, 0x01	; 1
    1592:	80 e1       	ldi	r24, 0x10	; 16
    1594:	69 2f       	mov	r22, r25
    1596:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>


	DIO_writepin(E_Pin, HIGH);
    159a:	89 e1       	ldi	r24, 0x19	; 25
    159c:	61 e0       	ldi	r22, 0x01	; 1
    159e:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    15a2:	80 e0       	ldi	r24, 0x00	; 0
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	a0 e8       	ldi	r26, 0x80	; 128
    15a8:	bf e3       	ldi	r27, 0x3F	; 63
    15aa:	8d ab       	std	Y+53, r24	; 0x35
    15ac:	9e ab       	std	Y+54, r25	; 0x36
    15ae:	af ab       	std	Y+55, r26	; 0x37
    15b0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15b2:	6d a9       	ldd	r22, Y+53	; 0x35
    15b4:	7e a9       	ldd	r23, Y+54	; 0x36
    15b6:	8f a9       	ldd	r24, Y+55	; 0x37
    15b8:	98 ad       	ldd	r25, Y+56	; 0x38
    15ba:	20 e0       	ldi	r18, 0x00	; 0
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	4a ef       	ldi	r20, 0xFA	; 250
    15c0:	54 e4       	ldi	r21, 0x44	; 68
    15c2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15c6:	dc 01       	movw	r26, r24
    15c8:	cb 01       	movw	r24, r22
    15ca:	89 ab       	std	Y+49, r24	; 0x31
    15cc:	9a ab       	std	Y+50, r25	; 0x32
    15ce:	ab ab       	std	Y+51, r26	; 0x33
    15d0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    15d2:	69 a9       	ldd	r22, Y+49	; 0x31
    15d4:	7a a9       	ldd	r23, Y+50	; 0x32
    15d6:	8b a9       	ldd	r24, Y+51	; 0x33
    15d8:	9c a9       	ldd	r25, Y+52	; 0x34
    15da:	20 e0       	ldi	r18, 0x00	; 0
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	40 e8       	ldi	r20, 0x80	; 128
    15e0:	5f e3       	ldi	r21, 0x3F	; 63
    15e2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    15e6:	88 23       	and	r24, r24
    15e8:	2c f4       	brge	.+10     	; 0x15f4 <LCD_write_command+0x1f4>
		__ticks = 1;
    15ea:	81 e0       	ldi	r24, 0x01	; 1
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	98 ab       	std	Y+48, r25	; 0x30
    15f0:	8f a7       	std	Y+47, r24	; 0x2f
    15f2:	3f c0       	rjmp	.+126    	; 0x1672 <LCD_write_command+0x272>
	else if (__tmp > 65535)
    15f4:	69 a9       	ldd	r22, Y+49	; 0x31
    15f6:	7a a9       	ldd	r23, Y+50	; 0x32
    15f8:	8b a9       	ldd	r24, Y+51	; 0x33
    15fa:	9c a9       	ldd	r25, Y+52	; 0x34
    15fc:	20 e0       	ldi	r18, 0x00	; 0
    15fe:	3f ef       	ldi	r19, 0xFF	; 255
    1600:	4f e7       	ldi	r20, 0x7F	; 127
    1602:	57 e4       	ldi	r21, 0x47	; 71
    1604:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1608:	18 16       	cp	r1, r24
    160a:	4c f5       	brge	.+82     	; 0x165e <LCD_write_command+0x25e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    160c:	6d a9       	ldd	r22, Y+53	; 0x35
    160e:	7e a9       	ldd	r23, Y+54	; 0x36
    1610:	8f a9       	ldd	r24, Y+55	; 0x37
    1612:	98 ad       	ldd	r25, Y+56	; 0x38
    1614:	20 e0       	ldi	r18, 0x00	; 0
    1616:	30 e0       	ldi	r19, 0x00	; 0
    1618:	40 e2       	ldi	r20, 0x20	; 32
    161a:	51 e4       	ldi	r21, 0x41	; 65
    161c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	bc 01       	movw	r22, r24
    1626:	cd 01       	movw	r24, r26
    1628:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    162c:	dc 01       	movw	r26, r24
    162e:	cb 01       	movw	r24, r22
    1630:	98 ab       	std	Y+48, r25	; 0x30
    1632:	8f a7       	std	Y+47, r24	; 0x2f
    1634:	0f c0       	rjmp	.+30     	; 0x1654 <LCD_write_command+0x254>
    1636:	88 ec       	ldi	r24, 0xC8	; 200
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	9e a7       	std	Y+46, r25	; 0x2e
    163c:	8d a7       	std	Y+45, r24	; 0x2d
    163e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1640:	9e a5       	ldd	r25, Y+46	; 0x2e
    1642:	01 97       	sbiw	r24, 0x01	; 1
    1644:	f1 f7       	brne	.-4      	; 0x1642 <LCD_write_command+0x242>
    1646:	9e a7       	std	Y+46, r25	; 0x2e
    1648:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    164a:	8f a5       	ldd	r24, Y+47	; 0x2f
    164c:	98 a9       	ldd	r25, Y+48	; 0x30
    164e:	01 97       	sbiw	r24, 0x01	; 1
    1650:	98 ab       	std	Y+48, r25	; 0x30
    1652:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1654:	8f a5       	ldd	r24, Y+47	; 0x2f
    1656:	98 a9       	ldd	r25, Y+48	; 0x30
    1658:	00 97       	sbiw	r24, 0x00	; 0
    165a:	69 f7       	brne	.-38     	; 0x1636 <LCD_write_command+0x236>
    165c:	14 c0       	rjmp	.+40     	; 0x1686 <LCD_write_command+0x286>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    165e:	69 a9       	ldd	r22, Y+49	; 0x31
    1660:	7a a9       	ldd	r23, Y+50	; 0x32
    1662:	8b a9       	ldd	r24, Y+51	; 0x33
    1664:	9c a9       	ldd	r25, Y+52	; 0x34
    1666:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    166a:	dc 01       	movw	r26, r24
    166c:	cb 01       	movw	r24, r22
    166e:	98 ab       	std	Y+48, r25	; 0x30
    1670:	8f a7       	std	Y+47, r24	; 0x2f
    1672:	8f a5       	ldd	r24, Y+47	; 0x2f
    1674:	98 a9       	ldd	r25, Y+48	; 0x30
    1676:	9c a7       	std	Y+44, r25	; 0x2c
    1678:	8b a7       	std	Y+43, r24	; 0x2b
    167a:	8b a5       	ldd	r24, Y+43	; 0x2b
    167c:	9c a5       	ldd	r25, Y+44	; 0x2c
    167e:	01 97       	sbiw	r24, 0x01	; 1
    1680:	f1 f7       	brne	.-4      	; 0x167e <LCD_write_command+0x27e>
    1682:	9c a7       	std	Y+44, r25	; 0x2c
    1684:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	DIO_writepin(E_Pin, LOW);
    1686:	89 e1       	ldi	r24, 0x19	; 25
    1688:	60 e0       	ldi	r22, 0x00	; 0
    168a:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	a0 e8       	ldi	r26, 0x80	; 128
    1694:	bf e3       	ldi	r27, 0x3F	; 63
    1696:	8f a3       	std	Y+39, r24	; 0x27
    1698:	98 a7       	std	Y+40, r25	; 0x28
    169a:	a9 a7       	std	Y+41, r26	; 0x29
    169c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    169e:	6f a1       	ldd	r22, Y+39	; 0x27
    16a0:	78 a5       	ldd	r23, Y+40	; 0x28
    16a2:	89 a5       	ldd	r24, Y+41	; 0x29
    16a4:	9a a5       	ldd	r25, Y+42	; 0x2a
    16a6:	20 e0       	ldi	r18, 0x00	; 0
    16a8:	30 e0       	ldi	r19, 0x00	; 0
    16aa:	4a ef       	ldi	r20, 0xFA	; 250
    16ac:	54 e4       	ldi	r21, 0x44	; 68
    16ae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16b2:	dc 01       	movw	r26, r24
    16b4:	cb 01       	movw	r24, r22
    16b6:	8b a3       	std	Y+35, r24	; 0x23
    16b8:	9c a3       	std	Y+36, r25	; 0x24
    16ba:	ad a3       	std	Y+37, r26	; 0x25
    16bc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    16be:	6b a1       	ldd	r22, Y+35	; 0x23
    16c0:	7c a1       	ldd	r23, Y+36	; 0x24
    16c2:	8d a1       	ldd	r24, Y+37	; 0x25
    16c4:	9e a1       	ldd	r25, Y+38	; 0x26
    16c6:	20 e0       	ldi	r18, 0x00	; 0
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	40 e8       	ldi	r20, 0x80	; 128
    16cc:	5f e3       	ldi	r21, 0x3F	; 63
    16ce:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    16d2:	88 23       	and	r24, r24
    16d4:	2c f4       	brge	.+10     	; 0x16e0 <LCD_write_command+0x2e0>
		__ticks = 1;
    16d6:	81 e0       	ldi	r24, 0x01	; 1
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	9a a3       	std	Y+34, r25	; 0x22
    16dc:	89 a3       	std	Y+33, r24	; 0x21
    16de:	3f c0       	rjmp	.+126    	; 0x175e <LCD_write_command+0x35e>
	else if (__tmp > 65535)
    16e0:	6b a1       	ldd	r22, Y+35	; 0x23
    16e2:	7c a1       	ldd	r23, Y+36	; 0x24
    16e4:	8d a1       	ldd	r24, Y+37	; 0x25
    16e6:	9e a1       	ldd	r25, Y+38	; 0x26
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	3f ef       	ldi	r19, 0xFF	; 255
    16ec:	4f e7       	ldi	r20, 0x7F	; 127
    16ee:	57 e4       	ldi	r21, 0x47	; 71
    16f0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    16f4:	18 16       	cp	r1, r24
    16f6:	4c f5       	brge	.+82     	; 0x174a <LCD_write_command+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16f8:	6f a1       	ldd	r22, Y+39	; 0x27
    16fa:	78 a5       	ldd	r23, Y+40	; 0x28
    16fc:	89 a5       	ldd	r24, Y+41	; 0x29
    16fe:	9a a5       	ldd	r25, Y+42	; 0x2a
    1700:	20 e0       	ldi	r18, 0x00	; 0
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	40 e2       	ldi	r20, 0x20	; 32
    1706:	51 e4       	ldi	r21, 0x41	; 65
    1708:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    170c:	dc 01       	movw	r26, r24
    170e:	cb 01       	movw	r24, r22
    1710:	bc 01       	movw	r22, r24
    1712:	cd 01       	movw	r24, r26
    1714:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1718:	dc 01       	movw	r26, r24
    171a:	cb 01       	movw	r24, r22
    171c:	9a a3       	std	Y+34, r25	; 0x22
    171e:	89 a3       	std	Y+33, r24	; 0x21
    1720:	0f c0       	rjmp	.+30     	; 0x1740 <LCD_write_command+0x340>
    1722:	88 ec       	ldi	r24, 0xC8	; 200
    1724:	90 e0       	ldi	r25, 0x00	; 0
    1726:	98 a3       	std	Y+32, r25	; 0x20
    1728:	8f 8f       	std	Y+31, r24	; 0x1f
    172a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    172c:	98 a1       	ldd	r25, Y+32	; 0x20
    172e:	01 97       	sbiw	r24, 0x01	; 1
    1730:	f1 f7       	brne	.-4      	; 0x172e <LCD_write_command+0x32e>
    1732:	98 a3       	std	Y+32, r25	; 0x20
    1734:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1736:	89 a1       	ldd	r24, Y+33	; 0x21
    1738:	9a a1       	ldd	r25, Y+34	; 0x22
    173a:	01 97       	sbiw	r24, 0x01	; 1
    173c:	9a a3       	std	Y+34, r25	; 0x22
    173e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1740:	89 a1       	ldd	r24, Y+33	; 0x21
    1742:	9a a1       	ldd	r25, Y+34	; 0x22
    1744:	00 97       	sbiw	r24, 0x00	; 0
    1746:	69 f7       	brne	.-38     	; 0x1722 <LCD_write_command+0x322>
    1748:	14 c0       	rjmp	.+40     	; 0x1772 <LCD_write_command+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    174a:	6b a1       	ldd	r22, Y+35	; 0x23
    174c:	7c a1       	ldd	r23, Y+36	; 0x24
    174e:	8d a1       	ldd	r24, Y+37	; 0x25
    1750:	9e a1       	ldd	r25, Y+38	; 0x26
    1752:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1756:	dc 01       	movw	r26, r24
    1758:	cb 01       	movw	r24, r22
    175a:	9a a3       	std	Y+34, r25	; 0x22
    175c:	89 a3       	std	Y+33, r24	; 0x21
    175e:	89 a1       	ldd	r24, Y+33	; 0x21
    1760:	9a a1       	ldd	r25, Y+34	; 0x22
    1762:	9e 8f       	std	Y+30, r25	; 0x1e
    1764:	8d 8f       	std	Y+29, r24	; 0x1d
    1766:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1768:	9e 8d       	ldd	r25, Y+30	; 0x1e
    176a:	01 97       	sbiw	r24, 0x01	; 1
    176c:	f1 f7       	brne	.-4      	; 0x176a <LCD_write_command+0x36a>
    176e:	9e 8f       	std	Y+30, r25	; 0x1e
    1770:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	DIO_writepin(LCD_DB7, GET_BIT(command, 3));
    1772:	fe 01       	movw	r30, r28
    1774:	e9 5b       	subi	r30, 0xB9	; 185
    1776:	ff 4f       	sbci	r31, 0xFF	; 255
    1778:	80 81       	ld	r24, Z
    177a:	86 95       	lsr	r24
    177c:	86 95       	lsr	r24
    177e:	86 95       	lsr	r24
    1780:	98 2f       	mov	r25, r24
    1782:	91 70       	andi	r25, 0x01	; 1
    1784:	83 e1       	ldi	r24, 0x13	; 19
    1786:	69 2f       	mov	r22, r25
    1788:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB6, GET_BIT(command, 2));
    178c:	fe 01       	movw	r30, r28
    178e:	e9 5b       	subi	r30, 0xB9	; 185
    1790:	ff 4f       	sbci	r31, 0xFF	; 255
    1792:	80 81       	ld	r24, Z
    1794:	86 95       	lsr	r24
    1796:	86 95       	lsr	r24
    1798:	98 2f       	mov	r25, r24
    179a:	91 70       	andi	r25, 0x01	; 1
    179c:	82 e1       	ldi	r24, 0x12	; 18
    179e:	69 2f       	mov	r22, r25
    17a0:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB5, GET_BIT(command, 1));
    17a4:	fe 01       	movw	r30, r28
    17a6:	e9 5b       	subi	r30, 0xB9	; 185
    17a8:	ff 4f       	sbci	r31, 0xFF	; 255
    17aa:	80 81       	ld	r24, Z
    17ac:	86 95       	lsr	r24
    17ae:	98 2f       	mov	r25, r24
    17b0:	91 70       	andi	r25, 0x01	; 1
    17b2:	81 e1       	ldi	r24, 0x11	; 17
    17b4:	69 2f       	mov	r22, r25
    17b6:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB4, GET_BIT(command, 0));
    17ba:	fe 01       	movw	r30, r28
    17bc:	e9 5b       	subi	r30, 0xB9	; 185
    17be:	ff 4f       	sbci	r31, 0xFF	; 255
    17c0:	80 81       	ld	r24, Z
    17c2:	98 2f       	mov	r25, r24
    17c4:	91 70       	andi	r25, 0x01	; 1
    17c6:	80 e1       	ldi	r24, 0x10	; 16
    17c8:	69 2f       	mov	r22, r25
    17ca:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>

	DIO_writepin(E_Pin, HIGH);
    17ce:	89 e1       	ldi	r24, 0x19	; 25
    17d0:	61 e0       	ldi	r22, 0x01	; 1
    17d2:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    17d6:	80 e0       	ldi	r24, 0x00	; 0
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	a0 e8       	ldi	r26, 0x80	; 128
    17dc:	bf e3       	ldi	r27, 0x3F	; 63
    17de:	89 8f       	std	Y+25, r24	; 0x19
    17e0:	9a 8f       	std	Y+26, r25	; 0x1a
    17e2:	ab 8f       	std	Y+27, r26	; 0x1b
    17e4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17e6:	69 8d       	ldd	r22, Y+25	; 0x19
    17e8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17ea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17ee:	20 e0       	ldi	r18, 0x00	; 0
    17f0:	30 e0       	ldi	r19, 0x00	; 0
    17f2:	4a ef       	ldi	r20, 0xFA	; 250
    17f4:	54 e4       	ldi	r21, 0x44	; 68
    17f6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17fa:	dc 01       	movw	r26, r24
    17fc:	cb 01       	movw	r24, r22
    17fe:	8d 8b       	std	Y+21, r24	; 0x15
    1800:	9e 8b       	std	Y+22, r25	; 0x16
    1802:	af 8b       	std	Y+23, r26	; 0x17
    1804:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1806:	6d 89       	ldd	r22, Y+21	; 0x15
    1808:	7e 89       	ldd	r23, Y+22	; 0x16
    180a:	8f 89       	ldd	r24, Y+23	; 0x17
    180c:	98 8d       	ldd	r25, Y+24	; 0x18
    180e:	20 e0       	ldi	r18, 0x00	; 0
    1810:	30 e0       	ldi	r19, 0x00	; 0
    1812:	40 e8       	ldi	r20, 0x80	; 128
    1814:	5f e3       	ldi	r21, 0x3F	; 63
    1816:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    181a:	88 23       	and	r24, r24
    181c:	2c f4       	brge	.+10     	; 0x1828 <LCD_write_command+0x428>
		__ticks = 1;
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	9c 8b       	std	Y+20, r25	; 0x14
    1824:	8b 8b       	std	Y+19, r24	; 0x13
    1826:	3f c0       	rjmp	.+126    	; 0x18a6 <LCD_write_command+0x4a6>
	else if (__tmp > 65535)
    1828:	6d 89       	ldd	r22, Y+21	; 0x15
    182a:	7e 89       	ldd	r23, Y+22	; 0x16
    182c:	8f 89       	ldd	r24, Y+23	; 0x17
    182e:	98 8d       	ldd	r25, Y+24	; 0x18
    1830:	20 e0       	ldi	r18, 0x00	; 0
    1832:	3f ef       	ldi	r19, 0xFF	; 255
    1834:	4f e7       	ldi	r20, 0x7F	; 127
    1836:	57 e4       	ldi	r21, 0x47	; 71
    1838:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    183c:	18 16       	cp	r1, r24
    183e:	4c f5       	brge	.+82     	; 0x1892 <LCD_write_command+0x492>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1840:	69 8d       	ldd	r22, Y+25	; 0x19
    1842:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1844:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1846:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1848:	20 e0       	ldi	r18, 0x00	; 0
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	40 e2       	ldi	r20, 0x20	; 32
    184e:	51 e4       	ldi	r21, 0x41	; 65
    1850:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1854:	dc 01       	movw	r26, r24
    1856:	cb 01       	movw	r24, r22
    1858:	bc 01       	movw	r22, r24
    185a:	cd 01       	movw	r24, r26
    185c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1860:	dc 01       	movw	r26, r24
    1862:	cb 01       	movw	r24, r22
    1864:	9c 8b       	std	Y+20, r25	; 0x14
    1866:	8b 8b       	std	Y+19, r24	; 0x13
    1868:	0f c0       	rjmp	.+30     	; 0x1888 <LCD_write_command+0x488>
    186a:	88 ec       	ldi	r24, 0xC8	; 200
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	9a 8b       	std	Y+18, r25	; 0x12
    1870:	89 8b       	std	Y+17, r24	; 0x11
    1872:	89 89       	ldd	r24, Y+17	; 0x11
    1874:	9a 89       	ldd	r25, Y+18	; 0x12
    1876:	01 97       	sbiw	r24, 0x01	; 1
    1878:	f1 f7       	brne	.-4      	; 0x1876 <LCD_write_command+0x476>
    187a:	9a 8b       	std	Y+18, r25	; 0x12
    187c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    187e:	8b 89       	ldd	r24, Y+19	; 0x13
    1880:	9c 89       	ldd	r25, Y+20	; 0x14
    1882:	01 97       	sbiw	r24, 0x01	; 1
    1884:	9c 8b       	std	Y+20, r25	; 0x14
    1886:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1888:	8b 89       	ldd	r24, Y+19	; 0x13
    188a:	9c 89       	ldd	r25, Y+20	; 0x14
    188c:	00 97       	sbiw	r24, 0x00	; 0
    188e:	69 f7       	brne	.-38     	; 0x186a <LCD_write_command+0x46a>
    1890:	14 c0       	rjmp	.+40     	; 0x18ba <LCD_write_command+0x4ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1892:	6d 89       	ldd	r22, Y+21	; 0x15
    1894:	7e 89       	ldd	r23, Y+22	; 0x16
    1896:	8f 89       	ldd	r24, Y+23	; 0x17
    1898:	98 8d       	ldd	r25, Y+24	; 0x18
    189a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    189e:	dc 01       	movw	r26, r24
    18a0:	cb 01       	movw	r24, r22
    18a2:	9c 8b       	std	Y+20, r25	; 0x14
    18a4:	8b 8b       	std	Y+19, r24	; 0x13
    18a6:	8b 89       	ldd	r24, Y+19	; 0x13
    18a8:	9c 89       	ldd	r25, Y+20	; 0x14
    18aa:	98 8b       	std	Y+16, r25	; 0x10
    18ac:	8f 87       	std	Y+15, r24	; 0x0f
    18ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    18b0:	98 89       	ldd	r25, Y+16	; 0x10
    18b2:	01 97       	sbiw	r24, 0x01	; 1
    18b4:	f1 f7       	brne	.-4      	; 0x18b2 <LCD_write_command+0x4b2>
    18b6:	98 8b       	std	Y+16, r25	; 0x10
    18b8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_writepin(E_Pin, LOW);
    18ba:	89 e1       	ldi	r24, 0x19	; 25
    18bc:	60 e0       	ldi	r22, 0x00	; 0
    18be:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    18c2:	80 e0       	ldi	r24, 0x00	; 0
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	a0 e8       	ldi	r26, 0x80	; 128
    18c8:	bf e3       	ldi	r27, 0x3F	; 63
    18ca:	8b 87       	std	Y+11, r24	; 0x0b
    18cc:	9c 87       	std	Y+12, r25	; 0x0c
    18ce:	ad 87       	std	Y+13, r26	; 0x0d
    18d0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    18d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    18d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    18d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    18da:	20 e0       	ldi	r18, 0x00	; 0
    18dc:	30 e0       	ldi	r19, 0x00	; 0
    18de:	4a ef       	ldi	r20, 0xFA	; 250
    18e0:	54 e4       	ldi	r21, 0x44	; 68
    18e2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18e6:	dc 01       	movw	r26, r24
    18e8:	cb 01       	movw	r24, r22
    18ea:	8f 83       	std	Y+7, r24	; 0x07
    18ec:	98 87       	std	Y+8, r25	; 0x08
    18ee:	a9 87       	std	Y+9, r26	; 0x09
    18f0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18f2:	6f 81       	ldd	r22, Y+7	; 0x07
    18f4:	78 85       	ldd	r23, Y+8	; 0x08
    18f6:	89 85       	ldd	r24, Y+9	; 0x09
    18f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    18fa:	20 e0       	ldi	r18, 0x00	; 0
    18fc:	30 e0       	ldi	r19, 0x00	; 0
    18fe:	40 e8       	ldi	r20, 0x80	; 128
    1900:	5f e3       	ldi	r21, 0x3F	; 63
    1902:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1906:	88 23       	and	r24, r24
    1908:	2c f4       	brge	.+10     	; 0x1914 <LCD_write_command+0x514>
		__ticks = 1;
    190a:	81 e0       	ldi	r24, 0x01	; 1
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	9e 83       	std	Y+6, r25	; 0x06
    1910:	8d 83       	std	Y+5, r24	; 0x05
    1912:	3f c0       	rjmp	.+126    	; 0x1992 <LCD_write_command+0x592>
	else if (__tmp > 65535)
    1914:	6f 81       	ldd	r22, Y+7	; 0x07
    1916:	78 85       	ldd	r23, Y+8	; 0x08
    1918:	89 85       	ldd	r24, Y+9	; 0x09
    191a:	9a 85       	ldd	r25, Y+10	; 0x0a
    191c:	20 e0       	ldi	r18, 0x00	; 0
    191e:	3f ef       	ldi	r19, 0xFF	; 255
    1920:	4f e7       	ldi	r20, 0x7F	; 127
    1922:	57 e4       	ldi	r21, 0x47	; 71
    1924:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1928:	18 16       	cp	r1, r24
    192a:	4c f5       	brge	.+82     	; 0x197e <LCD_write_command+0x57e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    192c:	6b 85       	ldd	r22, Y+11	; 0x0b
    192e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1930:	8d 85       	ldd	r24, Y+13	; 0x0d
    1932:	9e 85       	ldd	r25, Y+14	; 0x0e
    1934:	20 e0       	ldi	r18, 0x00	; 0
    1936:	30 e0       	ldi	r19, 0x00	; 0
    1938:	40 e2       	ldi	r20, 0x20	; 32
    193a:	51 e4       	ldi	r21, 0x41	; 65
    193c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1940:	dc 01       	movw	r26, r24
    1942:	cb 01       	movw	r24, r22
    1944:	bc 01       	movw	r22, r24
    1946:	cd 01       	movw	r24, r26
    1948:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    194c:	dc 01       	movw	r26, r24
    194e:	cb 01       	movw	r24, r22
    1950:	9e 83       	std	Y+6, r25	; 0x06
    1952:	8d 83       	std	Y+5, r24	; 0x05
    1954:	0f c0       	rjmp	.+30     	; 0x1974 <LCD_write_command+0x574>
    1956:	88 ec       	ldi	r24, 0xC8	; 200
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	9c 83       	std	Y+4, r25	; 0x04
    195c:	8b 83       	std	Y+3, r24	; 0x03
    195e:	8b 81       	ldd	r24, Y+3	; 0x03
    1960:	9c 81       	ldd	r25, Y+4	; 0x04
    1962:	01 97       	sbiw	r24, 0x01	; 1
    1964:	f1 f7       	brne	.-4      	; 0x1962 <LCD_write_command+0x562>
    1966:	9c 83       	std	Y+4, r25	; 0x04
    1968:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    196a:	8d 81       	ldd	r24, Y+5	; 0x05
    196c:	9e 81       	ldd	r25, Y+6	; 0x06
    196e:	01 97       	sbiw	r24, 0x01	; 1
    1970:	9e 83       	std	Y+6, r25	; 0x06
    1972:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1974:	8d 81       	ldd	r24, Y+5	; 0x05
    1976:	9e 81       	ldd	r25, Y+6	; 0x06
    1978:	00 97       	sbiw	r24, 0x00	; 0
    197a:	69 f7       	brne	.-38     	; 0x1956 <LCD_write_command+0x556>
    197c:	14 c0       	rjmp	.+40     	; 0x19a6 <LCD_write_command+0x5a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    197e:	6f 81       	ldd	r22, Y+7	; 0x07
    1980:	78 85       	ldd	r23, Y+8	; 0x08
    1982:	89 85       	ldd	r24, Y+9	; 0x09
    1984:	9a 85       	ldd	r25, Y+10	; 0x0a
    1986:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    198a:	dc 01       	movw	r26, r24
    198c:	cb 01       	movw	r24, r22
    198e:	9e 83       	std	Y+6, r25	; 0x06
    1990:	8d 83       	std	Y+5, r24	; 0x05
    1992:	8d 81       	ldd	r24, Y+5	; 0x05
    1994:	9e 81       	ldd	r25, Y+6	; 0x06
    1996:	9a 83       	std	Y+2, r25	; 0x02
    1998:	89 83       	std	Y+1, r24	; 0x01
    199a:	89 81       	ldd	r24, Y+1	; 0x01
    199c:	9a 81       	ldd	r25, Y+2	; 0x02
    199e:	01 97       	sbiw	r24, 0x01	; 1
    19a0:	f1 f7       	brne	.-4      	; 0x199e <LCD_write_command+0x59e>
    19a2:	9a 83       	std	Y+2, r25	; 0x02
    19a4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

#endif
}
    19a6:	c9 5b       	subi	r28, 0xB9	; 185
    19a8:	df 4f       	sbci	r29, 0xFF	; 255
    19aa:	0f b6       	in	r0, 0x3f	; 63
    19ac:	f8 94       	cli
    19ae:	de bf       	out	0x3e, r29	; 62
    19b0:	0f be       	out	0x3f, r0	; 63
    19b2:	cd bf       	out	0x3d, r28	; 61
    19b4:	cf 91       	pop	r28
    19b6:	df 91       	pop	r29
    19b8:	1f 91       	pop	r17
    19ba:	0f 91       	pop	r16
    19bc:	08 95       	ret

000019be <LCD_write_char>:

void LCD_write_char(uint8 charachter)
{
    19be:	0f 93       	push	r16
    19c0:	1f 93       	push	r17
    19c2:	df 93       	push	r29
    19c4:	cf 93       	push	r28
    19c6:	cd b7       	in	r28, 0x3d	; 61
    19c8:	de b7       	in	r29, 0x3e	; 62
    19ca:	c7 54       	subi	r28, 0x47	; 71
    19cc:	d0 40       	sbci	r29, 0x00	; 0
    19ce:	0f b6       	in	r0, 0x3f	; 63
    19d0:	f8 94       	cli
    19d2:	de bf       	out	0x3e, r29	; 62
    19d4:	0f be       	out	0x3f, r0	; 63
    19d6:	cd bf       	out	0x3d, r28	; 61
    19d8:	fe 01       	movw	r30, r28
    19da:	e9 5b       	subi	r30, 0xB9	; 185
    19dc:	ff 4f       	sbci	r31, 0xFF	; 255
    19de:	80 83       	st	Z, r24
	DIO_writepin(RS_Pin, HIGH);
    19e0:	88 e1       	ldi	r24, 0x18	; 24
    19e2:	61 e0       	ldi	r22, 0x01	; 1
    19e4:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    19e8:	fe 01       	movw	r30, r28
    19ea:	ed 5b       	subi	r30, 0xBD	; 189
    19ec:	ff 4f       	sbci	r31, 0xFF	; 255
    19ee:	80 e0       	ldi	r24, 0x00	; 0
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	a0 e8       	ldi	r26, 0x80	; 128
    19f4:	bf e3       	ldi	r27, 0x3F	; 63
    19f6:	80 83       	st	Z, r24
    19f8:	91 83       	std	Z+1, r25	; 0x01
    19fa:	a2 83       	std	Z+2, r26	; 0x02
    19fc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19fe:	8e 01       	movw	r16, r28
    1a00:	01 5c       	subi	r16, 0xC1	; 193
    1a02:	1f 4f       	sbci	r17, 0xFF	; 255
    1a04:	fe 01       	movw	r30, r28
    1a06:	ed 5b       	subi	r30, 0xBD	; 189
    1a08:	ff 4f       	sbci	r31, 0xFF	; 255
    1a0a:	60 81       	ld	r22, Z
    1a0c:	71 81       	ldd	r23, Z+1	; 0x01
    1a0e:	82 81       	ldd	r24, Z+2	; 0x02
    1a10:	93 81       	ldd	r25, Z+3	; 0x03
    1a12:	20 e0       	ldi	r18, 0x00	; 0
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	4a ef       	ldi	r20, 0xFA	; 250
    1a18:	54 e4       	ldi	r21, 0x44	; 68
    1a1a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a1e:	dc 01       	movw	r26, r24
    1a20:	cb 01       	movw	r24, r22
    1a22:	f8 01       	movw	r30, r16
    1a24:	80 83       	st	Z, r24
    1a26:	91 83       	std	Z+1, r25	; 0x01
    1a28:	a2 83       	std	Z+2, r26	; 0x02
    1a2a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a2c:	fe 01       	movw	r30, r28
    1a2e:	ff 96       	adiw	r30, 0x3f	; 63
    1a30:	60 81       	ld	r22, Z
    1a32:	71 81       	ldd	r23, Z+1	; 0x01
    1a34:	82 81       	ldd	r24, Z+2	; 0x02
    1a36:	93 81       	ldd	r25, Z+3	; 0x03
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	40 e8       	ldi	r20, 0x80	; 128
    1a3e:	5f e3       	ldi	r21, 0x3F	; 63
    1a40:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1a44:	88 23       	and	r24, r24
    1a46:	2c f4       	brge	.+10     	; 0x1a52 <LCD_write_char+0x94>
		__ticks = 1;
    1a48:	81 e0       	ldi	r24, 0x01	; 1
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
    1a4c:	9e af       	std	Y+62, r25	; 0x3e
    1a4e:	8d af       	std	Y+61, r24	; 0x3d
    1a50:	46 c0       	rjmp	.+140    	; 0x1ade <LCD_write_char+0x120>
	else if (__tmp > 65535)
    1a52:	fe 01       	movw	r30, r28
    1a54:	ff 96       	adiw	r30, 0x3f	; 63
    1a56:	60 81       	ld	r22, Z
    1a58:	71 81       	ldd	r23, Z+1	; 0x01
    1a5a:	82 81       	ldd	r24, Z+2	; 0x02
    1a5c:	93 81       	ldd	r25, Z+3	; 0x03
    1a5e:	20 e0       	ldi	r18, 0x00	; 0
    1a60:	3f ef       	ldi	r19, 0xFF	; 255
    1a62:	4f e7       	ldi	r20, 0x7F	; 127
    1a64:	57 e4       	ldi	r21, 0x47	; 71
    1a66:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1a6a:	18 16       	cp	r1, r24
    1a6c:	64 f5       	brge	.+88     	; 0x1ac6 <LCD_write_char+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a6e:	fe 01       	movw	r30, r28
    1a70:	ed 5b       	subi	r30, 0xBD	; 189
    1a72:	ff 4f       	sbci	r31, 0xFF	; 255
    1a74:	60 81       	ld	r22, Z
    1a76:	71 81       	ldd	r23, Z+1	; 0x01
    1a78:	82 81       	ldd	r24, Z+2	; 0x02
    1a7a:	93 81       	ldd	r25, Z+3	; 0x03
    1a7c:	20 e0       	ldi	r18, 0x00	; 0
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	40 e2       	ldi	r20, 0x20	; 32
    1a82:	51 e4       	ldi	r21, 0x41	; 65
    1a84:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a88:	dc 01       	movw	r26, r24
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	bc 01       	movw	r22, r24
    1a8e:	cd 01       	movw	r24, r26
    1a90:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a94:	dc 01       	movw	r26, r24
    1a96:	cb 01       	movw	r24, r22
    1a98:	9e af       	std	Y+62, r25	; 0x3e
    1a9a:	8d af       	std	Y+61, r24	; 0x3d
    1a9c:	0f c0       	rjmp	.+30     	; 0x1abc <LCD_write_char+0xfe>
    1a9e:	88 ec       	ldi	r24, 0xC8	; 200
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	9c af       	std	Y+60, r25	; 0x3c
    1aa4:	8b af       	std	Y+59, r24	; 0x3b
    1aa6:	8b ad       	ldd	r24, Y+59	; 0x3b
    1aa8:	9c ad       	ldd	r25, Y+60	; 0x3c
    1aaa:	01 97       	sbiw	r24, 0x01	; 1
    1aac:	f1 f7       	brne	.-4      	; 0x1aaa <LCD_write_char+0xec>
    1aae:	9c af       	std	Y+60, r25	; 0x3c
    1ab0:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ab2:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ab4:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ab6:	01 97       	sbiw	r24, 0x01	; 1
    1ab8:	9e af       	std	Y+62, r25	; 0x3e
    1aba:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1abc:	8d ad       	ldd	r24, Y+61	; 0x3d
    1abe:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ac0:	00 97       	sbiw	r24, 0x00	; 0
    1ac2:	69 f7       	brne	.-38     	; 0x1a9e <LCD_write_char+0xe0>
    1ac4:	16 c0       	rjmp	.+44     	; 0x1af2 <LCD_write_char+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ac6:	fe 01       	movw	r30, r28
    1ac8:	ff 96       	adiw	r30, 0x3f	; 63
    1aca:	60 81       	ld	r22, Z
    1acc:	71 81       	ldd	r23, Z+1	; 0x01
    1ace:	82 81       	ldd	r24, Z+2	; 0x02
    1ad0:	93 81       	ldd	r25, Z+3	; 0x03
    1ad2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ad6:	dc 01       	movw	r26, r24
    1ad8:	cb 01       	movw	r24, r22
    1ada:	9e af       	std	Y+62, r25	; 0x3e
    1adc:	8d af       	std	Y+61, r24	; 0x3d
    1ade:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ae0:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ae2:	9a af       	std	Y+58, r25	; 0x3a
    1ae4:	89 af       	std	Y+57, r24	; 0x39
    1ae6:	89 ad       	ldd	r24, Y+57	; 0x39
    1ae8:	9a ad       	ldd	r25, Y+58	; 0x3a
    1aea:	01 97       	sbiw	r24, 0x01	; 1
    1aec:	f1 f7       	brne	.-4      	; 0x1aea <LCD_write_char+0x12c>
    1aee:	9a af       	std	Y+58, r25	; 0x3a
    1af0:	89 af       	std	Y+57, r24	; 0x39
	DIO_writepin(E_Pin,LOW);
	_delay_ms(3);

#elif (LCD_MODE == MODE_4_BITS)

	DIO_writepin(LCD_DB7, GET_BIT(charachter, 7));
    1af2:	fe 01       	movw	r30, r28
    1af4:	e9 5b       	subi	r30, 0xB9	; 185
    1af6:	ff 4f       	sbci	r31, 0xFF	; 255
    1af8:	80 81       	ld	r24, Z
    1afa:	98 2f       	mov	r25, r24
    1afc:	99 1f       	adc	r25, r25
    1afe:	99 27       	eor	r25, r25
    1b00:	99 1f       	adc	r25, r25
    1b02:	83 e1       	ldi	r24, 0x13	; 19
    1b04:	69 2f       	mov	r22, r25
    1b06:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB6, GET_BIT(charachter, 6));
    1b0a:	fe 01       	movw	r30, r28
    1b0c:	e9 5b       	subi	r30, 0xB9	; 185
    1b0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b10:	80 81       	ld	r24, Z
    1b12:	82 95       	swap	r24
    1b14:	86 95       	lsr	r24
    1b16:	86 95       	lsr	r24
    1b18:	83 70       	andi	r24, 0x03	; 3
    1b1a:	98 2f       	mov	r25, r24
    1b1c:	91 70       	andi	r25, 0x01	; 1
    1b1e:	82 e1       	ldi	r24, 0x12	; 18
    1b20:	69 2f       	mov	r22, r25
    1b22:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB5, GET_BIT(charachter, 5));
    1b26:	fe 01       	movw	r30, r28
    1b28:	e9 5b       	subi	r30, 0xB9	; 185
    1b2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b2c:	80 81       	ld	r24, Z
    1b2e:	82 95       	swap	r24
    1b30:	86 95       	lsr	r24
    1b32:	87 70       	andi	r24, 0x07	; 7
    1b34:	98 2f       	mov	r25, r24
    1b36:	91 70       	andi	r25, 0x01	; 1
    1b38:	81 e1       	ldi	r24, 0x11	; 17
    1b3a:	69 2f       	mov	r22, r25
    1b3c:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB4, GET_BIT(charachter, 4));
    1b40:	fe 01       	movw	r30, r28
    1b42:	e9 5b       	subi	r30, 0xB9	; 185
    1b44:	ff 4f       	sbci	r31, 0xFF	; 255
    1b46:	80 81       	ld	r24, Z
    1b48:	82 95       	swap	r24
    1b4a:	8f 70       	andi	r24, 0x0F	; 15
    1b4c:	98 2f       	mov	r25, r24
    1b4e:	91 70       	andi	r25, 0x01	; 1
    1b50:	80 e1       	ldi	r24, 0x10	; 16
    1b52:	69 2f       	mov	r22, r25
    1b54:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>


	DIO_writepin(E_Pin, HIGH);
    1b58:	89 e1       	ldi	r24, 0x19	; 25
    1b5a:	61 e0       	ldi	r22, 0x01	; 1
    1b5c:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    1b60:	80 e0       	ldi	r24, 0x00	; 0
    1b62:	90 e0       	ldi	r25, 0x00	; 0
    1b64:	a0 e8       	ldi	r26, 0x80	; 128
    1b66:	bf e3       	ldi	r27, 0x3F	; 63
    1b68:	8d ab       	std	Y+53, r24	; 0x35
    1b6a:	9e ab       	std	Y+54, r25	; 0x36
    1b6c:	af ab       	std	Y+55, r26	; 0x37
    1b6e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b70:	6d a9       	ldd	r22, Y+53	; 0x35
    1b72:	7e a9       	ldd	r23, Y+54	; 0x36
    1b74:	8f a9       	ldd	r24, Y+55	; 0x37
    1b76:	98 ad       	ldd	r25, Y+56	; 0x38
    1b78:	20 e0       	ldi	r18, 0x00	; 0
    1b7a:	30 e0       	ldi	r19, 0x00	; 0
    1b7c:	4a ef       	ldi	r20, 0xFA	; 250
    1b7e:	54 e4       	ldi	r21, 0x44	; 68
    1b80:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b84:	dc 01       	movw	r26, r24
    1b86:	cb 01       	movw	r24, r22
    1b88:	89 ab       	std	Y+49, r24	; 0x31
    1b8a:	9a ab       	std	Y+50, r25	; 0x32
    1b8c:	ab ab       	std	Y+51, r26	; 0x33
    1b8e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1b90:	69 a9       	ldd	r22, Y+49	; 0x31
    1b92:	7a a9       	ldd	r23, Y+50	; 0x32
    1b94:	8b a9       	ldd	r24, Y+51	; 0x33
    1b96:	9c a9       	ldd	r25, Y+52	; 0x34
    1b98:	20 e0       	ldi	r18, 0x00	; 0
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	40 e8       	ldi	r20, 0x80	; 128
    1b9e:	5f e3       	ldi	r21, 0x3F	; 63
    1ba0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ba4:	88 23       	and	r24, r24
    1ba6:	2c f4       	brge	.+10     	; 0x1bb2 <LCD_write_char+0x1f4>
		__ticks = 1;
    1ba8:	81 e0       	ldi	r24, 0x01	; 1
    1baa:	90 e0       	ldi	r25, 0x00	; 0
    1bac:	98 ab       	std	Y+48, r25	; 0x30
    1bae:	8f a7       	std	Y+47, r24	; 0x2f
    1bb0:	3f c0       	rjmp	.+126    	; 0x1c30 <LCD_write_char+0x272>
	else if (__tmp > 65535)
    1bb2:	69 a9       	ldd	r22, Y+49	; 0x31
    1bb4:	7a a9       	ldd	r23, Y+50	; 0x32
    1bb6:	8b a9       	ldd	r24, Y+51	; 0x33
    1bb8:	9c a9       	ldd	r25, Y+52	; 0x34
    1bba:	20 e0       	ldi	r18, 0x00	; 0
    1bbc:	3f ef       	ldi	r19, 0xFF	; 255
    1bbe:	4f e7       	ldi	r20, 0x7F	; 127
    1bc0:	57 e4       	ldi	r21, 0x47	; 71
    1bc2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1bc6:	18 16       	cp	r1, r24
    1bc8:	4c f5       	brge	.+82     	; 0x1c1c <LCD_write_char+0x25e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bca:	6d a9       	ldd	r22, Y+53	; 0x35
    1bcc:	7e a9       	ldd	r23, Y+54	; 0x36
    1bce:	8f a9       	ldd	r24, Y+55	; 0x37
    1bd0:	98 ad       	ldd	r25, Y+56	; 0x38
    1bd2:	20 e0       	ldi	r18, 0x00	; 0
    1bd4:	30 e0       	ldi	r19, 0x00	; 0
    1bd6:	40 e2       	ldi	r20, 0x20	; 32
    1bd8:	51 e4       	ldi	r21, 0x41	; 65
    1bda:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bde:	dc 01       	movw	r26, r24
    1be0:	cb 01       	movw	r24, r22
    1be2:	bc 01       	movw	r22, r24
    1be4:	cd 01       	movw	r24, r26
    1be6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1bea:	dc 01       	movw	r26, r24
    1bec:	cb 01       	movw	r24, r22
    1bee:	98 ab       	std	Y+48, r25	; 0x30
    1bf0:	8f a7       	std	Y+47, r24	; 0x2f
    1bf2:	0f c0       	rjmp	.+30     	; 0x1c12 <LCD_write_char+0x254>
    1bf4:	88 ec       	ldi	r24, 0xC8	; 200
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	9e a7       	std	Y+46, r25	; 0x2e
    1bfa:	8d a7       	std	Y+45, r24	; 0x2d
    1bfc:	8d a5       	ldd	r24, Y+45	; 0x2d
    1bfe:	9e a5       	ldd	r25, Y+46	; 0x2e
    1c00:	01 97       	sbiw	r24, 0x01	; 1
    1c02:	f1 f7       	brne	.-4      	; 0x1c00 <LCD_write_char+0x242>
    1c04:	9e a7       	std	Y+46, r25	; 0x2e
    1c06:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c08:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c0a:	98 a9       	ldd	r25, Y+48	; 0x30
    1c0c:	01 97       	sbiw	r24, 0x01	; 1
    1c0e:	98 ab       	std	Y+48, r25	; 0x30
    1c10:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c12:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c14:	98 a9       	ldd	r25, Y+48	; 0x30
    1c16:	00 97       	sbiw	r24, 0x00	; 0
    1c18:	69 f7       	brne	.-38     	; 0x1bf4 <LCD_write_char+0x236>
    1c1a:	14 c0       	rjmp	.+40     	; 0x1c44 <LCD_write_char+0x286>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c1c:	69 a9       	ldd	r22, Y+49	; 0x31
    1c1e:	7a a9       	ldd	r23, Y+50	; 0x32
    1c20:	8b a9       	ldd	r24, Y+51	; 0x33
    1c22:	9c a9       	ldd	r25, Y+52	; 0x34
    1c24:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c28:	dc 01       	movw	r26, r24
    1c2a:	cb 01       	movw	r24, r22
    1c2c:	98 ab       	std	Y+48, r25	; 0x30
    1c2e:	8f a7       	std	Y+47, r24	; 0x2f
    1c30:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c32:	98 a9       	ldd	r25, Y+48	; 0x30
    1c34:	9c a7       	std	Y+44, r25	; 0x2c
    1c36:	8b a7       	std	Y+43, r24	; 0x2b
    1c38:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c3a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c3c:	01 97       	sbiw	r24, 0x01	; 1
    1c3e:	f1 f7       	brne	.-4      	; 0x1c3c <LCD_write_char+0x27e>
    1c40:	9c a7       	std	Y+44, r25	; 0x2c
    1c42:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	DIO_writepin(E_Pin, LOW);
    1c44:	89 e1       	ldi	r24, 0x19	; 25
    1c46:	60 e0       	ldi	r22, 0x00	; 0
    1c48:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    1c4c:	80 e0       	ldi	r24, 0x00	; 0
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	a0 e8       	ldi	r26, 0x80	; 128
    1c52:	bf e3       	ldi	r27, 0x3F	; 63
    1c54:	8f a3       	std	Y+39, r24	; 0x27
    1c56:	98 a7       	std	Y+40, r25	; 0x28
    1c58:	a9 a7       	std	Y+41, r26	; 0x29
    1c5a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c5c:	6f a1       	ldd	r22, Y+39	; 0x27
    1c5e:	78 a5       	ldd	r23, Y+40	; 0x28
    1c60:	89 a5       	ldd	r24, Y+41	; 0x29
    1c62:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	4a ef       	ldi	r20, 0xFA	; 250
    1c6a:	54 e4       	ldi	r21, 0x44	; 68
    1c6c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c70:	dc 01       	movw	r26, r24
    1c72:	cb 01       	movw	r24, r22
    1c74:	8b a3       	std	Y+35, r24	; 0x23
    1c76:	9c a3       	std	Y+36, r25	; 0x24
    1c78:	ad a3       	std	Y+37, r26	; 0x25
    1c7a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c7c:	6b a1       	ldd	r22, Y+35	; 0x23
    1c7e:	7c a1       	ldd	r23, Y+36	; 0x24
    1c80:	8d a1       	ldd	r24, Y+37	; 0x25
    1c82:	9e a1       	ldd	r25, Y+38	; 0x26
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	40 e8       	ldi	r20, 0x80	; 128
    1c8a:	5f e3       	ldi	r21, 0x3F	; 63
    1c8c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c90:	88 23       	and	r24, r24
    1c92:	2c f4       	brge	.+10     	; 0x1c9e <LCD_write_char+0x2e0>
		__ticks = 1;
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	9a a3       	std	Y+34, r25	; 0x22
    1c9a:	89 a3       	std	Y+33, r24	; 0x21
    1c9c:	3f c0       	rjmp	.+126    	; 0x1d1c <LCD_write_char+0x35e>
	else if (__tmp > 65535)
    1c9e:	6b a1       	ldd	r22, Y+35	; 0x23
    1ca0:	7c a1       	ldd	r23, Y+36	; 0x24
    1ca2:	8d a1       	ldd	r24, Y+37	; 0x25
    1ca4:	9e a1       	ldd	r25, Y+38	; 0x26
    1ca6:	20 e0       	ldi	r18, 0x00	; 0
    1ca8:	3f ef       	ldi	r19, 0xFF	; 255
    1caa:	4f e7       	ldi	r20, 0x7F	; 127
    1cac:	57 e4       	ldi	r21, 0x47	; 71
    1cae:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1cb2:	18 16       	cp	r1, r24
    1cb4:	4c f5       	brge	.+82     	; 0x1d08 <LCD_write_char+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cb6:	6f a1       	ldd	r22, Y+39	; 0x27
    1cb8:	78 a5       	ldd	r23, Y+40	; 0x28
    1cba:	89 a5       	ldd	r24, Y+41	; 0x29
    1cbc:	9a a5       	ldd	r25, Y+42	; 0x2a
    1cbe:	20 e0       	ldi	r18, 0x00	; 0
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	40 e2       	ldi	r20, 0x20	; 32
    1cc4:	51 e4       	ldi	r21, 0x41	; 65
    1cc6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cca:	dc 01       	movw	r26, r24
    1ccc:	cb 01       	movw	r24, r22
    1cce:	bc 01       	movw	r22, r24
    1cd0:	cd 01       	movw	r24, r26
    1cd2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cd6:	dc 01       	movw	r26, r24
    1cd8:	cb 01       	movw	r24, r22
    1cda:	9a a3       	std	Y+34, r25	; 0x22
    1cdc:	89 a3       	std	Y+33, r24	; 0x21
    1cde:	0f c0       	rjmp	.+30     	; 0x1cfe <LCD_write_char+0x340>
    1ce0:	88 ec       	ldi	r24, 0xC8	; 200
    1ce2:	90 e0       	ldi	r25, 0x00	; 0
    1ce4:	98 a3       	std	Y+32, r25	; 0x20
    1ce6:	8f 8f       	std	Y+31, r24	; 0x1f
    1ce8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1cea:	98 a1       	ldd	r25, Y+32	; 0x20
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	f1 f7       	brne	.-4      	; 0x1cec <LCD_write_char+0x32e>
    1cf0:	98 a3       	std	Y+32, r25	; 0x20
    1cf2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cf4:	89 a1       	ldd	r24, Y+33	; 0x21
    1cf6:	9a a1       	ldd	r25, Y+34	; 0x22
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	9a a3       	std	Y+34, r25	; 0x22
    1cfc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cfe:	89 a1       	ldd	r24, Y+33	; 0x21
    1d00:	9a a1       	ldd	r25, Y+34	; 0x22
    1d02:	00 97       	sbiw	r24, 0x00	; 0
    1d04:	69 f7       	brne	.-38     	; 0x1ce0 <LCD_write_char+0x322>
    1d06:	14 c0       	rjmp	.+40     	; 0x1d30 <LCD_write_char+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d08:	6b a1       	ldd	r22, Y+35	; 0x23
    1d0a:	7c a1       	ldd	r23, Y+36	; 0x24
    1d0c:	8d a1       	ldd	r24, Y+37	; 0x25
    1d0e:	9e a1       	ldd	r25, Y+38	; 0x26
    1d10:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d14:	dc 01       	movw	r26, r24
    1d16:	cb 01       	movw	r24, r22
    1d18:	9a a3       	std	Y+34, r25	; 0x22
    1d1a:	89 a3       	std	Y+33, r24	; 0x21
    1d1c:	89 a1       	ldd	r24, Y+33	; 0x21
    1d1e:	9a a1       	ldd	r25, Y+34	; 0x22
    1d20:	9e 8f       	std	Y+30, r25	; 0x1e
    1d22:	8d 8f       	std	Y+29, r24	; 0x1d
    1d24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d26:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d28:	01 97       	sbiw	r24, 0x01	; 1
    1d2a:	f1 f7       	brne	.-4      	; 0x1d28 <LCD_write_char+0x36a>
    1d2c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d2e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	DIO_writepin(LCD_DB7, GET_BIT(charachter, 3));
    1d30:	fe 01       	movw	r30, r28
    1d32:	e9 5b       	subi	r30, 0xB9	; 185
    1d34:	ff 4f       	sbci	r31, 0xFF	; 255
    1d36:	80 81       	ld	r24, Z
    1d38:	86 95       	lsr	r24
    1d3a:	86 95       	lsr	r24
    1d3c:	86 95       	lsr	r24
    1d3e:	98 2f       	mov	r25, r24
    1d40:	91 70       	andi	r25, 0x01	; 1
    1d42:	83 e1       	ldi	r24, 0x13	; 19
    1d44:	69 2f       	mov	r22, r25
    1d46:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB6, GET_BIT(charachter, 2));
    1d4a:	fe 01       	movw	r30, r28
    1d4c:	e9 5b       	subi	r30, 0xB9	; 185
    1d4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d50:	80 81       	ld	r24, Z
    1d52:	86 95       	lsr	r24
    1d54:	86 95       	lsr	r24
    1d56:	98 2f       	mov	r25, r24
    1d58:	91 70       	andi	r25, 0x01	; 1
    1d5a:	82 e1       	ldi	r24, 0x12	; 18
    1d5c:	69 2f       	mov	r22, r25
    1d5e:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB5, GET_BIT(charachter, 1));
    1d62:	fe 01       	movw	r30, r28
    1d64:	e9 5b       	subi	r30, 0xB9	; 185
    1d66:	ff 4f       	sbci	r31, 0xFF	; 255
    1d68:	80 81       	ld	r24, Z
    1d6a:	86 95       	lsr	r24
    1d6c:	98 2f       	mov	r25, r24
    1d6e:	91 70       	andi	r25, 0x01	; 1
    1d70:	81 e1       	ldi	r24, 0x11	; 17
    1d72:	69 2f       	mov	r22, r25
    1d74:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
	DIO_writepin(LCD_DB4, GET_BIT(charachter, 0));
    1d78:	fe 01       	movw	r30, r28
    1d7a:	e9 5b       	subi	r30, 0xB9	; 185
    1d7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d7e:	80 81       	ld	r24, Z
    1d80:	98 2f       	mov	r25, r24
    1d82:	91 70       	andi	r25, 0x01	; 1
    1d84:	80 e1       	ldi	r24, 0x10	; 16
    1d86:	69 2f       	mov	r22, r25
    1d88:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>

	DIO_writepin(E_Pin, HIGH);
    1d8c:	89 e1       	ldi	r24, 0x19	; 25
    1d8e:	61 e0       	ldi	r22, 0x01	; 1
    1d90:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    1d94:	80 e0       	ldi	r24, 0x00	; 0
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	a0 e8       	ldi	r26, 0x80	; 128
    1d9a:	bf e3       	ldi	r27, 0x3F	; 63
    1d9c:	89 8f       	std	Y+25, r24	; 0x19
    1d9e:	9a 8f       	std	Y+26, r25	; 0x1a
    1da0:	ab 8f       	std	Y+27, r26	; 0x1b
    1da2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1da4:	69 8d       	ldd	r22, Y+25	; 0x19
    1da6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1da8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1daa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dac:	20 e0       	ldi	r18, 0x00	; 0
    1dae:	30 e0       	ldi	r19, 0x00	; 0
    1db0:	4a ef       	ldi	r20, 0xFA	; 250
    1db2:	54 e4       	ldi	r21, 0x44	; 68
    1db4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1db8:	dc 01       	movw	r26, r24
    1dba:	cb 01       	movw	r24, r22
    1dbc:	8d 8b       	std	Y+21, r24	; 0x15
    1dbe:	9e 8b       	std	Y+22, r25	; 0x16
    1dc0:	af 8b       	std	Y+23, r26	; 0x17
    1dc2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1dc4:	6d 89       	ldd	r22, Y+21	; 0x15
    1dc6:	7e 89       	ldd	r23, Y+22	; 0x16
    1dc8:	8f 89       	ldd	r24, Y+23	; 0x17
    1dca:	98 8d       	ldd	r25, Y+24	; 0x18
    1dcc:	20 e0       	ldi	r18, 0x00	; 0
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	40 e8       	ldi	r20, 0x80	; 128
    1dd2:	5f e3       	ldi	r21, 0x3F	; 63
    1dd4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1dd8:	88 23       	and	r24, r24
    1dda:	2c f4       	brge	.+10     	; 0x1de6 <LCD_write_char+0x428>
		__ticks = 1;
    1ddc:	81 e0       	ldi	r24, 0x01	; 1
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	9c 8b       	std	Y+20, r25	; 0x14
    1de2:	8b 8b       	std	Y+19, r24	; 0x13
    1de4:	3f c0       	rjmp	.+126    	; 0x1e64 <LCD_write_char+0x4a6>
	else if (__tmp > 65535)
    1de6:	6d 89       	ldd	r22, Y+21	; 0x15
    1de8:	7e 89       	ldd	r23, Y+22	; 0x16
    1dea:	8f 89       	ldd	r24, Y+23	; 0x17
    1dec:	98 8d       	ldd	r25, Y+24	; 0x18
    1dee:	20 e0       	ldi	r18, 0x00	; 0
    1df0:	3f ef       	ldi	r19, 0xFF	; 255
    1df2:	4f e7       	ldi	r20, 0x7F	; 127
    1df4:	57 e4       	ldi	r21, 0x47	; 71
    1df6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1dfa:	18 16       	cp	r1, r24
    1dfc:	4c f5       	brge	.+82     	; 0x1e50 <LCD_write_char+0x492>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dfe:	69 8d       	ldd	r22, Y+25	; 0x19
    1e00:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e02:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e04:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e06:	20 e0       	ldi	r18, 0x00	; 0
    1e08:	30 e0       	ldi	r19, 0x00	; 0
    1e0a:	40 e2       	ldi	r20, 0x20	; 32
    1e0c:	51 e4       	ldi	r21, 0x41	; 65
    1e0e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e12:	dc 01       	movw	r26, r24
    1e14:	cb 01       	movw	r24, r22
    1e16:	bc 01       	movw	r22, r24
    1e18:	cd 01       	movw	r24, r26
    1e1a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e1e:	dc 01       	movw	r26, r24
    1e20:	cb 01       	movw	r24, r22
    1e22:	9c 8b       	std	Y+20, r25	; 0x14
    1e24:	8b 8b       	std	Y+19, r24	; 0x13
    1e26:	0f c0       	rjmp	.+30     	; 0x1e46 <LCD_write_char+0x488>
    1e28:	88 ec       	ldi	r24, 0xC8	; 200
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	9a 8b       	std	Y+18, r25	; 0x12
    1e2e:	89 8b       	std	Y+17, r24	; 0x11
    1e30:	89 89       	ldd	r24, Y+17	; 0x11
    1e32:	9a 89       	ldd	r25, Y+18	; 0x12
    1e34:	01 97       	sbiw	r24, 0x01	; 1
    1e36:	f1 f7       	brne	.-4      	; 0x1e34 <LCD_write_char+0x476>
    1e38:	9a 8b       	std	Y+18, r25	; 0x12
    1e3a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e3c:	8b 89       	ldd	r24, Y+19	; 0x13
    1e3e:	9c 89       	ldd	r25, Y+20	; 0x14
    1e40:	01 97       	sbiw	r24, 0x01	; 1
    1e42:	9c 8b       	std	Y+20, r25	; 0x14
    1e44:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e46:	8b 89       	ldd	r24, Y+19	; 0x13
    1e48:	9c 89       	ldd	r25, Y+20	; 0x14
    1e4a:	00 97       	sbiw	r24, 0x00	; 0
    1e4c:	69 f7       	brne	.-38     	; 0x1e28 <LCD_write_char+0x46a>
    1e4e:	14 c0       	rjmp	.+40     	; 0x1e78 <LCD_write_char+0x4ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e50:	6d 89       	ldd	r22, Y+21	; 0x15
    1e52:	7e 89       	ldd	r23, Y+22	; 0x16
    1e54:	8f 89       	ldd	r24, Y+23	; 0x17
    1e56:	98 8d       	ldd	r25, Y+24	; 0x18
    1e58:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e5c:	dc 01       	movw	r26, r24
    1e5e:	cb 01       	movw	r24, r22
    1e60:	9c 8b       	std	Y+20, r25	; 0x14
    1e62:	8b 8b       	std	Y+19, r24	; 0x13
    1e64:	8b 89       	ldd	r24, Y+19	; 0x13
    1e66:	9c 89       	ldd	r25, Y+20	; 0x14
    1e68:	98 8b       	std	Y+16, r25	; 0x10
    1e6a:	8f 87       	std	Y+15, r24	; 0x0f
    1e6c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e6e:	98 89       	ldd	r25, Y+16	; 0x10
    1e70:	01 97       	sbiw	r24, 0x01	; 1
    1e72:	f1 f7       	brne	.-4      	; 0x1e70 <LCD_write_char+0x4b2>
    1e74:	98 8b       	std	Y+16, r25	; 0x10
    1e76:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_writepin(E_Pin, LOW);
    1e78:	89 e1       	ldi	r24, 0x19	; 25
    1e7a:	60 e0       	ldi	r22, 0x00	; 0
    1e7c:	0e 94 0b 08 	call	0x1016	; 0x1016 <DIO_writepin>
    1e80:	80 e0       	ldi	r24, 0x00	; 0
    1e82:	90 e0       	ldi	r25, 0x00	; 0
    1e84:	a0 e8       	ldi	r26, 0x80	; 128
    1e86:	bf e3       	ldi	r27, 0x3F	; 63
    1e88:	8b 87       	std	Y+11, r24	; 0x0b
    1e8a:	9c 87       	std	Y+12, r25	; 0x0c
    1e8c:	ad 87       	std	Y+13, r26	; 0x0d
    1e8e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e90:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e92:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e94:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e96:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e98:	20 e0       	ldi	r18, 0x00	; 0
    1e9a:	30 e0       	ldi	r19, 0x00	; 0
    1e9c:	4a ef       	ldi	r20, 0xFA	; 250
    1e9e:	54 e4       	ldi	r21, 0x44	; 68
    1ea0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ea4:	dc 01       	movw	r26, r24
    1ea6:	cb 01       	movw	r24, r22
    1ea8:	8f 83       	std	Y+7, r24	; 0x07
    1eaa:	98 87       	std	Y+8, r25	; 0x08
    1eac:	a9 87       	std	Y+9, r26	; 0x09
    1eae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1eb0:	6f 81       	ldd	r22, Y+7	; 0x07
    1eb2:	78 85       	ldd	r23, Y+8	; 0x08
    1eb4:	89 85       	ldd	r24, Y+9	; 0x09
    1eb6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eb8:	20 e0       	ldi	r18, 0x00	; 0
    1eba:	30 e0       	ldi	r19, 0x00	; 0
    1ebc:	40 e8       	ldi	r20, 0x80	; 128
    1ebe:	5f e3       	ldi	r21, 0x3F	; 63
    1ec0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ec4:	88 23       	and	r24, r24
    1ec6:	2c f4       	brge	.+10     	; 0x1ed2 <LCD_write_char+0x514>
		__ticks = 1;
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	90 e0       	ldi	r25, 0x00	; 0
    1ecc:	9e 83       	std	Y+6, r25	; 0x06
    1ece:	8d 83       	std	Y+5, r24	; 0x05
    1ed0:	3f c0       	rjmp	.+126    	; 0x1f50 <LCD_write_char+0x592>
	else if (__tmp > 65535)
    1ed2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ed4:	78 85       	ldd	r23, Y+8	; 0x08
    1ed6:	89 85       	ldd	r24, Y+9	; 0x09
    1ed8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eda:	20 e0       	ldi	r18, 0x00	; 0
    1edc:	3f ef       	ldi	r19, 0xFF	; 255
    1ede:	4f e7       	ldi	r20, 0x7F	; 127
    1ee0:	57 e4       	ldi	r21, 0x47	; 71
    1ee2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ee6:	18 16       	cp	r1, r24
    1ee8:	4c f5       	brge	.+82     	; 0x1f3c <LCD_write_char+0x57e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eea:	6b 85       	ldd	r22, Y+11	; 0x0b
    1eec:	7c 85       	ldd	r23, Y+12	; 0x0c
    1eee:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ef0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ef2:	20 e0       	ldi	r18, 0x00	; 0
    1ef4:	30 e0       	ldi	r19, 0x00	; 0
    1ef6:	40 e2       	ldi	r20, 0x20	; 32
    1ef8:	51 e4       	ldi	r21, 0x41	; 65
    1efa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1efe:	dc 01       	movw	r26, r24
    1f00:	cb 01       	movw	r24, r22
    1f02:	bc 01       	movw	r22, r24
    1f04:	cd 01       	movw	r24, r26
    1f06:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f0a:	dc 01       	movw	r26, r24
    1f0c:	cb 01       	movw	r24, r22
    1f0e:	9e 83       	std	Y+6, r25	; 0x06
    1f10:	8d 83       	std	Y+5, r24	; 0x05
    1f12:	0f c0       	rjmp	.+30     	; 0x1f32 <LCD_write_char+0x574>
    1f14:	88 ec       	ldi	r24, 0xC8	; 200
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	8b 83       	std	Y+3, r24	; 0x03
    1f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f20:	01 97       	sbiw	r24, 0x01	; 1
    1f22:	f1 f7       	brne	.-4      	; 0x1f20 <LCD_write_char+0x562>
    1f24:	9c 83       	std	Y+4, r25	; 0x04
    1f26:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f28:	8d 81       	ldd	r24, Y+5	; 0x05
    1f2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f2c:	01 97       	sbiw	r24, 0x01	; 1
    1f2e:	9e 83       	std	Y+6, r25	; 0x06
    1f30:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f32:	8d 81       	ldd	r24, Y+5	; 0x05
    1f34:	9e 81       	ldd	r25, Y+6	; 0x06
    1f36:	00 97       	sbiw	r24, 0x00	; 0
    1f38:	69 f7       	brne	.-38     	; 0x1f14 <LCD_write_char+0x556>
    1f3a:	14 c0       	rjmp	.+40     	; 0x1f64 <LCD_write_char+0x5a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f3c:	6f 81       	ldd	r22, Y+7	; 0x07
    1f3e:	78 85       	ldd	r23, Y+8	; 0x08
    1f40:	89 85       	ldd	r24, Y+9	; 0x09
    1f42:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f44:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f48:	dc 01       	movw	r26, r24
    1f4a:	cb 01       	movw	r24, r22
    1f4c:	9e 83       	std	Y+6, r25	; 0x06
    1f4e:	8d 83       	std	Y+5, r24	; 0x05
    1f50:	8d 81       	ldd	r24, Y+5	; 0x05
    1f52:	9e 81       	ldd	r25, Y+6	; 0x06
    1f54:	9a 83       	std	Y+2, r25	; 0x02
    1f56:	89 83       	std	Y+1, r24	; 0x01
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5c:	01 97       	sbiw	r24, 0x01	; 1
    1f5e:	f1 f7       	brne	.-4      	; 0x1f5c <LCD_write_char+0x59e>
    1f60:	9a 83       	std	Y+2, r25	; 0x02
    1f62:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
#endif
}
    1f64:	c9 5b       	subi	r28, 0xB9	; 185
    1f66:	df 4f       	sbci	r29, 0xFF	; 255
    1f68:	0f b6       	in	r0, 0x3f	; 63
    1f6a:	f8 94       	cli
    1f6c:	de bf       	out	0x3e, r29	; 62
    1f6e:	0f be       	out	0x3f, r0	; 63
    1f70:	cd bf       	out	0x3d, r28	; 61
    1f72:	cf 91       	pop	r28
    1f74:	df 91       	pop	r29
    1f76:	1f 91       	pop	r17
    1f78:	0f 91       	pop	r16
    1f7a:	08 95       	ret

00001f7c <LCD_write_string>:


void LCD_write_string(uint8 *str){
    1f7c:	df 93       	push	r29
    1f7e:	cf 93       	push	r28
    1f80:	00 d0       	rcall	.+0      	; 0x1f82 <LCD_write_string+0x6>
    1f82:	0f 92       	push	r0
    1f84:	cd b7       	in	r28, 0x3d	; 61
    1f86:	de b7       	in	r29, 0x3e	; 62
    1f88:	9b 83       	std	Y+3, r25	; 0x03
    1f8a:	8a 83       	std	Y+2, r24	; 0x02

	uint8 i = 0;
    1f8c:	19 82       	std	Y+1, r1	; 0x01
    1f8e:	0e c0       	rjmp	.+28     	; 0x1fac <LCD_write_string+0x30>

	while(str[i] != '\0')
	{
		LCD_write_char(str[i]);
    1f90:	89 81       	ldd	r24, Y+1	; 0x01
    1f92:	28 2f       	mov	r18, r24
    1f94:	30 e0       	ldi	r19, 0x00	; 0
    1f96:	8a 81       	ldd	r24, Y+2	; 0x02
    1f98:	9b 81       	ldd	r25, Y+3	; 0x03
    1f9a:	fc 01       	movw	r30, r24
    1f9c:	e2 0f       	add	r30, r18
    1f9e:	f3 1f       	adc	r31, r19
    1fa0:	80 81       	ld	r24, Z
    1fa2:	0e 94 df 0c 	call	0x19be	; 0x19be <LCD_write_char>
		i++;
    1fa6:	89 81       	ldd	r24, Y+1	; 0x01
    1fa8:	8f 5f       	subi	r24, 0xFF	; 255
    1faa:	89 83       	std	Y+1, r24	; 0x01

void LCD_write_string(uint8 *str){

	uint8 i = 0;

	while(str[i] != '\0')
    1fac:	89 81       	ldd	r24, Y+1	; 0x01
    1fae:	28 2f       	mov	r18, r24
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb4:	9b 81       	ldd	r25, Y+3	; 0x03
    1fb6:	fc 01       	movw	r30, r24
    1fb8:	e2 0f       	add	r30, r18
    1fba:	f3 1f       	adc	r31, r19
    1fbc:	80 81       	ld	r24, Z
    1fbe:	88 23       	and	r24, r24
    1fc0:	39 f7       	brne	.-50     	; 0x1f90 <LCD_write_string+0x14>
	{
		LCD_write_char(str[i]);
		i++;
	}

}
    1fc2:	0f 90       	pop	r0
    1fc4:	0f 90       	pop	r0
    1fc6:	0f 90       	pop	r0
    1fc8:	cf 91       	pop	r28
    1fca:	df 91       	pop	r29
    1fcc:	08 95       	ret

00001fce <LCD_write_number>:

void LCD_write_number(sint32 number)
{
    1fce:	0f 93       	push	r16
    1fd0:	1f 93       	push	r17
    1fd2:	df 93       	push	r29
    1fd4:	cf 93       	push	r28
    1fd6:	cd b7       	in	r28, 0x3d	; 61
    1fd8:	de b7       	in	r29, 0x3e	; 62
    1fda:	2f 97       	sbiw	r28, 0x0f	; 15
    1fdc:	0f b6       	in	r0, 0x3f	; 63
    1fde:	f8 94       	cli
    1fe0:	de bf       	out	0x3e, r29	; 62
    1fe2:	0f be       	out	0x3f, r0	; 63
    1fe4:	cd bf       	out	0x3d, r28	; 61
    1fe6:	6c 87       	std	Y+12, r22	; 0x0c
    1fe8:	7d 87       	std	Y+13, r23	; 0x0d
    1fea:	8e 87       	std	Y+14, r24	; 0x0e
    1fec:	9f 87       	std	Y+15, r25	; 0x0f
	uint8 num_digit[10];

	uint8 i = 0;
    1fee:	19 82       	std	Y+1, r1	; 0x01
    1ff0:	2d c0       	rjmp	.+90     	; 0x204c <LCD_write_number+0x7e>

	while(number > 0)
	{
		num_digit[i] = number % 10;
    1ff2:	89 81       	ldd	r24, Y+1	; 0x01
    1ff4:	08 2f       	mov	r16, r24
    1ff6:	10 e0       	ldi	r17, 0x00	; 0
    1ff8:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ffa:	9d 85       	ldd	r25, Y+13	; 0x0d
    1ffc:	ae 85       	ldd	r26, Y+14	; 0x0e
    1ffe:	bf 85       	ldd	r27, Y+15	; 0x0f
    2000:	2a e0       	ldi	r18, 0x0A	; 10
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	40 e0       	ldi	r20, 0x00	; 0
    2006:	50 e0       	ldi	r21, 0x00	; 0
    2008:	bc 01       	movw	r22, r24
    200a:	cd 01       	movw	r24, r26
    200c:	0e 94 c3 13 	call	0x2786	; 0x2786 <__divmodsi4>
    2010:	dc 01       	movw	r26, r24
    2012:	cb 01       	movw	r24, r22
    2014:	28 2f       	mov	r18, r24
    2016:	ce 01       	movw	r24, r28
    2018:	02 96       	adiw	r24, 0x02	; 2
    201a:	fc 01       	movw	r30, r24
    201c:	e0 0f       	add	r30, r16
    201e:	f1 1f       	adc	r31, r17
    2020:	20 83       	st	Z, r18
		number = number / 10 ;
    2022:	8c 85       	ldd	r24, Y+12	; 0x0c
    2024:	9d 85       	ldd	r25, Y+13	; 0x0d
    2026:	ae 85       	ldd	r26, Y+14	; 0x0e
    2028:	bf 85       	ldd	r27, Y+15	; 0x0f
    202a:	2a e0       	ldi	r18, 0x0A	; 10
    202c:	30 e0       	ldi	r19, 0x00	; 0
    202e:	40 e0       	ldi	r20, 0x00	; 0
    2030:	50 e0       	ldi	r21, 0x00	; 0
    2032:	bc 01       	movw	r22, r24
    2034:	cd 01       	movw	r24, r26
    2036:	0e 94 c3 13 	call	0x2786	; 0x2786 <__divmodsi4>
    203a:	da 01       	movw	r26, r20
    203c:	c9 01       	movw	r24, r18
    203e:	8c 87       	std	Y+12, r24	; 0x0c
    2040:	9d 87       	std	Y+13, r25	; 0x0d
    2042:	ae 87       	std	Y+14, r26	; 0x0e
    2044:	bf 87       	std	Y+15, r27	; 0x0f
		i++;
    2046:	89 81       	ldd	r24, Y+1	; 0x01
    2048:	8f 5f       	subi	r24, 0xFF	; 255
    204a:	89 83       	std	Y+1, r24	; 0x01
{
	uint8 num_digit[10];

	uint8 i = 0;

	while(number > 0)
    204c:	8c 85       	ldd	r24, Y+12	; 0x0c
    204e:	9d 85       	ldd	r25, Y+13	; 0x0d
    2050:	ae 85       	ldd	r26, Y+14	; 0x0e
    2052:	bf 85       	ldd	r27, Y+15	; 0x0f
    2054:	18 16       	cp	r1, r24
    2056:	19 06       	cpc	r1, r25
    2058:	1a 06       	cpc	r1, r26
    205a:	1b 06       	cpc	r1, r27
    205c:	54 f2       	brlt	.-108    	; 0x1ff2 <LCD_write_number+0x24>
    205e:	0f c0       	rjmp	.+30     	; 0x207e <LCD_write_number+0xb0>
		i++;
	}

	while(i != 0)
	{
		i--;
    2060:	89 81       	ldd	r24, Y+1	; 0x01
    2062:	81 50       	subi	r24, 0x01	; 1
    2064:	89 83       	std	Y+1, r24	; 0x01
		LCD_write_char( (num_digit[i] + '0') );
    2066:	89 81       	ldd	r24, Y+1	; 0x01
    2068:	28 2f       	mov	r18, r24
    206a:	30 e0       	ldi	r19, 0x00	; 0
    206c:	ce 01       	movw	r24, r28
    206e:	02 96       	adiw	r24, 0x02	; 2
    2070:	fc 01       	movw	r30, r24
    2072:	e2 0f       	add	r30, r18
    2074:	f3 1f       	adc	r31, r19
    2076:	80 81       	ld	r24, Z
    2078:	80 5d       	subi	r24, 0xD0	; 208
    207a:	0e 94 df 0c 	call	0x19be	; 0x19be <LCD_write_char>
		num_digit[i] = number % 10;
		number = number / 10 ;
		i++;
	}

	while(i != 0)
    207e:	89 81       	ldd	r24, Y+1	; 0x01
    2080:	88 23       	and	r24, r24
    2082:	71 f7       	brne	.-36     	; 0x2060 <LCD_write_number+0x92>
		i--;
		LCD_write_char( (num_digit[i] + '0') );

	}

}
    2084:	2f 96       	adiw	r28, 0x0f	; 15
    2086:	0f b6       	in	r0, 0x3f	; 63
    2088:	f8 94       	cli
    208a:	de bf       	out	0x3e, r29	; 62
    208c:	0f be       	out	0x3f, r0	; 63
    208e:	cd bf       	out	0x3d, r28	; 61
    2090:	cf 91       	pop	r28
    2092:	df 91       	pop	r29
    2094:	1f 91       	pop	r17
    2096:	0f 91       	pop	r16
    2098:	08 95       	ret

0000209a <LCD_goto>:

void LCD_goto(uint8 row , uint8 col)
{
    209a:	df 93       	push	r29
    209c:	cf 93       	push	r28
    209e:	00 d0       	rcall	.+0      	; 0x20a0 <LCD_goto+0x6>
    20a0:	0f 92       	push	r0
    20a2:	cd b7       	in	r28, 0x3d	; 61
    20a4:	de b7       	in	r29, 0x3e	; 62
    20a6:	8a 83       	std	Y+2, r24	; 0x02
    20a8:	6b 83       	std	Y+3, r22	; 0x03
	uint8 address = 0X80;
    20aa:	80 e8       	ldi	r24, 0x80	; 128
    20ac:	89 83       	std	Y+1, r24	; 0x01

	if(row == 0)
    20ae:	8a 81       	ldd	r24, Y+2	; 0x02
    20b0:	88 23       	and	r24, r24
    20b2:	31 f4       	brne	.+12     	; 0x20c0 <LCD_goto+0x26>
	{
		LCD_write_command(address + col);
    20b4:	89 81       	ldd	r24, Y+1	; 0x01
    20b6:	9b 81       	ldd	r25, Y+3	; 0x03
    20b8:	89 0f       	add	r24, r25
    20ba:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    20be:	09 c0       	rjmp	.+18     	; 0x20d2 <LCD_goto+0x38>
	}
	else if(row == 1)
    20c0:	8a 81       	ldd	r24, Y+2	; 0x02
    20c2:	81 30       	cpi	r24, 0x01	; 1
    20c4:	31 f4       	brne	.+12     	; 0x20d2 <LCD_goto+0x38>
	{

		LCD_write_command( ( address + col + 0X40 ) );
    20c6:	99 81       	ldd	r25, Y+1	; 0x01
    20c8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ca:	89 0f       	add	r24, r25
    20cc:	80 5c       	subi	r24, 0xC0	; 192
    20ce:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
	}

}
    20d2:	0f 90       	pop	r0
    20d4:	0f 90       	pop	r0
    20d6:	0f 90       	pop	r0
    20d8:	cf 91       	pop	r28
    20da:	df 91       	pop	r29
    20dc:	08 95       	ret

000020de <LCD_write_string_goto>:

void LCD_write_string_goto(uint8 *str, uint8 row, uint8 col)
{
    20de:	df 93       	push	r29
    20e0:	cf 93       	push	r28
    20e2:	00 d0       	rcall	.+0      	; 0x20e4 <LCD_write_string_goto+0x6>
    20e4:	00 d0       	rcall	.+0      	; 0x20e6 <LCD_write_string_goto+0x8>
    20e6:	cd b7       	in	r28, 0x3d	; 61
    20e8:	de b7       	in	r29, 0x3e	; 62
    20ea:	9a 83       	std	Y+2, r25	; 0x02
    20ec:	89 83       	std	Y+1, r24	; 0x01
    20ee:	6b 83       	std	Y+3, r22	; 0x03
    20f0:	4c 83       	std	Y+4, r20	; 0x04
	LCD_goto(row, col);
    20f2:	8b 81       	ldd	r24, Y+3	; 0x03
    20f4:	6c 81       	ldd	r22, Y+4	; 0x04
    20f6:	0e 94 4d 10 	call	0x209a	; 0x209a <LCD_goto>
	LCD_write_string(str);
    20fa:	89 81       	ldd	r24, Y+1	; 0x01
    20fc:	9a 81       	ldd	r25, Y+2	; 0x02
    20fe:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <LCD_write_string>
}
    2102:	0f 90       	pop	r0
    2104:	0f 90       	pop	r0
    2106:	0f 90       	pop	r0
    2108:	0f 90       	pop	r0
    210a:	cf 91       	pop	r28
    210c:	df 91       	pop	r29
    210e:	08 95       	ret

00002110 <LCD_clear_>:

void LCD_clear_(void)
{
    2110:	df 93       	push	r29
    2112:	cf 93       	push	r28
    2114:	cd b7       	in	r28, 0x3d	; 61
    2116:	de b7       	in	r29, 0x3e	; 62
	LCD_write_command(0x01);
    2118:	81 e0       	ldi	r24, 0x01	; 1
    211a:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
}
    211e:	cf 91       	pop	r28
    2120:	df 91       	pop	r29
    2122:	08 95       	ret

00002124 <LCD_init>:

void LCD_init(void)
{
    2124:	0f 93       	push	r16
    2126:	1f 93       	push	r17
    2128:	df 93       	push	r29
    212a:	cf 93       	push	r28
    212c:	cd b7       	in	r28, 0x3d	; 61
    212e:	de b7       	in	r29, 0x3e	; 62
    2130:	c4 55       	subi	r28, 0x54	; 84
    2132:	d0 40       	sbci	r29, 0x00	; 0
    2134:	0f b6       	in	r0, 0x3f	; 63
    2136:	f8 94       	cli
    2138:	de bf       	out	0x3e, r29	; 62
    213a:	0f be       	out	0x3f, r0	; 63
    213c:	cd bf       	out	0x3d, r28	; 61
    213e:	fe 01       	movw	r30, r28
    2140:	ef 5a       	subi	r30, 0xAF	; 175
    2142:	ff 4f       	sbci	r31, 0xFF	; 255
    2144:	80 e0       	ldi	r24, 0x00	; 0
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	a8 ef       	ldi	r26, 0xF8	; 248
    214a:	b1 e4       	ldi	r27, 0x41	; 65
    214c:	80 83       	st	Z, r24
    214e:	91 83       	std	Z+1, r25	; 0x01
    2150:	a2 83       	std	Z+2, r26	; 0x02
    2152:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2154:	8e 01       	movw	r16, r28
    2156:	03 5b       	subi	r16, 0xB3	; 179
    2158:	1f 4f       	sbci	r17, 0xFF	; 255
    215a:	fe 01       	movw	r30, r28
    215c:	ef 5a       	subi	r30, 0xAF	; 175
    215e:	ff 4f       	sbci	r31, 0xFF	; 255
    2160:	60 81       	ld	r22, Z
    2162:	71 81       	ldd	r23, Z+1	; 0x01
    2164:	82 81       	ldd	r24, Z+2	; 0x02
    2166:	93 81       	ldd	r25, Z+3	; 0x03
    2168:	20 e0       	ldi	r18, 0x00	; 0
    216a:	30 e0       	ldi	r19, 0x00	; 0
    216c:	4a ef       	ldi	r20, 0xFA	; 250
    216e:	54 e4       	ldi	r21, 0x44	; 68
    2170:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2174:	dc 01       	movw	r26, r24
    2176:	cb 01       	movw	r24, r22
    2178:	f8 01       	movw	r30, r16
    217a:	80 83       	st	Z, r24
    217c:	91 83       	std	Z+1, r25	; 0x01
    217e:	a2 83       	std	Z+2, r26	; 0x02
    2180:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2182:	fe 01       	movw	r30, r28
    2184:	e3 5b       	subi	r30, 0xB3	; 179
    2186:	ff 4f       	sbci	r31, 0xFF	; 255
    2188:	60 81       	ld	r22, Z
    218a:	71 81       	ldd	r23, Z+1	; 0x01
    218c:	82 81       	ldd	r24, Z+2	; 0x02
    218e:	93 81       	ldd	r25, Z+3	; 0x03
    2190:	20 e0       	ldi	r18, 0x00	; 0
    2192:	30 e0       	ldi	r19, 0x00	; 0
    2194:	40 e8       	ldi	r20, 0x80	; 128
    2196:	5f e3       	ldi	r21, 0x3F	; 63
    2198:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    219c:	88 23       	and	r24, r24
    219e:	44 f4       	brge	.+16     	; 0x21b0 <LCD_init+0x8c>
		__ticks = 1;
    21a0:	fe 01       	movw	r30, r28
    21a2:	e5 5b       	subi	r30, 0xB5	; 181
    21a4:	ff 4f       	sbci	r31, 0xFF	; 255
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	91 83       	std	Z+1, r25	; 0x01
    21ac:	80 83       	st	Z, r24
    21ae:	64 c0       	rjmp	.+200    	; 0x2278 <LCD_init+0x154>
	else if (__tmp > 65535)
    21b0:	fe 01       	movw	r30, r28
    21b2:	e3 5b       	subi	r30, 0xB3	; 179
    21b4:	ff 4f       	sbci	r31, 0xFF	; 255
    21b6:	60 81       	ld	r22, Z
    21b8:	71 81       	ldd	r23, Z+1	; 0x01
    21ba:	82 81       	ldd	r24, Z+2	; 0x02
    21bc:	93 81       	ldd	r25, Z+3	; 0x03
    21be:	20 e0       	ldi	r18, 0x00	; 0
    21c0:	3f ef       	ldi	r19, 0xFF	; 255
    21c2:	4f e7       	ldi	r20, 0x7F	; 127
    21c4:	57 e4       	ldi	r21, 0x47	; 71
    21c6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    21ca:	18 16       	cp	r1, r24
    21cc:	0c f0       	brlt	.+2      	; 0x21d0 <LCD_init+0xac>
    21ce:	43 c0       	rjmp	.+134    	; 0x2256 <LCD_init+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21d0:	fe 01       	movw	r30, r28
    21d2:	ef 5a       	subi	r30, 0xAF	; 175
    21d4:	ff 4f       	sbci	r31, 0xFF	; 255
    21d6:	60 81       	ld	r22, Z
    21d8:	71 81       	ldd	r23, Z+1	; 0x01
    21da:	82 81       	ldd	r24, Z+2	; 0x02
    21dc:	93 81       	ldd	r25, Z+3	; 0x03
    21de:	20 e0       	ldi	r18, 0x00	; 0
    21e0:	30 e0       	ldi	r19, 0x00	; 0
    21e2:	40 e2       	ldi	r20, 0x20	; 32
    21e4:	51 e4       	ldi	r21, 0x41	; 65
    21e6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21ea:	dc 01       	movw	r26, r24
    21ec:	cb 01       	movw	r24, r22
    21ee:	8e 01       	movw	r16, r28
    21f0:	05 5b       	subi	r16, 0xB5	; 181
    21f2:	1f 4f       	sbci	r17, 0xFF	; 255
    21f4:	bc 01       	movw	r22, r24
    21f6:	cd 01       	movw	r24, r26
    21f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21fc:	dc 01       	movw	r26, r24
    21fe:	cb 01       	movw	r24, r22
    2200:	f8 01       	movw	r30, r16
    2202:	91 83       	std	Z+1, r25	; 0x01
    2204:	80 83       	st	Z, r24
    2206:	1f c0       	rjmp	.+62     	; 0x2246 <LCD_init+0x122>
    2208:	fe 01       	movw	r30, r28
    220a:	e7 5b       	subi	r30, 0xB7	; 183
    220c:	ff 4f       	sbci	r31, 0xFF	; 255
    220e:	88 ec       	ldi	r24, 0xC8	; 200
    2210:	90 e0       	ldi	r25, 0x00	; 0
    2212:	91 83       	std	Z+1, r25	; 0x01
    2214:	80 83       	st	Z, r24
    2216:	fe 01       	movw	r30, r28
    2218:	e7 5b       	subi	r30, 0xB7	; 183
    221a:	ff 4f       	sbci	r31, 0xFF	; 255
    221c:	80 81       	ld	r24, Z
    221e:	91 81       	ldd	r25, Z+1	; 0x01
    2220:	01 97       	sbiw	r24, 0x01	; 1
    2222:	f1 f7       	brne	.-4      	; 0x2220 <LCD_init+0xfc>
    2224:	fe 01       	movw	r30, r28
    2226:	e7 5b       	subi	r30, 0xB7	; 183
    2228:	ff 4f       	sbci	r31, 0xFF	; 255
    222a:	91 83       	std	Z+1, r25	; 0x01
    222c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    222e:	de 01       	movw	r26, r28
    2230:	a5 5b       	subi	r26, 0xB5	; 181
    2232:	bf 4f       	sbci	r27, 0xFF	; 255
    2234:	fe 01       	movw	r30, r28
    2236:	e5 5b       	subi	r30, 0xB5	; 181
    2238:	ff 4f       	sbci	r31, 0xFF	; 255
    223a:	80 81       	ld	r24, Z
    223c:	91 81       	ldd	r25, Z+1	; 0x01
    223e:	01 97       	sbiw	r24, 0x01	; 1
    2240:	11 96       	adiw	r26, 0x01	; 1
    2242:	9c 93       	st	X, r25
    2244:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2246:	fe 01       	movw	r30, r28
    2248:	e5 5b       	subi	r30, 0xB5	; 181
    224a:	ff 4f       	sbci	r31, 0xFF	; 255
    224c:	80 81       	ld	r24, Z
    224e:	91 81       	ldd	r25, Z+1	; 0x01
    2250:	00 97       	sbiw	r24, 0x00	; 0
    2252:	d1 f6       	brne	.-76     	; 0x2208 <LCD_init+0xe4>
    2254:	27 c0       	rjmp	.+78     	; 0x22a4 <LCD_init+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2256:	8e 01       	movw	r16, r28
    2258:	05 5b       	subi	r16, 0xB5	; 181
    225a:	1f 4f       	sbci	r17, 0xFF	; 255
    225c:	fe 01       	movw	r30, r28
    225e:	e3 5b       	subi	r30, 0xB3	; 179
    2260:	ff 4f       	sbci	r31, 0xFF	; 255
    2262:	60 81       	ld	r22, Z
    2264:	71 81       	ldd	r23, Z+1	; 0x01
    2266:	82 81       	ldd	r24, Z+2	; 0x02
    2268:	93 81       	ldd	r25, Z+3	; 0x03
    226a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    226e:	dc 01       	movw	r26, r24
    2270:	cb 01       	movw	r24, r22
    2272:	f8 01       	movw	r30, r16
    2274:	91 83       	std	Z+1, r25	; 0x01
    2276:	80 83       	st	Z, r24
    2278:	de 01       	movw	r26, r28
    227a:	a9 5b       	subi	r26, 0xB9	; 185
    227c:	bf 4f       	sbci	r27, 0xFF	; 255
    227e:	fe 01       	movw	r30, r28
    2280:	e5 5b       	subi	r30, 0xB5	; 181
    2282:	ff 4f       	sbci	r31, 0xFF	; 255
    2284:	80 81       	ld	r24, Z
    2286:	91 81       	ldd	r25, Z+1	; 0x01
    2288:	8d 93       	st	X+, r24
    228a:	9c 93       	st	X, r25
    228c:	fe 01       	movw	r30, r28
    228e:	e9 5b       	subi	r30, 0xB9	; 185
    2290:	ff 4f       	sbci	r31, 0xFF	; 255
    2292:	80 81       	ld	r24, Z
    2294:	91 81       	ldd	r25, Z+1	; 0x01
    2296:	01 97       	sbiw	r24, 0x01	; 1
    2298:	f1 f7       	brne	.-4      	; 0x2296 <LCD_init+0x172>
    229a:	fe 01       	movw	r30, r28
    229c:	e9 5b       	subi	r30, 0xB9	; 185
    229e:	ff 4f       	sbci	r31, 0xFF	; 255
    22a0:	91 83       	std	Z+1, r25	; 0x01
    22a2:	80 83       	st	Z, r24
	_delay_ms(2);

#elif(LCD_MODE == MODE_4_BITS)

	_delay_ms(31);
	LCD_write_command(0X33);
    22a4:	83 e3       	ldi	r24, 0x33	; 51
    22a6:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    22aa:	fe 01       	movw	r30, r28
    22ac:	ed 5b       	subi	r30, 0xBD	; 189
    22ae:	ff 4f       	sbci	r31, 0xFF	; 255
    22b0:	80 e0       	ldi	r24, 0x00	; 0
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	a0 e8       	ldi	r26, 0x80	; 128
    22b6:	bf e3       	ldi	r27, 0x3F	; 63
    22b8:	80 83       	st	Z, r24
    22ba:	91 83       	std	Z+1, r25	; 0x01
    22bc:	a2 83       	std	Z+2, r26	; 0x02
    22be:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22c0:	8e 01       	movw	r16, r28
    22c2:	01 5c       	subi	r16, 0xC1	; 193
    22c4:	1f 4f       	sbci	r17, 0xFF	; 255
    22c6:	fe 01       	movw	r30, r28
    22c8:	ed 5b       	subi	r30, 0xBD	; 189
    22ca:	ff 4f       	sbci	r31, 0xFF	; 255
    22cc:	60 81       	ld	r22, Z
    22ce:	71 81       	ldd	r23, Z+1	; 0x01
    22d0:	82 81       	ldd	r24, Z+2	; 0x02
    22d2:	93 81       	ldd	r25, Z+3	; 0x03
    22d4:	20 e0       	ldi	r18, 0x00	; 0
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	4a ef       	ldi	r20, 0xFA	; 250
    22da:	54 e4       	ldi	r21, 0x44	; 68
    22dc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22e0:	dc 01       	movw	r26, r24
    22e2:	cb 01       	movw	r24, r22
    22e4:	f8 01       	movw	r30, r16
    22e6:	80 83       	st	Z, r24
    22e8:	91 83       	std	Z+1, r25	; 0x01
    22ea:	a2 83       	std	Z+2, r26	; 0x02
    22ec:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    22ee:	fe 01       	movw	r30, r28
    22f0:	ff 96       	adiw	r30, 0x3f	; 63
    22f2:	60 81       	ld	r22, Z
    22f4:	71 81       	ldd	r23, Z+1	; 0x01
    22f6:	82 81       	ldd	r24, Z+2	; 0x02
    22f8:	93 81       	ldd	r25, Z+3	; 0x03
    22fa:	20 e0       	ldi	r18, 0x00	; 0
    22fc:	30 e0       	ldi	r19, 0x00	; 0
    22fe:	40 e8       	ldi	r20, 0x80	; 128
    2300:	5f e3       	ldi	r21, 0x3F	; 63
    2302:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2306:	88 23       	and	r24, r24
    2308:	2c f4       	brge	.+10     	; 0x2314 <LCD_init+0x1f0>
		__ticks = 1;
    230a:	81 e0       	ldi	r24, 0x01	; 1
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	9e af       	std	Y+62, r25	; 0x3e
    2310:	8d af       	std	Y+61, r24	; 0x3d
    2312:	46 c0       	rjmp	.+140    	; 0x23a0 <LCD_init+0x27c>
	else if (__tmp > 65535)
    2314:	fe 01       	movw	r30, r28
    2316:	ff 96       	adiw	r30, 0x3f	; 63
    2318:	60 81       	ld	r22, Z
    231a:	71 81       	ldd	r23, Z+1	; 0x01
    231c:	82 81       	ldd	r24, Z+2	; 0x02
    231e:	93 81       	ldd	r25, Z+3	; 0x03
    2320:	20 e0       	ldi	r18, 0x00	; 0
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	4f e7       	ldi	r20, 0x7F	; 127
    2326:	57 e4       	ldi	r21, 0x47	; 71
    2328:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    232c:	18 16       	cp	r1, r24
    232e:	64 f5       	brge	.+88     	; 0x2388 <LCD_init+0x264>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2330:	fe 01       	movw	r30, r28
    2332:	ed 5b       	subi	r30, 0xBD	; 189
    2334:	ff 4f       	sbci	r31, 0xFF	; 255
    2336:	60 81       	ld	r22, Z
    2338:	71 81       	ldd	r23, Z+1	; 0x01
    233a:	82 81       	ldd	r24, Z+2	; 0x02
    233c:	93 81       	ldd	r25, Z+3	; 0x03
    233e:	20 e0       	ldi	r18, 0x00	; 0
    2340:	30 e0       	ldi	r19, 0x00	; 0
    2342:	40 e2       	ldi	r20, 0x20	; 32
    2344:	51 e4       	ldi	r21, 0x41	; 65
    2346:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    234a:	dc 01       	movw	r26, r24
    234c:	cb 01       	movw	r24, r22
    234e:	bc 01       	movw	r22, r24
    2350:	cd 01       	movw	r24, r26
    2352:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2356:	dc 01       	movw	r26, r24
    2358:	cb 01       	movw	r24, r22
    235a:	9e af       	std	Y+62, r25	; 0x3e
    235c:	8d af       	std	Y+61, r24	; 0x3d
    235e:	0f c0       	rjmp	.+30     	; 0x237e <LCD_init+0x25a>
    2360:	88 ec       	ldi	r24, 0xC8	; 200
    2362:	90 e0       	ldi	r25, 0x00	; 0
    2364:	9c af       	std	Y+60, r25	; 0x3c
    2366:	8b af       	std	Y+59, r24	; 0x3b
    2368:	8b ad       	ldd	r24, Y+59	; 0x3b
    236a:	9c ad       	ldd	r25, Y+60	; 0x3c
    236c:	01 97       	sbiw	r24, 0x01	; 1
    236e:	f1 f7       	brne	.-4      	; 0x236c <LCD_init+0x248>
    2370:	9c af       	std	Y+60, r25	; 0x3c
    2372:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2374:	8d ad       	ldd	r24, Y+61	; 0x3d
    2376:	9e ad       	ldd	r25, Y+62	; 0x3e
    2378:	01 97       	sbiw	r24, 0x01	; 1
    237a:	9e af       	std	Y+62, r25	; 0x3e
    237c:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    237e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2380:	9e ad       	ldd	r25, Y+62	; 0x3e
    2382:	00 97       	sbiw	r24, 0x00	; 0
    2384:	69 f7       	brne	.-38     	; 0x2360 <LCD_init+0x23c>
    2386:	16 c0       	rjmp	.+44     	; 0x23b4 <LCD_init+0x290>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2388:	fe 01       	movw	r30, r28
    238a:	ff 96       	adiw	r30, 0x3f	; 63
    238c:	60 81       	ld	r22, Z
    238e:	71 81       	ldd	r23, Z+1	; 0x01
    2390:	82 81       	ldd	r24, Z+2	; 0x02
    2392:	93 81       	ldd	r25, Z+3	; 0x03
    2394:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2398:	dc 01       	movw	r26, r24
    239a:	cb 01       	movw	r24, r22
    239c:	9e af       	std	Y+62, r25	; 0x3e
    239e:	8d af       	std	Y+61, r24	; 0x3d
    23a0:	8d ad       	ldd	r24, Y+61	; 0x3d
    23a2:	9e ad       	ldd	r25, Y+62	; 0x3e
    23a4:	9a af       	std	Y+58, r25	; 0x3a
    23a6:	89 af       	std	Y+57, r24	; 0x39
    23a8:	89 ad       	ldd	r24, Y+57	; 0x39
    23aa:	9a ad       	ldd	r25, Y+58	; 0x3a
    23ac:	01 97       	sbiw	r24, 0x01	; 1
    23ae:	f1 f7       	brne	.-4      	; 0x23ac <LCD_init+0x288>
    23b0:	9a af       	std	Y+58, r25	; 0x3a
    23b2:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);

	LCD_write_command(0X32);
    23b4:	82 e3       	ldi	r24, 0x32	; 50
    23b6:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    23ba:	80 e0       	ldi	r24, 0x00	; 0
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	a0 e8       	ldi	r26, 0x80	; 128
    23c0:	bf e3       	ldi	r27, 0x3F	; 63
    23c2:	8d ab       	std	Y+53, r24	; 0x35
    23c4:	9e ab       	std	Y+54, r25	; 0x36
    23c6:	af ab       	std	Y+55, r26	; 0x37
    23c8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ca:	6d a9       	ldd	r22, Y+53	; 0x35
    23cc:	7e a9       	ldd	r23, Y+54	; 0x36
    23ce:	8f a9       	ldd	r24, Y+55	; 0x37
    23d0:	98 ad       	ldd	r25, Y+56	; 0x38
    23d2:	20 e0       	ldi	r18, 0x00	; 0
    23d4:	30 e0       	ldi	r19, 0x00	; 0
    23d6:	4a ef       	ldi	r20, 0xFA	; 250
    23d8:	54 e4       	ldi	r21, 0x44	; 68
    23da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23de:	dc 01       	movw	r26, r24
    23e0:	cb 01       	movw	r24, r22
    23e2:	89 ab       	std	Y+49, r24	; 0x31
    23e4:	9a ab       	std	Y+50, r25	; 0x32
    23e6:	ab ab       	std	Y+51, r26	; 0x33
    23e8:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    23ea:	69 a9       	ldd	r22, Y+49	; 0x31
    23ec:	7a a9       	ldd	r23, Y+50	; 0x32
    23ee:	8b a9       	ldd	r24, Y+51	; 0x33
    23f0:	9c a9       	ldd	r25, Y+52	; 0x34
    23f2:	20 e0       	ldi	r18, 0x00	; 0
    23f4:	30 e0       	ldi	r19, 0x00	; 0
    23f6:	40 e8       	ldi	r20, 0x80	; 128
    23f8:	5f e3       	ldi	r21, 0x3F	; 63
    23fa:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    23fe:	88 23       	and	r24, r24
    2400:	2c f4       	brge	.+10     	; 0x240c <LCD_init+0x2e8>
		__ticks = 1;
    2402:	81 e0       	ldi	r24, 0x01	; 1
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	98 ab       	std	Y+48, r25	; 0x30
    2408:	8f a7       	std	Y+47, r24	; 0x2f
    240a:	3f c0       	rjmp	.+126    	; 0x248a <LCD_init+0x366>
	else if (__tmp > 65535)
    240c:	69 a9       	ldd	r22, Y+49	; 0x31
    240e:	7a a9       	ldd	r23, Y+50	; 0x32
    2410:	8b a9       	ldd	r24, Y+51	; 0x33
    2412:	9c a9       	ldd	r25, Y+52	; 0x34
    2414:	20 e0       	ldi	r18, 0x00	; 0
    2416:	3f ef       	ldi	r19, 0xFF	; 255
    2418:	4f e7       	ldi	r20, 0x7F	; 127
    241a:	57 e4       	ldi	r21, 0x47	; 71
    241c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2420:	18 16       	cp	r1, r24
    2422:	4c f5       	brge	.+82     	; 0x2476 <LCD_init+0x352>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2424:	6d a9       	ldd	r22, Y+53	; 0x35
    2426:	7e a9       	ldd	r23, Y+54	; 0x36
    2428:	8f a9       	ldd	r24, Y+55	; 0x37
    242a:	98 ad       	ldd	r25, Y+56	; 0x38
    242c:	20 e0       	ldi	r18, 0x00	; 0
    242e:	30 e0       	ldi	r19, 0x00	; 0
    2430:	40 e2       	ldi	r20, 0x20	; 32
    2432:	51 e4       	ldi	r21, 0x41	; 65
    2434:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2438:	dc 01       	movw	r26, r24
    243a:	cb 01       	movw	r24, r22
    243c:	bc 01       	movw	r22, r24
    243e:	cd 01       	movw	r24, r26
    2440:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2444:	dc 01       	movw	r26, r24
    2446:	cb 01       	movw	r24, r22
    2448:	98 ab       	std	Y+48, r25	; 0x30
    244a:	8f a7       	std	Y+47, r24	; 0x2f
    244c:	0f c0       	rjmp	.+30     	; 0x246c <LCD_init+0x348>
    244e:	88 ec       	ldi	r24, 0xC8	; 200
    2450:	90 e0       	ldi	r25, 0x00	; 0
    2452:	9e a7       	std	Y+46, r25	; 0x2e
    2454:	8d a7       	std	Y+45, r24	; 0x2d
    2456:	8d a5       	ldd	r24, Y+45	; 0x2d
    2458:	9e a5       	ldd	r25, Y+46	; 0x2e
    245a:	01 97       	sbiw	r24, 0x01	; 1
    245c:	f1 f7       	brne	.-4      	; 0x245a <LCD_init+0x336>
    245e:	9e a7       	std	Y+46, r25	; 0x2e
    2460:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2462:	8f a5       	ldd	r24, Y+47	; 0x2f
    2464:	98 a9       	ldd	r25, Y+48	; 0x30
    2466:	01 97       	sbiw	r24, 0x01	; 1
    2468:	98 ab       	std	Y+48, r25	; 0x30
    246a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    246c:	8f a5       	ldd	r24, Y+47	; 0x2f
    246e:	98 a9       	ldd	r25, Y+48	; 0x30
    2470:	00 97       	sbiw	r24, 0x00	; 0
    2472:	69 f7       	brne	.-38     	; 0x244e <LCD_init+0x32a>
    2474:	14 c0       	rjmp	.+40     	; 0x249e <LCD_init+0x37a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2476:	69 a9       	ldd	r22, Y+49	; 0x31
    2478:	7a a9       	ldd	r23, Y+50	; 0x32
    247a:	8b a9       	ldd	r24, Y+51	; 0x33
    247c:	9c a9       	ldd	r25, Y+52	; 0x34
    247e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2482:	dc 01       	movw	r26, r24
    2484:	cb 01       	movw	r24, r22
    2486:	98 ab       	std	Y+48, r25	; 0x30
    2488:	8f a7       	std	Y+47, r24	; 0x2f
    248a:	8f a5       	ldd	r24, Y+47	; 0x2f
    248c:	98 a9       	ldd	r25, Y+48	; 0x30
    248e:	9c a7       	std	Y+44, r25	; 0x2c
    2490:	8b a7       	std	Y+43, r24	; 0x2b
    2492:	8b a5       	ldd	r24, Y+43	; 0x2b
    2494:	9c a5       	ldd	r25, Y+44	; 0x2c
    2496:	01 97       	sbiw	r24, 0x01	; 1
    2498:	f1 f7       	brne	.-4      	; 0x2496 <LCD_init+0x372>
    249a:	9c a7       	std	Y+44, r25	; 0x2c
    249c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	LCD_write_command(0X28);
    249e:	88 e2       	ldi	r24, 0x28	; 40
    24a0:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    24a4:	80 e0       	ldi	r24, 0x00	; 0
    24a6:	90 e0       	ldi	r25, 0x00	; 0
    24a8:	a0 e0       	ldi	r26, 0x00	; 0
    24aa:	b0 e4       	ldi	r27, 0x40	; 64
    24ac:	8f a3       	std	Y+39, r24	; 0x27
    24ae:	98 a7       	std	Y+40, r25	; 0x28
    24b0:	a9 a7       	std	Y+41, r26	; 0x29
    24b2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24b4:	6f a1       	ldd	r22, Y+39	; 0x27
    24b6:	78 a5       	ldd	r23, Y+40	; 0x28
    24b8:	89 a5       	ldd	r24, Y+41	; 0x29
    24ba:	9a a5       	ldd	r25, Y+42	; 0x2a
    24bc:	20 e0       	ldi	r18, 0x00	; 0
    24be:	30 e0       	ldi	r19, 0x00	; 0
    24c0:	4a ef       	ldi	r20, 0xFA	; 250
    24c2:	54 e4       	ldi	r21, 0x44	; 68
    24c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24c8:	dc 01       	movw	r26, r24
    24ca:	cb 01       	movw	r24, r22
    24cc:	8b a3       	std	Y+35, r24	; 0x23
    24ce:	9c a3       	std	Y+36, r25	; 0x24
    24d0:	ad a3       	std	Y+37, r26	; 0x25
    24d2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    24d4:	6b a1       	ldd	r22, Y+35	; 0x23
    24d6:	7c a1       	ldd	r23, Y+36	; 0x24
    24d8:	8d a1       	ldd	r24, Y+37	; 0x25
    24da:	9e a1       	ldd	r25, Y+38	; 0x26
    24dc:	20 e0       	ldi	r18, 0x00	; 0
    24de:	30 e0       	ldi	r19, 0x00	; 0
    24e0:	40 e8       	ldi	r20, 0x80	; 128
    24e2:	5f e3       	ldi	r21, 0x3F	; 63
    24e4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    24e8:	88 23       	and	r24, r24
    24ea:	2c f4       	brge	.+10     	; 0x24f6 <LCD_init+0x3d2>
		__ticks = 1;
    24ec:	81 e0       	ldi	r24, 0x01	; 1
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	9a a3       	std	Y+34, r25	; 0x22
    24f2:	89 a3       	std	Y+33, r24	; 0x21
    24f4:	3f c0       	rjmp	.+126    	; 0x2574 <LCD_init+0x450>
	else if (__tmp > 65535)
    24f6:	6b a1       	ldd	r22, Y+35	; 0x23
    24f8:	7c a1       	ldd	r23, Y+36	; 0x24
    24fa:	8d a1       	ldd	r24, Y+37	; 0x25
    24fc:	9e a1       	ldd	r25, Y+38	; 0x26
    24fe:	20 e0       	ldi	r18, 0x00	; 0
    2500:	3f ef       	ldi	r19, 0xFF	; 255
    2502:	4f e7       	ldi	r20, 0x7F	; 127
    2504:	57 e4       	ldi	r21, 0x47	; 71
    2506:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    250a:	18 16       	cp	r1, r24
    250c:	4c f5       	brge	.+82     	; 0x2560 <LCD_init+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    250e:	6f a1       	ldd	r22, Y+39	; 0x27
    2510:	78 a5       	ldd	r23, Y+40	; 0x28
    2512:	89 a5       	ldd	r24, Y+41	; 0x29
    2514:	9a a5       	ldd	r25, Y+42	; 0x2a
    2516:	20 e0       	ldi	r18, 0x00	; 0
    2518:	30 e0       	ldi	r19, 0x00	; 0
    251a:	40 e2       	ldi	r20, 0x20	; 32
    251c:	51 e4       	ldi	r21, 0x41	; 65
    251e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2522:	dc 01       	movw	r26, r24
    2524:	cb 01       	movw	r24, r22
    2526:	bc 01       	movw	r22, r24
    2528:	cd 01       	movw	r24, r26
    252a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    252e:	dc 01       	movw	r26, r24
    2530:	cb 01       	movw	r24, r22
    2532:	9a a3       	std	Y+34, r25	; 0x22
    2534:	89 a3       	std	Y+33, r24	; 0x21
    2536:	0f c0       	rjmp	.+30     	; 0x2556 <LCD_init+0x432>
    2538:	88 ec       	ldi	r24, 0xC8	; 200
    253a:	90 e0       	ldi	r25, 0x00	; 0
    253c:	98 a3       	std	Y+32, r25	; 0x20
    253e:	8f 8f       	std	Y+31, r24	; 0x1f
    2540:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2542:	98 a1       	ldd	r25, Y+32	; 0x20
    2544:	01 97       	sbiw	r24, 0x01	; 1
    2546:	f1 f7       	brne	.-4      	; 0x2544 <LCD_init+0x420>
    2548:	98 a3       	std	Y+32, r25	; 0x20
    254a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    254c:	89 a1       	ldd	r24, Y+33	; 0x21
    254e:	9a a1       	ldd	r25, Y+34	; 0x22
    2550:	01 97       	sbiw	r24, 0x01	; 1
    2552:	9a a3       	std	Y+34, r25	; 0x22
    2554:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2556:	89 a1       	ldd	r24, Y+33	; 0x21
    2558:	9a a1       	ldd	r25, Y+34	; 0x22
    255a:	00 97       	sbiw	r24, 0x00	; 0
    255c:	69 f7       	brne	.-38     	; 0x2538 <LCD_init+0x414>
    255e:	14 c0       	rjmp	.+40     	; 0x2588 <LCD_init+0x464>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2560:	6b a1       	ldd	r22, Y+35	; 0x23
    2562:	7c a1       	ldd	r23, Y+36	; 0x24
    2564:	8d a1       	ldd	r24, Y+37	; 0x25
    2566:	9e a1       	ldd	r25, Y+38	; 0x26
    2568:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    256c:	dc 01       	movw	r26, r24
    256e:	cb 01       	movw	r24, r22
    2570:	9a a3       	std	Y+34, r25	; 0x22
    2572:	89 a3       	std	Y+33, r24	; 0x21
    2574:	89 a1       	ldd	r24, Y+33	; 0x21
    2576:	9a a1       	ldd	r25, Y+34	; 0x22
    2578:	9e 8f       	std	Y+30, r25	; 0x1e
    257a:	8d 8f       	std	Y+29, r24	; 0x1d
    257c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    257e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2580:	01 97       	sbiw	r24, 0x01	; 1
    2582:	f1 f7       	brne	.-4      	; 0x2580 <LCD_init+0x45c>
    2584:	9e 8f       	std	Y+30, r25	; 0x1e
    2586:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);

	LCD_write_command(0X01);
    2588:	81 e0       	ldi	r24, 0x01	; 1
    258a:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    258e:	80 e0       	ldi	r24, 0x00	; 0
    2590:	90 e0       	ldi	r25, 0x00	; 0
    2592:	a0 e0       	ldi	r26, 0x00	; 0
    2594:	b0 e4       	ldi	r27, 0x40	; 64
    2596:	89 8f       	std	Y+25, r24	; 0x19
    2598:	9a 8f       	std	Y+26, r25	; 0x1a
    259a:	ab 8f       	std	Y+27, r26	; 0x1b
    259c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    259e:	69 8d       	ldd	r22, Y+25	; 0x19
    25a0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25a2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25a6:	20 e0       	ldi	r18, 0x00	; 0
    25a8:	30 e0       	ldi	r19, 0x00	; 0
    25aa:	4a ef       	ldi	r20, 0xFA	; 250
    25ac:	54 e4       	ldi	r21, 0x44	; 68
    25ae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25b2:	dc 01       	movw	r26, r24
    25b4:	cb 01       	movw	r24, r22
    25b6:	8d 8b       	std	Y+21, r24	; 0x15
    25b8:	9e 8b       	std	Y+22, r25	; 0x16
    25ba:	af 8b       	std	Y+23, r26	; 0x17
    25bc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    25be:	6d 89       	ldd	r22, Y+21	; 0x15
    25c0:	7e 89       	ldd	r23, Y+22	; 0x16
    25c2:	8f 89       	ldd	r24, Y+23	; 0x17
    25c4:	98 8d       	ldd	r25, Y+24	; 0x18
    25c6:	20 e0       	ldi	r18, 0x00	; 0
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	40 e8       	ldi	r20, 0x80	; 128
    25cc:	5f e3       	ldi	r21, 0x3F	; 63
    25ce:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    25d2:	88 23       	and	r24, r24
    25d4:	2c f4       	brge	.+10     	; 0x25e0 <LCD_init+0x4bc>
		__ticks = 1;
    25d6:	81 e0       	ldi	r24, 0x01	; 1
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	9c 8b       	std	Y+20, r25	; 0x14
    25dc:	8b 8b       	std	Y+19, r24	; 0x13
    25de:	3f c0       	rjmp	.+126    	; 0x265e <LCD_init+0x53a>
	else if (__tmp > 65535)
    25e0:	6d 89       	ldd	r22, Y+21	; 0x15
    25e2:	7e 89       	ldd	r23, Y+22	; 0x16
    25e4:	8f 89       	ldd	r24, Y+23	; 0x17
    25e6:	98 8d       	ldd	r25, Y+24	; 0x18
    25e8:	20 e0       	ldi	r18, 0x00	; 0
    25ea:	3f ef       	ldi	r19, 0xFF	; 255
    25ec:	4f e7       	ldi	r20, 0x7F	; 127
    25ee:	57 e4       	ldi	r21, 0x47	; 71
    25f0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    25f4:	18 16       	cp	r1, r24
    25f6:	4c f5       	brge	.+82     	; 0x264a <LCD_init+0x526>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25f8:	69 8d       	ldd	r22, Y+25	; 0x19
    25fa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25fc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25fe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2600:	20 e0       	ldi	r18, 0x00	; 0
    2602:	30 e0       	ldi	r19, 0x00	; 0
    2604:	40 e2       	ldi	r20, 0x20	; 32
    2606:	51 e4       	ldi	r21, 0x41	; 65
    2608:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    260c:	dc 01       	movw	r26, r24
    260e:	cb 01       	movw	r24, r22
    2610:	bc 01       	movw	r22, r24
    2612:	cd 01       	movw	r24, r26
    2614:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2618:	dc 01       	movw	r26, r24
    261a:	cb 01       	movw	r24, r22
    261c:	9c 8b       	std	Y+20, r25	; 0x14
    261e:	8b 8b       	std	Y+19, r24	; 0x13
    2620:	0f c0       	rjmp	.+30     	; 0x2640 <LCD_init+0x51c>
    2622:	88 ec       	ldi	r24, 0xC8	; 200
    2624:	90 e0       	ldi	r25, 0x00	; 0
    2626:	9a 8b       	std	Y+18, r25	; 0x12
    2628:	89 8b       	std	Y+17, r24	; 0x11
    262a:	89 89       	ldd	r24, Y+17	; 0x11
    262c:	9a 89       	ldd	r25, Y+18	; 0x12
    262e:	01 97       	sbiw	r24, 0x01	; 1
    2630:	f1 f7       	brne	.-4      	; 0x262e <LCD_init+0x50a>
    2632:	9a 8b       	std	Y+18, r25	; 0x12
    2634:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2636:	8b 89       	ldd	r24, Y+19	; 0x13
    2638:	9c 89       	ldd	r25, Y+20	; 0x14
    263a:	01 97       	sbiw	r24, 0x01	; 1
    263c:	9c 8b       	std	Y+20, r25	; 0x14
    263e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2640:	8b 89       	ldd	r24, Y+19	; 0x13
    2642:	9c 89       	ldd	r25, Y+20	; 0x14
    2644:	00 97       	sbiw	r24, 0x00	; 0
    2646:	69 f7       	brne	.-38     	; 0x2622 <LCD_init+0x4fe>
    2648:	14 c0       	rjmp	.+40     	; 0x2672 <LCD_init+0x54e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    264a:	6d 89       	ldd	r22, Y+21	; 0x15
    264c:	7e 89       	ldd	r23, Y+22	; 0x16
    264e:	8f 89       	ldd	r24, Y+23	; 0x17
    2650:	98 8d       	ldd	r25, Y+24	; 0x18
    2652:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2656:	dc 01       	movw	r26, r24
    2658:	cb 01       	movw	r24, r22
    265a:	9c 8b       	std	Y+20, r25	; 0x14
    265c:	8b 8b       	std	Y+19, r24	; 0x13
    265e:	8b 89       	ldd	r24, Y+19	; 0x13
    2660:	9c 89       	ldd	r25, Y+20	; 0x14
    2662:	98 8b       	std	Y+16, r25	; 0x10
    2664:	8f 87       	std	Y+15, r24	; 0x0f
    2666:	8f 85       	ldd	r24, Y+15	; 0x0f
    2668:	98 89       	ldd	r25, Y+16	; 0x10
    266a:	01 97       	sbiw	r24, 0x01	; 1
    266c:	f1 f7       	brne	.-4      	; 0x266a <LCD_init+0x546>
    266e:	98 8b       	std	Y+16, r25	; 0x10
    2670:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	LCD_write_command(0X0C);
    2672:	8c e0       	ldi	r24, 0x0C	; 12
    2674:	0e 94 00 0a 	call	0x1400	; 0x1400 <LCD_write_command>
    2678:	80 e0       	ldi	r24, 0x00	; 0
    267a:	90 e0       	ldi	r25, 0x00	; 0
    267c:	a0 e8       	ldi	r26, 0x80	; 128
    267e:	bf e3       	ldi	r27, 0x3F	; 63
    2680:	8b 87       	std	Y+11, r24	; 0x0b
    2682:	9c 87       	std	Y+12, r25	; 0x0c
    2684:	ad 87       	std	Y+13, r26	; 0x0d
    2686:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2688:	6b 85       	ldd	r22, Y+11	; 0x0b
    268a:	7c 85       	ldd	r23, Y+12	; 0x0c
    268c:	8d 85       	ldd	r24, Y+13	; 0x0d
    268e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2690:	20 e0       	ldi	r18, 0x00	; 0
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	4a ef       	ldi	r20, 0xFA	; 250
    2696:	54 e4       	ldi	r21, 0x44	; 68
    2698:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    269c:	dc 01       	movw	r26, r24
    269e:	cb 01       	movw	r24, r22
    26a0:	8f 83       	std	Y+7, r24	; 0x07
    26a2:	98 87       	std	Y+8, r25	; 0x08
    26a4:	a9 87       	std	Y+9, r26	; 0x09
    26a6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    26a8:	6f 81       	ldd	r22, Y+7	; 0x07
    26aa:	78 85       	ldd	r23, Y+8	; 0x08
    26ac:	89 85       	ldd	r24, Y+9	; 0x09
    26ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    26b0:	20 e0       	ldi	r18, 0x00	; 0
    26b2:	30 e0       	ldi	r19, 0x00	; 0
    26b4:	40 e8       	ldi	r20, 0x80	; 128
    26b6:	5f e3       	ldi	r21, 0x3F	; 63
    26b8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    26bc:	88 23       	and	r24, r24
    26be:	2c f4       	brge	.+10     	; 0x26ca <LCD_init+0x5a6>
		__ticks = 1;
    26c0:	81 e0       	ldi	r24, 0x01	; 1
    26c2:	90 e0       	ldi	r25, 0x00	; 0
    26c4:	9e 83       	std	Y+6, r25	; 0x06
    26c6:	8d 83       	std	Y+5, r24	; 0x05
    26c8:	3f c0       	rjmp	.+126    	; 0x2748 <LCD_init+0x624>
	else if (__tmp > 65535)
    26ca:	6f 81       	ldd	r22, Y+7	; 0x07
    26cc:	78 85       	ldd	r23, Y+8	; 0x08
    26ce:	89 85       	ldd	r24, Y+9	; 0x09
    26d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    26d2:	20 e0       	ldi	r18, 0x00	; 0
    26d4:	3f ef       	ldi	r19, 0xFF	; 255
    26d6:	4f e7       	ldi	r20, 0x7F	; 127
    26d8:	57 e4       	ldi	r21, 0x47	; 71
    26da:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    26de:	18 16       	cp	r1, r24
    26e0:	4c f5       	brge	.+82     	; 0x2734 <LCD_init+0x610>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    26e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    26e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    26e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    26ea:	20 e0       	ldi	r18, 0x00	; 0
    26ec:	30 e0       	ldi	r19, 0x00	; 0
    26ee:	40 e2       	ldi	r20, 0x20	; 32
    26f0:	51 e4       	ldi	r21, 0x41	; 65
    26f2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    26f6:	dc 01       	movw	r26, r24
    26f8:	cb 01       	movw	r24, r22
    26fa:	bc 01       	movw	r22, r24
    26fc:	cd 01       	movw	r24, r26
    26fe:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2702:	dc 01       	movw	r26, r24
    2704:	cb 01       	movw	r24, r22
    2706:	9e 83       	std	Y+6, r25	; 0x06
    2708:	8d 83       	std	Y+5, r24	; 0x05
    270a:	0f c0       	rjmp	.+30     	; 0x272a <LCD_init+0x606>
    270c:	88 ec       	ldi	r24, 0xC8	; 200
    270e:	90 e0       	ldi	r25, 0x00	; 0
    2710:	9c 83       	std	Y+4, r25	; 0x04
    2712:	8b 83       	std	Y+3, r24	; 0x03
    2714:	8b 81       	ldd	r24, Y+3	; 0x03
    2716:	9c 81       	ldd	r25, Y+4	; 0x04
    2718:	01 97       	sbiw	r24, 0x01	; 1
    271a:	f1 f7       	brne	.-4      	; 0x2718 <LCD_init+0x5f4>
    271c:	9c 83       	std	Y+4, r25	; 0x04
    271e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2720:	8d 81       	ldd	r24, Y+5	; 0x05
    2722:	9e 81       	ldd	r25, Y+6	; 0x06
    2724:	01 97       	sbiw	r24, 0x01	; 1
    2726:	9e 83       	std	Y+6, r25	; 0x06
    2728:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    272a:	8d 81       	ldd	r24, Y+5	; 0x05
    272c:	9e 81       	ldd	r25, Y+6	; 0x06
    272e:	00 97       	sbiw	r24, 0x00	; 0
    2730:	69 f7       	brne	.-38     	; 0x270c <LCD_init+0x5e8>
    2732:	14 c0       	rjmp	.+40     	; 0x275c <LCD_init+0x638>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2734:	6f 81       	ldd	r22, Y+7	; 0x07
    2736:	78 85       	ldd	r23, Y+8	; 0x08
    2738:	89 85       	ldd	r24, Y+9	; 0x09
    273a:	9a 85       	ldd	r25, Y+10	; 0x0a
    273c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2740:	dc 01       	movw	r26, r24
    2742:	cb 01       	movw	r24, r22
    2744:	9e 83       	std	Y+6, r25	; 0x06
    2746:	8d 83       	std	Y+5, r24	; 0x05
    2748:	8d 81       	ldd	r24, Y+5	; 0x05
    274a:	9e 81       	ldd	r25, Y+6	; 0x06
    274c:	9a 83       	std	Y+2, r25	; 0x02
    274e:	89 83       	std	Y+1, r24	; 0x01
    2750:	89 81       	ldd	r24, Y+1	; 0x01
    2752:	9a 81       	ldd	r25, Y+2	; 0x02
    2754:	01 97       	sbiw	r24, 0x01	; 1
    2756:	f1 f7       	brne	.-4      	; 0x2754 <LCD_init+0x630>
    2758:	9a 83       	std	Y+2, r25	; 0x02
    275a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);


#endif

}
    275c:	cc 5a       	subi	r28, 0xAC	; 172
    275e:	df 4f       	sbci	r29, 0xFF	; 255
    2760:	0f b6       	in	r0, 0x3f	; 63
    2762:	f8 94       	cli
    2764:	de bf       	out	0x3e, r29	; 62
    2766:	0f be       	out	0x3f, r0	; 63
    2768:	cd bf       	out	0x3d, r28	; 61
    276a:	cf 91       	pop	r28
    276c:	df 91       	pop	r29
    276e:	1f 91       	pop	r17
    2770:	0f 91       	pop	r16
    2772:	08 95       	ret

00002774 <main>:
//		DIO_writepin(ROW1+ROW,HIGH);
//	}
//	return '!';
//}

int main(){
    2774:	df 93       	push	r29
    2776:	cf 93       	push	r28
    2778:	cd b7       	in	r28, 0x3d	; 61
    277a:	de b7       	in	r29, 0x3e	; 62
    277c:	80 e0       	ldi	r24, 0x00	; 0
    277e:	90 e0       	ldi	r25, 0x00	; 0
//	char array[]="Mohamed";
//	LCD_write_string(array);
//	LCD_goto(0, 7);
//	LCD_write_data('A');

}
    2780:	cf 91       	pop	r28
    2782:	df 91       	pop	r29
    2784:	08 95       	ret

00002786 <__divmodsi4>:
    2786:	97 fb       	bst	r25, 7
    2788:	09 2e       	mov	r0, r25
    278a:	05 26       	eor	r0, r21
    278c:	0e d0       	rcall	.+28     	; 0x27aa <__divmodsi4_neg1>
    278e:	57 fd       	sbrc	r21, 7
    2790:	04 d0       	rcall	.+8      	; 0x279a <__divmodsi4_neg2>
    2792:	14 d0       	rcall	.+40     	; 0x27bc <__udivmodsi4>
    2794:	0a d0       	rcall	.+20     	; 0x27aa <__divmodsi4_neg1>
    2796:	00 1c       	adc	r0, r0
    2798:	38 f4       	brcc	.+14     	; 0x27a8 <__divmodsi4_exit>

0000279a <__divmodsi4_neg2>:
    279a:	50 95       	com	r21
    279c:	40 95       	com	r20
    279e:	30 95       	com	r19
    27a0:	21 95       	neg	r18
    27a2:	3f 4f       	sbci	r19, 0xFF	; 255
    27a4:	4f 4f       	sbci	r20, 0xFF	; 255
    27a6:	5f 4f       	sbci	r21, 0xFF	; 255

000027a8 <__divmodsi4_exit>:
    27a8:	08 95       	ret

000027aa <__divmodsi4_neg1>:
    27aa:	f6 f7       	brtc	.-4      	; 0x27a8 <__divmodsi4_exit>
    27ac:	90 95       	com	r25
    27ae:	80 95       	com	r24
    27b0:	70 95       	com	r23
    27b2:	61 95       	neg	r22
    27b4:	7f 4f       	sbci	r23, 0xFF	; 255
    27b6:	8f 4f       	sbci	r24, 0xFF	; 255
    27b8:	9f 4f       	sbci	r25, 0xFF	; 255
    27ba:	08 95       	ret

000027bc <__udivmodsi4>:
    27bc:	a1 e2       	ldi	r26, 0x21	; 33
    27be:	1a 2e       	mov	r1, r26
    27c0:	aa 1b       	sub	r26, r26
    27c2:	bb 1b       	sub	r27, r27
    27c4:	fd 01       	movw	r30, r26
    27c6:	0d c0       	rjmp	.+26     	; 0x27e2 <__udivmodsi4_ep>

000027c8 <__udivmodsi4_loop>:
    27c8:	aa 1f       	adc	r26, r26
    27ca:	bb 1f       	adc	r27, r27
    27cc:	ee 1f       	adc	r30, r30
    27ce:	ff 1f       	adc	r31, r31
    27d0:	a2 17       	cp	r26, r18
    27d2:	b3 07       	cpc	r27, r19
    27d4:	e4 07       	cpc	r30, r20
    27d6:	f5 07       	cpc	r31, r21
    27d8:	20 f0       	brcs	.+8      	; 0x27e2 <__udivmodsi4_ep>
    27da:	a2 1b       	sub	r26, r18
    27dc:	b3 0b       	sbc	r27, r19
    27de:	e4 0b       	sbc	r30, r20
    27e0:	f5 0b       	sbc	r31, r21

000027e2 <__udivmodsi4_ep>:
    27e2:	66 1f       	adc	r22, r22
    27e4:	77 1f       	adc	r23, r23
    27e6:	88 1f       	adc	r24, r24
    27e8:	99 1f       	adc	r25, r25
    27ea:	1a 94       	dec	r1
    27ec:	69 f7       	brne	.-38     	; 0x27c8 <__udivmodsi4_loop>
    27ee:	60 95       	com	r22
    27f0:	70 95       	com	r23
    27f2:	80 95       	com	r24
    27f4:	90 95       	com	r25
    27f6:	9b 01       	movw	r18, r22
    27f8:	ac 01       	movw	r20, r24
    27fa:	bd 01       	movw	r22, r26
    27fc:	cf 01       	movw	r24, r30
    27fe:	08 95       	ret

00002800 <__prologue_saves__>:
    2800:	2f 92       	push	r2
    2802:	3f 92       	push	r3
    2804:	4f 92       	push	r4
    2806:	5f 92       	push	r5
    2808:	6f 92       	push	r6
    280a:	7f 92       	push	r7
    280c:	8f 92       	push	r8
    280e:	9f 92       	push	r9
    2810:	af 92       	push	r10
    2812:	bf 92       	push	r11
    2814:	cf 92       	push	r12
    2816:	df 92       	push	r13
    2818:	ef 92       	push	r14
    281a:	ff 92       	push	r15
    281c:	0f 93       	push	r16
    281e:	1f 93       	push	r17
    2820:	cf 93       	push	r28
    2822:	df 93       	push	r29
    2824:	cd b7       	in	r28, 0x3d	; 61
    2826:	de b7       	in	r29, 0x3e	; 62
    2828:	ca 1b       	sub	r28, r26
    282a:	db 0b       	sbc	r29, r27
    282c:	0f b6       	in	r0, 0x3f	; 63
    282e:	f8 94       	cli
    2830:	de bf       	out	0x3e, r29	; 62
    2832:	0f be       	out	0x3f, r0	; 63
    2834:	cd bf       	out	0x3d, r28	; 61
    2836:	09 94       	ijmp

00002838 <__epilogue_restores__>:
    2838:	2a 88       	ldd	r2, Y+18	; 0x12
    283a:	39 88       	ldd	r3, Y+17	; 0x11
    283c:	48 88       	ldd	r4, Y+16	; 0x10
    283e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2840:	6e 84       	ldd	r6, Y+14	; 0x0e
    2842:	7d 84       	ldd	r7, Y+13	; 0x0d
    2844:	8c 84       	ldd	r8, Y+12	; 0x0c
    2846:	9b 84       	ldd	r9, Y+11	; 0x0b
    2848:	aa 84       	ldd	r10, Y+10	; 0x0a
    284a:	b9 84       	ldd	r11, Y+9	; 0x09
    284c:	c8 84       	ldd	r12, Y+8	; 0x08
    284e:	df 80       	ldd	r13, Y+7	; 0x07
    2850:	ee 80       	ldd	r14, Y+6	; 0x06
    2852:	fd 80       	ldd	r15, Y+5	; 0x05
    2854:	0c 81       	ldd	r16, Y+4	; 0x04
    2856:	1b 81       	ldd	r17, Y+3	; 0x03
    2858:	aa 81       	ldd	r26, Y+2	; 0x02
    285a:	b9 81       	ldd	r27, Y+1	; 0x01
    285c:	ce 0f       	add	r28, r30
    285e:	d1 1d       	adc	r29, r1
    2860:	0f b6       	in	r0, 0x3f	; 63
    2862:	f8 94       	cli
    2864:	de bf       	out	0x3e, r29	; 62
    2866:	0f be       	out	0x3f, r0	; 63
    2868:	cd bf       	out	0x3d, r28	; 61
    286a:	ed 01       	movw	r28, r26
    286c:	08 95       	ret

0000286e <_exit>:
    286e:	f8 94       	cli

00002870 <__stop_program>:
    2870:	ff cf       	rjmp	.-2      	; 0x2870 <__stop_program>
