#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1681000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x164f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1656a90 .functor NOT 1, L_0x16acd80, C4<0>, C4<0>, C4<0>;
L_0x16acb60 .functor XOR 2, L_0x16aca00, L_0x16acac0, C4<00>, C4<00>;
L_0x16acc70 .functor XOR 2, L_0x16acb60, L_0x16acbd0, C4<00>, C4<00>;
v0x16a9460_0 .net *"_ivl_10", 1 0, L_0x16acbd0;  1 drivers
v0x16a9560_0 .net *"_ivl_12", 1 0, L_0x16acc70;  1 drivers
v0x16a9640_0 .net *"_ivl_2", 1 0, L_0x16ac940;  1 drivers
v0x16a9700_0 .net *"_ivl_4", 1 0, L_0x16aca00;  1 drivers
v0x16a97e0_0 .net *"_ivl_6", 1 0, L_0x16acac0;  1 drivers
v0x16a9910_0 .net *"_ivl_8", 1 0, L_0x16acb60;  1 drivers
v0x16a99f0_0 .net "a", 0 0, v0x16a73a0_0;  1 drivers
v0x16a9a90_0 .net "b", 0 0, v0x16a7440_0;  1 drivers
v0x16a9b30_0 .net "c", 0 0, v0x16a74e0_0;  1 drivers
v0x16a9bd0_0 .var "clk", 0 0;
v0x16a9c70_0 .net "d", 0 0, v0x16a7620_0;  1 drivers
v0x16a9d10_0 .net "out_pos_dut", 0 0, L_0x16ac7b0;  1 drivers
v0x16a9db0_0 .net "out_pos_ref", 0 0, L_0x16ab3f0;  1 drivers
v0x16a9e50_0 .net "out_sop_dut", 0 0, L_0x16abc60;  1 drivers
v0x16a9ef0_0 .net "out_sop_ref", 0 0, L_0x1682510;  1 drivers
v0x16a9f90_0 .var/2u "stats1", 223 0;
v0x16aa030_0 .var/2u "strobe", 0 0;
v0x16aa1e0_0 .net "tb_match", 0 0, L_0x16acd80;  1 drivers
v0x16aa2b0_0 .net "tb_mismatch", 0 0, L_0x1656a90;  1 drivers
v0x16aa350_0 .net "wavedrom_enable", 0 0, v0x16a78f0_0;  1 drivers
v0x16aa420_0 .net "wavedrom_title", 511 0, v0x16a7990_0;  1 drivers
L_0x16ac940 .concat [ 1 1 0 0], L_0x16ab3f0, L_0x1682510;
L_0x16aca00 .concat [ 1 1 0 0], L_0x16ab3f0, L_0x1682510;
L_0x16acac0 .concat [ 1 1 0 0], L_0x16ac7b0, L_0x16abc60;
L_0x16acbd0 .concat [ 1 1 0 0], L_0x16ab3f0, L_0x1682510;
L_0x16acd80 .cmp/eeq 2, L_0x16ac940, L_0x16acc70;
S_0x16537c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x164f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1656e70 .functor AND 1, v0x16a74e0_0, v0x16a7620_0, C4<1>, C4<1>;
L_0x1657250 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x1657630 .functor NOT 1, v0x16a7440_0, C4<0>, C4<0>, C4<0>;
L_0x16578b0 .functor AND 1, L_0x1657250, L_0x1657630, C4<1>, C4<1>;
L_0x166eaf0 .functor AND 1, L_0x16578b0, v0x16a74e0_0, C4<1>, C4<1>;
L_0x1682510 .functor OR 1, L_0x1656e70, L_0x166eaf0, C4<0>, C4<0>;
L_0x16aa870 .functor NOT 1, v0x16a7440_0, C4<0>, C4<0>, C4<0>;
L_0x16aa8e0 .functor OR 1, L_0x16aa870, v0x16a7620_0, C4<0>, C4<0>;
L_0x16aa9f0 .functor AND 1, v0x16a74e0_0, L_0x16aa8e0, C4<1>, C4<1>;
L_0x16aaab0 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x16aab80 .functor OR 1, L_0x16aaab0, v0x16a7440_0, C4<0>, C4<0>;
L_0x16aabf0 .functor AND 1, L_0x16aa9f0, L_0x16aab80, C4<1>, C4<1>;
L_0x16aad70 .functor NOT 1, v0x16a7440_0, C4<0>, C4<0>, C4<0>;
L_0x16aade0 .functor OR 1, L_0x16aad70, v0x16a7620_0, C4<0>, C4<0>;
L_0x16aad00 .functor AND 1, v0x16a74e0_0, L_0x16aade0, C4<1>, C4<1>;
L_0x16aaf70 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x16ab070 .functor OR 1, L_0x16aaf70, v0x16a7620_0, C4<0>, C4<0>;
L_0x16ab130 .functor AND 1, L_0x16aad00, L_0x16ab070, C4<1>, C4<1>;
L_0x16ab2e0 .functor XNOR 1, L_0x16aabf0, L_0x16ab130, C4<0>, C4<0>;
v0x16563c0_0 .net *"_ivl_0", 0 0, L_0x1656e70;  1 drivers
v0x16567c0_0 .net *"_ivl_12", 0 0, L_0x16aa870;  1 drivers
v0x1656ba0_0 .net *"_ivl_14", 0 0, L_0x16aa8e0;  1 drivers
v0x1656f80_0 .net *"_ivl_16", 0 0, L_0x16aa9f0;  1 drivers
v0x1657360_0 .net *"_ivl_18", 0 0, L_0x16aaab0;  1 drivers
v0x1657740_0 .net *"_ivl_2", 0 0, L_0x1657250;  1 drivers
v0x16579c0_0 .net *"_ivl_20", 0 0, L_0x16aab80;  1 drivers
v0x16a5910_0 .net *"_ivl_24", 0 0, L_0x16aad70;  1 drivers
v0x16a59f0_0 .net *"_ivl_26", 0 0, L_0x16aade0;  1 drivers
v0x16a5ad0_0 .net *"_ivl_28", 0 0, L_0x16aad00;  1 drivers
v0x16a5bb0_0 .net *"_ivl_30", 0 0, L_0x16aaf70;  1 drivers
v0x16a5c90_0 .net *"_ivl_32", 0 0, L_0x16ab070;  1 drivers
v0x16a5d70_0 .net *"_ivl_36", 0 0, L_0x16ab2e0;  1 drivers
L_0x7efc00551018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16a5e30_0 .net *"_ivl_38", 0 0, L_0x7efc00551018;  1 drivers
v0x16a5f10_0 .net *"_ivl_4", 0 0, L_0x1657630;  1 drivers
v0x16a5ff0_0 .net *"_ivl_6", 0 0, L_0x16578b0;  1 drivers
v0x16a60d0_0 .net *"_ivl_8", 0 0, L_0x166eaf0;  1 drivers
v0x16a61b0_0 .net "a", 0 0, v0x16a73a0_0;  alias, 1 drivers
v0x16a6270_0 .net "b", 0 0, v0x16a7440_0;  alias, 1 drivers
v0x16a6330_0 .net "c", 0 0, v0x16a74e0_0;  alias, 1 drivers
v0x16a63f0_0 .net "d", 0 0, v0x16a7620_0;  alias, 1 drivers
v0x16a64b0_0 .net "out_pos", 0 0, L_0x16ab3f0;  alias, 1 drivers
v0x16a6570_0 .net "out_sop", 0 0, L_0x1682510;  alias, 1 drivers
v0x16a6630_0 .net "pos0", 0 0, L_0x16aabf0;  1 drivers
v0x16a66f0_0 .net "pos1", 0 0, L_0x16ab130;  1 drivers
L_0x16ab3f0 .functor MUXZ 1, L_0x7efc00551018, L_0x16aabf0, L_0x16ab2e0, C4<>;
S_0x16a6870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x164f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16a73a0_0 .var "a", 0 0;
v0x16a7440_0 .var "b", 0 0;
v0x16a74e0_0 .var "c", 0 0;
v0x16a7580_0 .net "clk", 0 0, v0x16a9bd0_0;  1 drivers
v0x16a7620_0 .var "d", 0 0;
v0x16a7710_0 .var/2u "fail", 0 0;
v0x16a77b0_0 .var/2u "fail1", 0 0;
v0x16a7850_0 .net "tb_match", 0 0, L_0x16acd80;  alias, 1 drivers
v0x16a78f0_0 .var "wavedrom_enable", 0 0;
v0x16a7990_0 .var "wavedrom_title", 511 0;
E_0x16623b0/0 .event negedge, v0x16a7580_0;
E_0x16623b0/1 .event posedge, v0x16a7580_0;
E_0x16623b0 .event/or E_0x16623b0/0, E_0x16623b0/1;
S_0x16a6ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16a6870;
 .timescale -12 -12;
v0x16a6de0_0 .var/2s "i", 31 0;
E_0x1662250 .event posedge, v0x16a7580_0;
S_0x16a6ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16a6870;
 .timescale -12 -12;
v0x16a70e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16a71c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16a6870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16a7b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x164f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16ab5a0 .functor AND 1, v0x16a74e0_0, v0x16a7620_0, C4<1>, C4<1>;
L_0x16ab850 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x16ab8e0 .functor NOT 1, v0x16a7440_0, C4<0>, C4<0>, C4<0>;
L_0x16aba60 .functor AND 1, L_0x16ab850, L_0x16ab8e0, C4<1>, C4<1>;
L_0x16abba0 .functor AND 1, L_0x16aba60, v0x16a74e0_0, C4<1>, C4<1>;
L_0x16abc60 .functor OR 1, L_0x16ab5a0, L_0x16abba0, C4<0>, C4<0>;
L_0x16abe00 .functor NOT 1, v0x16a7440_0, C4<0>, C4<0>, C4<0>;
L_0x16abe70 .functor OR 1, L_0x16abe00, v0x16a7620_0, C4<0>, C4<0>;
L_0x16abf80 .functor AND 1, v0x16a74e0_0, L_0x16abe70, C4<1>, C4<1>;
L_0x16ac040 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x16ac220 .functor OR 1, L_0x16ac040, v0x16a7440_0, C4<0>, C4<0>;
L_0x16ac290 .functor AND 1, L_0x16abf80, L_0x16ac220, C4<1>, C4<1>;
L_0x16ac410 .functor NOT 1, v0x16a73a0_0, C4<0>, C4<0>, C4<0>;
L_0x16ac480 .functor OR 1, L_0x16ac410, v0x16a7620_0, C4<0>, C4<0>;
L_0x16ac3a0 .functor AND 1, v0x16a74e0_0, L_0x16ac480, C4<1>, C4<1>;
L_0x16ac610 .functor XNOR 1, L_0x16ac290, L_0x16ac3a0, C4<0>, C4<0>;
v0x16a7d30_0 .net *"_ivl_12", 0 0, L_0x16abe00;  1 drivers
v0x16a7e10_0 .net *"_ivl_14", 0 0, L_0x16abe70;  1 drivers
v0x16a7ef0_0 .net *"_ivl_16", 0 0, L_0x16abf80;  1 drivers
v0x16a7fe0_0 .net *"_ivl_18", 0 0, L_0x16ac040;  1 drivers
v0x16a80c0_0 .net *"_ivl_2", 0 0, L_0x16ab850;  1 drivers
v0x16a81f0_0 .net *"_ivl_20", 0 0, L_0x16ac220;  1 drivers
v0x16a82d0_0 .net *"_ivl_24", 0 0, L_0x16ac410;  1 drivers
v0x16a83b0_0 .net *"_ivl_26", 0 0, L_0x16ac480;  1 drivers
v0x16a8490_0 .net *"_ivl_30", 0 0, L_0x16ac610;  1 drivers
L_0x7efc00551060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16a85e0_0 .net *"_ivl_32", 0 0, L_0x7efc00551060;  1 drivers
v0x16a86c0_0 .net *"_ivl_4", 0 0, L_0x16ab8e0;  1 drivers
v0x16a87a0_0 .net *"_ivl_6", 0 0, L_0x16aba60;  1 drivers
v0x16a8880_0 .net "a", 0 0, v0x16a73a0_0;  alias, 1 drivers
v0x16a8920_0 .net "b", 0 0, v0x16a7440_0;  alias, 1 drivers
v0x16a8a10_0 .net "c", 0 0, v0x16a74e0_0;  alias, 1 drivers
v0x16a8b00_0 .net "d", 0 0, v0x16a7620_0;  alias, 1 drivers
v0x16a8bf0_0 .net "out_pos", 0 0, L_0x16ac7b0;  alias, 1 drivers
v0x16a8dc0_0 .net "out_sop", 0 0, L_0x16abc60;  alias, 1 drivers
v0x16a8e80_0 .net "pos0", 0 0, L_0x16ac290;  1 drivers
v0x16a8f40_0 .net "pos1", 0 0, L_0x16ac3a0;  1 drivers
v0x16a9000_0 .net "sop_c_d", 0 0, L_0x16ab5a0;  1 drivers
v0x16a90c0_0 .net "sop_not_a_not_b_c", 0 0, L_0x16abba0;  1 drivers
L_0x16ac7b0 .functor MUXZ 1, L_0x7efc00551060, L_0x16ac290, L_0x16ac610, C4<>;
S_0x16a9240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x164f320;
 .timescale -12 -12;
E_0x164b9f0 .event anyedge, v0x16aa030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16aa030_0;
    %nor/r;
    %assign/vec4 v0x16aa030_0, 0;
    %wait E_0x164b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16a6870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a7710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a77b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16a6870;
T_4 ;
    %wait E_0x16623b0;
    %load/vec4 v0x16a7850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16a7710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16a6870;
T_5 ;
    %wait E_0x1662250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %wait E_0x1662250;
    %load/vec4 v0x16a7710_0;
    %store/vec4 v0x16a77b0_0, 0, 1;
    %fork t_1, S_0x16a6ba0;
    %jmp t_0;
    .scope S_0x16a6ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16a6de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16a6de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1662250;
    %load/vec4 v0x16a6de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a6de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16a6de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16a6870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16623b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a7620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a7440_0, 0;
    %assign/vec4 v0x16a73a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16a7710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16a77b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x164f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16aa030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x164f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16a9bd0_0;
    %inv;
    %store/vec4 v0x16a9bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x164f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16a7580_0, v0x16aa2b0_0, v0x16a99f0_0, v0x16a9a90_0, v0x16a9b30_0, v0x16a9c70_0, v0x16a9ef0_0, v0x16a9e50_0, v0x16a9db0_0, v0x16a9d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x164f320;
T_9 ;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x164f320;
T_10 ;
    %wait E_0x16623b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a9f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
    %load/vec4 v0x16aa1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a9f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16a9ef0_0;
    %load/vec4 v0x16a9ef0_0;
    %load/vec4 v0x16a9e50_0;
    %xor;
    %load/vec4 v0x16a9ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16a9db0_0;
    %load/vec4 v0x16a9db0_0;
    %load/vec4 v0x16a9d10_0;
    %xor;
    %load/vec4 v0x16a9db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16a9f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a9f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/machine/ece241_2013_q2/iter2/response0/top_module.sv";
