<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><meta http-equiv="Content-Type" content="text/html; charset="ISO-8859-1""><title>Register Details</title></head>
<body>
<h2 class="title"><a name="idp34521208"></a>Register Details</h2>
<hr><hr><h2 class="title"><a name="H3-sect1-reg-DWC_mshc_map_DWC_mshc_embedded_control_block"></a>DWC_mshc_embedded_control_block Register Details</h2>
<p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R"></a><span>EMBEDDED_CTRL_R</span></p>
<ul><li><span>Name:</span>Embedded Control register</li><li><span>Description:</span>This register controls the embedded device. When the Host Controller is connected to a removable device, this register is not used.</li><li><span>Size:</span>32 bits</li><li><span>Offset:</span>0xf6c</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_30_24">30:24</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_22_20">22:20</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_18_16">18:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_14_8">14:8</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_7_6">7:6</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_5_4">5:4</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_2_0">2:0</a></td>
</tr>
<tr><td>RSVD_31</td>
<td>BACK_END_PWR_CTRL</td>
<td>RSVD_23</td>
<td>INT_PIN_SEL</td>
<td>RSVD_19</td>
<td>CLK_PIN_SEL</td>
<td>RSVD_15</td>
<td>BUS_WIDTH_PRESET</td>
<td>RSVD_7_6</td>
<td>NUM_INT_PIN</td>
<td>RSVD_3</td>
<td>NUM_CLK_PIN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R"></a><p class="title">Table�1.�Fields for Register: EMBEDDED_CTRL_R</p>
<table summary="Fields for Register: EMBEDDED_CTRL_R" width="100%"><colgroup></colgroup><thead><tr><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_31"></a>31</p>
</td>
<td>RSVD_31</td>
<td>R</td>
<td><p>This bit (RSVD_31) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_30_24"></a>30:24</p>
</td>
<td>BACK_END_PWR_CTRL</td>
<td>R/W</td>
<td><p>Back-End Power Control (SD Mode)</p>
<p class="BLANK"></p>
<p>Each bit of this field controls back-end power supply for an embedded device.</p>
<ul><li>0 : Back-End Power is off</li><li>1 : Back-End Power is supplied</li></ul><p></p>
<p class="BLANK"></p>
<p>D24 : Back-End Power for Device 1</p>
<p class="BLANK"></p>
<p>D25 : Back-End Power for Device 2</p>
<p class="BLANK"></p>
<p>D26 : Back-End Power for Device 3</p>
<p class="BLANK"></p>
<p>D27 : Back-End Power for Device 4</p>
<p class="BLANK"></p>
<p>D28 : Back-End Power for Device 5</p>
<p class="BLANK"></p>
<p>D29 : Back-End Power for Device 6</p>
<p class="BLANK"></p>
<p>D30 : Back-End Power for Device 7</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_23"></a>23</p>
</td>
<td>RSVD_23</td>
<td>R</td>
<td><p>This bit (RSVD_23) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_22_20"></a>22:20</p>
</td>
<td>INT_PIN_SEL</td>
<td>R/W</td>
<td><p>Interrupt Pin Select</p>
<p class="BLANK"></p>
<p>These bits enable the interrupt pin inputs.</p>
<ul><li>000 : Interrupts (INT_A,INT_B,INT_C) are disabled</li><li>xx1 : INT_A is enabled</li><li>x1x : INT_B is enabled</li><li>1xx : INT_C is enabled</li></ul><p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_19"></a>19</p>
</td>
<td>RSVD_19</td>
<td>R</td>
<td><p>This bit (RSVD_19) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_18_16"></a>18:16</p>
</td>
<td>CLK_PIN_SEL</td>
<td>R/W</td>
<td><p>Clock Pin Select (SD Mode)</p>
<p class="BLANK"></p>
<p>This bit is selected by one of clock pin outputs.</p>
<ul><li>0x0 : Clock pins are disabled</li><li>0x1 : CLK[1] is selected</li><li>0x2 : CLK[2] is selected</li><li>. .</li><li>. .</li><li>. .</li><li>0x7 : CLK[7] is selected</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_15"></a>15</p>
</td>
<td>RSVD_15</td>
<td>R</td>
<td><p>This bit (RSVD_15) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_14_8"></a>14:8</p>
</td>
<td>BUS_WIDTH_PRESET</td>
<td>R</td>
<td><p>Bus Width Preset (SD Mode)</p>
<p class="BLANK"></p>
<p>Each bit of this field specifies the bus width for each embedded device. The shared bus supports mixing of 4-bit and 8-bit bus width devices.</p>
<ul><li>D08 : Bus Width Preset for Device 1</li><li>D09 : Bus Width Preset for Device 2</li><li>D10 : Bus Width Preset for Device 3</li><li>D11 : Bus Width Preset for Device 4</li><li>D12 : Bus Width Preset for Device 5</li><li>D13 : Bus Width Preset for Device 6</li><li>D14 : Bus Width Preset for Device 7</li></ul><p></p>
<p class="BLANK"></p>
<p>Function of each bit is defined as follows:</p>
<ul><li>0 : 4-bit bus width mode</li><li>1 : 8-bit bus width mode</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_7_6"></a>7:6</p>
</td>
<td>RSVD_7_6</td>
<td>R</td>
<td><p>These bits (RSVD_7_6) of the EMBEDDED_CTRL_R register are reserved. They always return 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_5_4"></a>5:4</p>
</td>
<td>NUM_INT_PIN</td>
<td>R</td>
<td><p>Number of Interrupt Input Pins</p>
<p class="BLANK"></p>
<p>This field indicates support of interrupt input pins for an embedded system.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_3"></a>3</p>
</td>
<td>RSVD_3</td>
<td>R</td>
<td><p>This bit (RSVD_3) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_embedded_control_block_EMBEDDED_CTRL_R_F_2_0"></a>2:0</p>
</td>
<td>NUM_CLK_PIN</td>
<td>R</td>
<td><p>Number of Clock Pins (SD Mode)</p>
<p class="BLANK"></p>
<p>This field indicates support of clock pins to select one of devices for shared bus system. Up to 7 clock pins can be supported.</p>
<ul><li>0x0 : Shared bus is not supported</li><li>0x1 : 1 SDCLK is supported</li><li>0x2 - 2 SDCLK is supported</li><li>. .</li><li>. .</li><li>. .</li><li>0x7 : 7 SDCLK is supported</li></ul><p></p>
<p><span>Value After Reset:</span>0x0</p>
</td>
</tr>
</tbody></table></body></html>

