{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650993400729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650993400739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 12:16:40 2022 " "Processing started: Tue Apr 26 12:16:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650993400739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993400739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993400739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650993402136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650993402137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundROM " "Found entity 1: backgroundROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_rom " "Found entity 1: color_rom" {  } { { "385_code/color_rom.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/color_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/ram.sv 4 4 " "Found 4 design units, including 4 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411822 ""} { "Info" "ISGN_ENTITY_NAME" "2 asteroid_ROM " "Found entity 2: asteroid_ROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411822 ""} { "Info" "ISGN_ENTITY_NAME" "3 lelt_motion_rom " "Found entity 3: lelt_motion_rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411822 ""} { "Info" "ISGN_ENTITY_NAME" "4 right_motion_rom " "Found entity 4: right_motion_rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/extra/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/extra/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "385_code/extra/ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/extra/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411965 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411965 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411965 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411965 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993411972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993411982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993411993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993411993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993411996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993411997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412000 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993412003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993412003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412006 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993412009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993412010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412013 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412083 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412083 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412083 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412092 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412212 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412212 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412212 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412212 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/final385_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final385_top " "Found entity 1: final385_top" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650993412253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "obstacle.sv(48) " "Verilog HDL information at obstacle.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650993412261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/random_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file 385_code/random_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_generater " "Found entity 1: random_generater" {  } { { "385_code/random_generator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/random_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412295 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_v1 " "Found entity 2: LFSR_v1" {  } { { "385_code/random_generator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/random_generator.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/counter_rand.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/counter_rand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_rand " "Found entity 1: counter_rand" {  } { { "385_code/counter_rand.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/counter_rand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993412303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993412303 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(33) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(33): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(34) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(34): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(35) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(35): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(36) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(36): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(37) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(37): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(38) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(38): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(39) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(39): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(40) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(40): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(41) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(41): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(42) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(42): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(43) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(43): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_two corruptedl_ball.sv(44) " "Verilog HDL Parameter Declaration warning at corruptedl_ball.sv(44): Parameter Declaration in module \"ball_two\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650993412329 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650993412330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650993412330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650993412331 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_platform_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_platform_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650993412332 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(14) " "Verilog HDL Parameter Declaration warning at obstacle.sv(14): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(15) " "Verilog HDL Parameter Declaration warning at obstacle.sv(15): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(16) " "Verilog HDL Parameter Declaration warning at obstacle.sv(16): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(17) " "Verilog HDL Parameter Declaration warning at obstacle.sv(17): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(18) " "Verilog HDL Parameter Declaration warning at obstacle.sv(18): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(19) " "Verilog HDL Parameter Declaration warning at obstacle.sv(19): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(20) " "Verilog HDL Parameter Declaration warning at obstacle.sv(20): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "obstacle obstacle.sv(21) " "Verilog HDL Parameter Declaration warning at obstacle.sv(21): Parameter Declaration in module \"obstacle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(37) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(37): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(38) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(38): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(39) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(39): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(42) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(42): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(59) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(59): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "color_mapper Color_Mapper.sv(77) " "Verilog HDL Parameter Declaration warning at Color_Mapper.sv(77): Parameter Declaration in module \"color_mapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1650993412373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final385_top " "Elaborating entity \"final385_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650993412729 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[7\] final385_top.sv(50) " "Output port \"HEX0\[7\]\" at final385_top.sv(50) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[7\] final385_top.sv(51) " "Output port \"HEX1\[7\]\" at final385_top.sv(51) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[7\] final385_top.sv(52) " "Output port \"HEX2\[7\]\" at final385_top.sv(52) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[7\] final385_top.sv(53) " "Output port \"HEX3\[7\]\" at final385_top.sv(53) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[7\] final385_top.sv(54) " "Output port \"HEX4\[7\]\" at final385_top.sv(54) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[7\] final385_top.sv(55) " "Output port \"HEX5\[7\]\" at final385_top.sv(55) has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650993412734 "|final385_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hexs\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hexs\[0\]\"" {  } { { "385_code/final385_top.sv" "hexs\[0\]" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform final_project_platform:u0 " "Elaborating entity \"final_project_platform\" for hierarchy \"final_project_platform:u0\"" {  } { { "385_code/final385_top.sv" "u0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_SW final_project_platform:u0\|final_project_platform_SW:sw " "Elaborating entity \"final_project_platform_SW\" for hierarchy \"final_project_platform:u0\|final_project_platform_SW:sw\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sw" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_hex_digits_pio final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_platform_hex_digits_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "hex_digits_pio" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_platform_jtag_uart_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "jtag_uart_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_w final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_w" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993412888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "wfifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413130 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993413130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993413475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993413475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_w:the_final_project_platform_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_jtag_uart_0_scfifo_r final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_platform_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|final_project_platform_jtag_uart_0_scfifo_r:the_final_project_platform_jtag_uart_0_scfifo_r\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "the_final_project_platform_jtag_uart_0_scfifo_r" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "final_project_platform_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993413939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993413939 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993413939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_platform_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_key final_project_platform:u0\|final_project_platform_key:key " "Elaborating entity \"final_project_platform_key\" for hierarchy \"final_project_platform:u0\|final_project_platform_key:key\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "key" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_keycode final_project_platform:u0\|final_project_platform_keycode:keycode " "Elaborating entity \"final_project_platform_keycode\" for hierarchy \"final_project_platform:u0\|final_project_platform_keycode:keycode\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "keycode" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_leds_pio final_project_platform:u0\|final_project_platform_leds_pio:leds_pio " "Elaborating entity \"final_project_platform_leds_pio\" for hierarchy \"final_project_platform:u0\|final_project_platform_leds_pio:leds_pio\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "leds_pio" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_platform_nios2_gen2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "nios2_gen2_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "cpu" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_test_bench final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_test_bench:the_final_project_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_a_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993414908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415049 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993415049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993415124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993415124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_a_module:final_project_platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_register_bank_b_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_register_bank_b_module:final_project_platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415322 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993415322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_break final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_oci_im final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_nios2_ocimem final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993415718 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993415718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993415793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993415793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_platform_nios2_gen2_0_cpu_nios2_ocimem\|final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_tck final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993415943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_platform_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416051 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993416051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_platform:u0\|final_project_platform_nios2_gen2_0:nios2_gen2_0\|final_project_platform_nios2_gen2_0_cpu:cpu\|final_project_platform_nios2_gen2_0_cpu_nios2_oci:the_final_project_platform_nios2_gen2_0_cpu_nios2_oci\|final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_platform_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_onchip_memory2_0 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_platform_onchip_memory2_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "onchip_memory2_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_platform_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_platform_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993416166 ""}  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993416166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993416240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993416240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmh1 final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated " "Elaborating entity \"altsyncram_bmh1\" for hierarchy \"final_project_platform:u0\|final_project_platform_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram final_project_platform:u0\|final_project_platform_sdram:sdram " "Elaborating entity \"final_project_platform_sdram\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_input_efifo_module final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module " "Elaborating entity \"final_project_platform_sdram_input_efifo_module\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram:sdram\|final_project_platform_sdram_input_efifo_module:the_final_project_platform_sdram_input_efifo_module\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "the_final_project_platform_sdram_input_efifo_module" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll " "Elaborating entity \"final_project_platform_sdram_pll\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sdram_pll" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_stdsync_sv6 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_platform_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "stdsync2" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_dffpipe_l2c final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_platform_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_stdsync_sv6:stdsync2\|final_project_platform_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "dffpipe3" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sdram_pll_altpll_vg92 final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_platform_sdram_pll_altpll_vg92\" for hierarchy \"final_project_platform:u0\|final_project_platform_sdram_pll:sdram_pll\|final_project_platform_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "sd1" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_spi_0 final_project_platform:u0\|final_project_platform_spi_0:spi_0 " "Elaborating entity \"final_project_platform_spi_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_spi_0:spi_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "spi_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_sysid_qsys_0 final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_platform_sysid_qsys_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "sysid_qsys_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_timer final_project_platform:u0\|final_project_platform_timer:timer " "Elaborating entity \"final_project_platform_timer\" for hierarchy \"final_project_platform:u0\|final_project_platform_timer:timer\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "timer" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_gpx final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx " "Elaborating entity \"final_project_platform_usb_gpx\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_gpx:usb_gpx\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_gpx" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_usb_rst final_project_platform:u0\|final_project_platform_usb_rst:usb_rst " "Elaborating entity \"final_project_platform_usb_rst\" for hierarchy \"final_project_platform:u0\|final_project_platform_usb_rst:usb_rst\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "usb_rst" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "mm_interconnect_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993416866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993417964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router " "Elaborating entity \"final_project_platform_mm_interconnect_0_router\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router:router\|final_project_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_002" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_002_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_002:router_002\|final_project_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "router_007" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_router_007_default_decode final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_router_007:router_007\|final_project_platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_cmd_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_demux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_rsp_mux final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993418945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650993419102 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650993419103 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650993419103 "|final385_top|final_project_platform:u0|final_project_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "crosser" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_platform_irq_mapper final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper " "Elaborating entity \"final_project_platform_irq_mapper\" for hierarchy \"final_project_platform:u0\|final_project_platform_irq_mapper:irq_mapper\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "irq_mapper" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_platform/synthesis/final_project_platform.v" "rst_controller_001" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "385_code/final385_top.sv" "vga" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419602 "|final385_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419602 "|final385_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM gameFSM:state_machine " "Elaborating entity \"gameFSM\" for hierarchy \"gameFSM:state_machine\"" {  } { { "385_code/final385_top.sv" "state_machine" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_two ball_two:player " "Elaborating entity \"ball_two\" for hierarchy \"ball_two:player\"" {  } { { "385_code/final385_top.sv" "player" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(107) " "Verilog HDL assignment warning at corruptedl_ball.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419628 "|final385_top|ball_two:player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 corruptedl_ball.sv(139) " "Verilog HDL assignment warning at corruptedl_ball.sv(139): truncated value with size 32 to match size of target (10)" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419628 "|final385_top|ball_two:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_rand counter_rand:rd " "Elaborating entity \"counter_rand\" for hierarchy \"counter_rand:rd\"" {  } { { "385_code/final385_top.sv" "rd" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle obstacle:obj " "Elaborating entity \"obstacle\" for hierarchy \"obstacle:obj\"" {  } { { "385_code/final385_top.sv" "obj" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 obstacle.sv(39) " "Verilog HDL assignment warning at obstacle.sv(39): truncated value with size 32 to match size of target (5)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419669 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(54) " "Verilog HDL assignment warning at obstacle.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419670 "|final385_top|obstacle:obj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 obstacle.sv(55) " "Verilog HDL assignment warning at obstacle.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419670 "|final385_top|obstacle:obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:ammo " "Elaborating entity \"bullet\" for hierarchy \"bullet:ammo\"" {  } { { "385_code/final385_top.sv" "ammo" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color0\"" {  } { { "385_code/final385_top.sv" "color0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (10)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419719 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(184) " "Verilog HDL assignment warning at Color_Mapper.sv(184): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419719 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(265) " "Verilog HDL assignment warning at Color_Mapper.sv(265): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419720 "|final385_top|color_mapper:color0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(291) " "Verilog HDL assignment warning at Color_Mapper.sv(291): truncated value with size 32 to match size of target (19)" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419724 "|final385_top|color_mapper:color0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM color_mapper:color0\|spriteROM:spaceship " "Elaborating entity \"spriteROM\" for hierarchy \"color_mapper:color0\|spriteROM:spaceship\"" {  } { { "385_code/Color_Mapper.sv" "spaceship" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(32) " "Verilog HDL assignment warning at ram.sv(32): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993419813 "|final385_top|color_mapper:color0|spriteROM:spaceship"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgroundROM color_mapper:color0\|backgroundROM:background " "Elaborating entity \"backgroundROM\" for hierarchy \"color_mapper:color0\|backgroundROM:background\"" {  } { { "385_code/Color_Mapper.sv" "background" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993419871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 background.sv(24) " "Verilog HDL assignment warning at background.sv(24): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993437324 "|final385_top|color_mapper:color0|backgroundROM:background"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_ROM color_mapper:color0\|asteroid_ROM:asteroid " "Elaborating entity \"asteroid_ROM\" for hierarchy \"color_mapper:color0\|asteroid_ROM:asteroid\"" {  } { { "385_code/Color_Mapper.sv" "asteroid" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993437476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ram.sv(61) " "Verilog HDL assignment warning at ram.sv(61): truncated value with size 5 to match size of target (4)" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650993437482 "|final385_top|color_mapper:color0|asteroid_ROM:asteroid"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650993439744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.26.12:17:23 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl " "2022.04.26.12:17:23 Progress: Loading sld45395632/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993443869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993447511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993447669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993453582 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650993454280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld45395632/alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/ip/sld45395632/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993454845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993454845 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_platform:u0\|final_project_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1650993459202 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650993459202 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|backgroundROM:background\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|backgroundROM:background\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/385_acc.ram0_backgroundROM_75ad551.hdl.mif " "Parameter INIT_FILE set to db/385_acc.ram0_backgroundROM_75ad551.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|asteroid_ROM:asteroid\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 900 " "Parameter NUMWORDS_A set to 900" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter INIT_FILE set to db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color0\|spriteROM:spaceship\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3465 " "Parameter NUMWORDS_A set to 3465" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/385_acc.ram0_spriteROM_11e110b3.hdl.mif " "Parameter INIT_FILE set to db/385_acc.ram0_spriteROM_11e110b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650993462428 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650993462428 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650993462428 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color0\|Mod0\"" {  } { { "385_code/Color_Mapper.sv" "Mod0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993462430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult0\"" {  } { { "385_code/Color_Mapper.sv" "Mult0" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993462430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color0\|Mult1\"" {  } { { "385_code/Color_Mapper.sv" "Mult1" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993462430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650993462430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993462470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|backgroundROM:background\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/385_acc.ram0_backgroundROM_75ad551.hdl.mif " "Parameter \"INIT_FILE\" = \"db/385_acc.ram0_backgroundROM_75ad551.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993462470 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993462470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_go61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_go61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_go61 " "Found entity 1: altsyncram_go61" {  } { { "db/altsyncram_go61.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_go61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993462546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993462546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993463179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|asteroid_ROM:asteroid\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 900 " "Parameter \"NUMWORDS_A\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/385_acc.ram0_asteroid_ROM_18a3b2eb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993463179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3m61 " "Found entity 1: altsyncram_3m61" {  } { { "db/altsyncram_3m61.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_3m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993463313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color0\|spriteROM:spaceship\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3465 " "Parameter \"NUMWORDS_A\" = \"3465\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/385_acc.ram0_spriteROM_11e110b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/385_acc.ram0_spriteROM_11e110b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993463313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib61 " "Found entity 1: altsyncram_ib61" {  } { { "db/altsyncram_ib61.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/altsyncram_ib61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_divide:Mod0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993463516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:color0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463516 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993463516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993463826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993463826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color0\|lpm_mult:Mult0\"" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993463963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color0\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650993463963 ""}  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650993463963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993464035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993464035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650993464806 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 98 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650993465018 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1650993465018 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650993465018 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1650993465018 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1650993465018 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1650993465018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 442 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 356 -1 0 } } { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 64 -1 0 } } { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 91 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 243 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 132 -1 0 } } { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 352 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 398 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 253 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 272 -1 0 } } { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 181 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650993465085 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650993465085 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[9\] bullet:ammo\|bullet_x_pos\[9\]~_emulated bullet:ammo\|bullet_x_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_x_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[8\] bullet:ammo\|bullet_x_pos\[8\]~_emulated bullet:ammo\|bullet_x_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_x_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[7\] bullet:ammo\|bullet_x_pos\[7\]~_emulated bullet:ammo\|bullet_x_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_x_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[6\] bullet:ammo\|bullet_x_pos\[6\]~_emulated bullet:ammo\|bullet_x_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_x_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[5\] bullet:ammo\|bullet_x_pos\[5\]~_emulated bullet:ammo\|bullet_x_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_x_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[4\] bullet:ammo\|bullet_x_pos\[4\]~_emulated bullet:ammo\|bullet_x_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_x_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[3\] bullet:ammo\|bullet_x_pos\[3\]~_emulated bullet:ammo\|bullet_x_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_x_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[2\] bullet:ammo\|bullet_x_pos\[2\]~_emulated bullet:ammo\|bullet_x_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_x_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[1\] bullet:ammo\|bullet_x_pos\[1\]~_emulated bullet:ammo\|bullet_x_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_x_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_x_pos\[0\] bullet:ammo\|bullet_x_pos\[0\]~_emulated bullet:ammo\|bullet_x_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_x_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_x_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_x_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_x_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[9\] bullet:ammo\|bullet_y_pos\[9\]~_emulated bullet:ammo\|bullet_y_pos\[9\]~1 " "Register \"bullet:ammo\|bullet_y_pos\[9\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[9\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[9\]~1\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[8\] bullet:ammo\|bullet_y_pos\[8\]~_emulated bullet:ammo\|bullet_y_pos\[8\]~5 " "Register \"bullet:ammo\|bullet_y_pos\[8\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[8\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[8\]~5\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[7\] bullet:ammo\|bullet_y_pos\[7\]~_emulated bullet:ammo\|bullet_y_pos\[7\]~9 " "Register \"bullet:ammo\|bullet_y_pos\[7\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[7\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[7\]~9\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[6\] bullet:ammo\|bullet_y_pos\[6\]~_emulated bullet:ammo\|bullet_y_pos\[6\]~13 " "Register \"bullet:ammo\|bullet_y_pos\[6\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[6\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[6\]~13\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[5\] bullet:ammo\|bullet_y_pos\[5\]~_emulated bullet:ammo\|bullet_y_pos\[5\]~17 " "Register \"bullet:ammo\|bullet_y_pos\[5\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[5\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[5\]~17\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[4\] bullet:ammo\|bullet_y_pos\[4\]~_emulated bullet:ammo\|bullet_y_pos\[4\]~21 " "Register \"bullet:ammo\|bullet_y_pos\[4\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[4\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[4\]~21\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[3\] bullet:ammo\|bullet_y_pos\[3\]~_emulated bullet:ammo\|bullet_y_pos\[3\]~25 " "Register \"bullet:ammo\|bullet_y_pos\[3\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[3\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[3\]~25\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[2\] bullet:ammo\|bullet_y_pos\[2\]~_emulated bullet:ammo\|bullet_y_pos\[2\]~29 " "Register \"bullet:ammo\|bullet_y_pos\[2\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[2\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[2\]~29\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[1\] bullet:ammo\|bullet_y_pos\[1\]~_emulated bullet:ammo\|bullet_y_pos\[1\]~33 " "Register \"bullet:ammo\|bullet_y_pos\[1\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[1\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[1\]~33\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:ammo\|bullet_y_pos\[0\] bullet:ammo\|bullet_y_pos\[0\]~_emulated bullet:ammo\|bullet_y_pos\[0\]~37 " "Register \"bullet:ammo\|bullet_y_pos\[0\]\" is converted into an equivalent circuit using register \"bullet:ammo\|bullet_y_pos\[0\]~_emulated\" and latch \"bullet:ammo\|bullet_y_pos\[0\]~37\"" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1650993465087 "|final385_top|bullet:ammo|bullet_y_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1650993465087 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993467469 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650993467469 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650993467469 "|final385_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650993467469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993467777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "415 " "415 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650993470906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/New folder/acceler/385_acc.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/New folder/acceler/385_acc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993472096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650993475564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650993475564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993476117 "|final385_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650993476117 "|final385_top|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650993476117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7007 " "Implemented 7007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6662 " "Implemented 6662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650993476117 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650993476117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650993476117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650993476210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 12:17:56 2022 " "Processing ended: Tue Apr 26 12:17:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650993476210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650993476210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650993476210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993476210 ""}
