;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, -2
	ADD 210, 60
	SLT 0, -202
	SUB @127, 106
	SUB @121, 106
	ADD 100, 9
	DJN <1, @20
	SUB @21, 23
	SUB <80, @6
	ADD 10, 6
	ADD 10, 6
	JMP 1, 21
	JMN 21, 23
	SPL 0, -202
	SUB 0, 909
	SPL 0, 909
	SUB @21, 23
	SUB -110, <509
	SLT @1, @20
	CMP 300, 90
	JMN 0, -2
	SUB @41, 23
	ADD 100, 9
	SUB @121, 106
	DJN <801, @60
	DJN <801, @60
	MOV 0, @1
	DJN <801, @60
	SUB 405, <-1
	DJN 210, 230
	DJN -1, @-20
	SUB @21, 23
	MOV 0, <2
	MOV 0, <2
	SUB #2, -10
	SPL 0, -202
	SPL 0, -202
	JMZ 125, 3
	JMN 200, #0
	SUB @41, 23
	JMZ 121, 3
	MOV -1, <-20
	JMZ 121, 3
	CMP -207, <-120
	MOV -1, <24
	MOV -1, <-20
	SUB @21, 23
