#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x219d440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x219d5d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2195110 .functor NOT 1, L_0x21ccb00, C4<0>, C4<0>, C4<0>;
L_0x21cc860 .functor XOR 1, L_0x21cc700, L_0x21cc7c0, C4<0>, C4<0>;
L_0x21cc9f0 .functor XOR 1, L_0x21cc860, L_0x21cc920, C4<0>, C4<0>;
v0x21c9d80_0 .net *"_ivl_10", 0 0, L_0x21cc920;  1 drivers
v0x21c9e80_0 .net *"_ivl_12", 0 0, L_0x21cc9f0;  1 drivers
v0x21c9f60_0 .net *"_ivl_2", 0 0, L_0x21cc660;  1 drivers
v0x21ca020_0 .net *"_ivl_4", 0 0, L_0x21cc700;  1 drivers
v0x21ca100_0 .net *"_ivl_6", 0 0, L_0x21cc7c0;  1 drivers
v0x21ca230_0 .net *"_ivl_8", 0 0, L_0x21cc860;  1 drivers
v0x21ca310_0 .var "clk", 0 0;
v0x21ca3b0_0 .net "f_dut", 0 0, L_0x21cc490;  1 drivers
v0x21ca450_0 .net "f_ref", 0 0, L_0x21cb5c0;  1 drivers
v0x21ca580_0 .var/2u "stats1", 159 0;
v0x21ca620_0 .var/2u "strobe", 0 0;
v0x21ca6c0_0 .net "tb_match", 0 0, L_0x21ccb00;  1 drivers
v0x21ca780_0 .net "tb_mismatch", 0 0, L_0x2195110;  1 drivers
v0x21ca840_0 .net "wavedrom_enable", 0 0, v0x21c86f0_0;  1 drivers
v0x21ca8e0_0 .net "wavedrom_title", 511 0, v0x21c87b0_0;  1 drivers
v0x21ca9b0_0 .net "x1", 0 0, v0x21c8870_0;  1 drivers
v0x21caa50_0 .net "x2", 0 0, v0x21c8910_0;  1 drivers
v0x21cac00_0 .net "x3", 0 0, v0x21c8a00_0;  1 drivers
L_0x21cc660 .concat [ 1 0 0 0], L_0x21cb5c0;
L_0x21cc700 .concat [ 1 0 0 0], L_0x21cb5c0;
L_0x21cc7c0 .concat [ 1 0 0 0], L_0x21cc490;
L_0x21cc920 .concat [ 1 0 0 0], L_0x21cb5c0;
L_0x21ccb00 .cmp/eeq 1, L_0x21cc660, L_0x21cc9f0;
S_0x219d760 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x219d5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2189e70 .functor NOT 1, v0x21c8a00_0, C4<0>, C4<0>, C4<0>;
L_0x219de80 .functor AND 1, L_0x2189e70, v0x21c8910_0, C4<1>, C4<1>;
L_0x2195180 .functor NOT 1, v0x21c8870_0, C4<0>, C4<0>, C4<0>;
L_0x21caea0 .functor AND 1, L_0x219de80, L_0x2195180, C4<1>, C4<1>;
L_0x21caf70 .functor NOT 1, v0x21c8a00_0, C4<0>, C4<0>, C4<0>;
L_0x21cafe0 .functor AND 1, L_0x21caf70, v0x21c8910_0, C4<1>, C4<1>;
L_0x21cb090 .functor AND 1, L_0x21cafe0, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cb150 .functor OR 1, L_0x21caea0, L_0x21cb090, C4<0>, C4<0>;
L_0x21cb2b0 .functor NOT 1, v0x21c8910_0, C4<0>, C4<0>, C4<0>;
L_0x21cb320 .functor AND 1, v0x21c8a00_0, L_0x21cb2b0, C4<1>, C4<1>;
L_0x21cb440 .functor AND 1, L_0x21cb320, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cb4b0 .functor OR 1, L_0x21cb150, L_0x21cb440, C4<0>, C4<0>;
L_0x21cb630 .functor AND 1, v0x21c8a00_0, v0x21c8910_0, C4<1>, C4<1>;
L_0x21cb6a0 .functor AND 1, L_0x21cb630, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cb5c0 .functor OR 1, L_0x21cb4b0, L_0x21cb6a0, C4<0>, C4<0>;
v0x2195380_0 .net *"_ivl_0", 0 0, L_0x2189e70;  1 drivers
v0x2195420_0 .net *"_ivl_10", 0 0, L_0x21cafe0;  1 drivers
v0x2189ee0_0 .net *"_ivl_12", 0 0, L_0x21cb090;  1 drivers
v0x21c7050_0 .net *"_ivl_14", 0 0, L_0x21cb150;  1 drivers
v0x21c7130_0 .net *"_ivl_16", 0 0, L_0x21cb2b0;  1 drivers
v0x21c7260_0 .net *"_ivl_18", 0 0, L_0x21cb320;  1 drivers
v0x21c7340_0 .net *"_ivl_2", 0 0, L_0x219de80;  1 drivers
v0x21c7420_0 .net *"_ivl_20", 0 0, L_0x21cb440;  1 drivers
v0x21c7500_0 .net *"_ivl_22", 0 0, L_0x21cb4b0;  1 drivers
v0x21c7670_0 .net *"_ivl_24", 0 0, L_0x21cb630;  1 drivers
v0x21c7750_0 .net *"_ivl_26", 0 0, L_0x21cb6a0;  1 drivers
v0x21c7830_0 .net *"_ivl_4", 0 0, L_0x2195180;  1 drivers
v0x21c7910_0 .net *"_ivl_6", 0 0, L_0x21caea0;  1 drivers
v0x21c79f0_0 .net *"_ivl_8", 0 0, L_0x21caf70;  1 drivers
v0x21c7ad0_0 .net "f", 0 0, L_0x21cb5c0;  alias, 1 drivers
v0x21c7b90_0 .net "x1", 0 0, v0x21c8870_0;  alias, 1 drivers
v0x21c7c50_0 .net "x2", 0 0, v0x21c8910_0;  alias, 1 drivers
v0x21c7d10_0 .net "x3", 0 0, v0x21c8a00_0;  alias, 1 drivers
S_0x21c7e50 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x219d5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x21c8630_0 .net "clk", 0 0, v0x21ca310_0;  1 drivers
v0x21c86f0_0 .var "wavedrom_enable", 0 0;
v0x21c87b0_0 .var "wavedrom_title", 511 0;
v0x21c8870_0 .var "x1", 0 0;
v0x21c8910_0 .var "x2", 0 0;
v0x21c8a00_0 .var "x3", 0 0;
E_0x2198320/0 .event negedge, v0x21c8630_0;
E_0x2198320/1 .event posedge, v0x21c8630_0;
E_0x2198320 .event/or E_0x2198320/0, E_0x2198320/1;
E_0x21980b0 .event negedge, v0x21c8630_0;
E_0x21839f0 .event posedge, v0x21c8630_0;
S_0x21c8130 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x21c7e50;
 .timescale -12 -12;
v0x21c8330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21c8430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x21c7e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21c8b00 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x219d5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x21cb8d0 .functor NOT 1, v0x21c8a00_0, C4<0>, C4<0>, C4<0>;
L_0x21cba50 .functor AND 1, L_0x21cb8d0, v0x21c8910_0, C4<1>, C4<1>;
L_0x21cbc40 .functor NOT 1, v0x21c8a00_0, C4<0>, C4<0>, C4<0>;
L_0x21cbcb0 .functor AND 1, L_0x21cbc40, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cbeb0 .functor OR 1, L_0x21cba50, L_0x21cbcb0, C4<0>, C4<0>;
L_0x21cbfc0 .functor NOT 1, v0x21c8910_0, C4<0>, C4<0>, C4<0>;
L_0x21cc070 .functor AND 1, v0x21c8a00_0, L_0x21cbfc0, C4<1>, C4<1>;
L_0x21cc130 .functor AND 1, L_0x21cc070, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cc240 .functor OR 1, L_0x21cbeb0, L_0x21cc130, C4<0>, C4<0>;
L_0x21cc350 .functor AND 1, v0x21c8a00_0, v0x21c8910_0, C4<1>, C4<1>;
L_0x21cc420 .functor AND 1, L_0x21cc350, v0x21c8870_0, C4<1>, C4<1>;
L_0x21cc490 .functor OR 1, L_0x21cc240, L_0x21cc420, C4<0>, C4<0>;
v0x21c8d10_0 .net *"_ivl_0", 0 0, L_0x21cb8d0;  1 drivers
v0x21c8df0_0 .net *"_ivl_10", 0 0, L_0x21cbfc0;  1 drivers
v0x21c8ed0_0 .net *"_ivl_12", 0 0, L_0x21cc070;  1 drivers
v0x21c8fc0_0 .net *"_ivl_14", 0 0, L_0x21cc130;  1 drivers
v0x21c90a0_0 .net *"_ivl_16", 0 0, L_0x21cc240;  1 drivers
v0x21c91d0_0 .net *"_ivl_18", 0 0, L_0x21cc350;  1 drivers
v0x21c92b0_0 .net *"_ivl_2", 0 0, L_0x21cba50;  1 drivers
v0x21c9390_0 .net *"_ivl_20", 0 0, L_0x21cc420;  1 drivers
v0x21c9470_0 .net *"_ivl_4", 0 0, L_0x21cbc40;  1 drivers
v0x21c95e0_0 .net *"_ivl_6", 0 0, L_0x21cbcb0;  1 drivers
v0x21c96c0_0 .net *"_ivl_8", 0 0, L_0x21cbeb0;  1 drivers
v0x21c97a0_0 .net "f", 0 0, L_0x21cc490;  alias, 1 drivers
v0x21c9860_0 .net "x1", 0 0, v0x21c8870_0;  alias, 1 drivers
v0x21c9900_0 .net "x2", 0 0, v0x21c8910_0;  alias, 1 drivers
v0x21c99f0_0 .net "x3", 0 0, v0x21c8a00_0;  alias, 1 drivers
S_0x21c9b60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x219d5d0;
 .timescale -12 -12;
E_0x2198570 .event anyedge, v0x21ca620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21ca620_0;
    %nor/r;
    %assign/vec4 v0x21ca620_0, 0;
    %wait E_0x2198570;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21c7e50;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x21c8870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c8910_0, 0;
    %assign/vec4 v0x21c8a00_0, 0;
    %wait E_0x21980b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21839f0;
    %load/vec4 v0x21c8a00_0;
    %load/vec4 v0x21c8910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21c8870_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x21c8870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c8910_0, 0;
    %assign/vec4 v0x21c8a00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x21980b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21c8430;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2198320;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x21c8870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c8910_0, 0;
    %assign/vec4 v0x21c8a00_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x219d5d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ca310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ca620_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x219d5d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21ca310_0;
    %inv;
    %store/vec4 v0x21ca310_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x219d5d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21c8630_0, v0x21ca780_0, v0x21cac00_0, v0x21caa50_0, v0x21ca9b0_0, v0x21ca450_0, v0x21ca3b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x219d5d0;
T_7 ;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x219d5d0;
T_8 ;
    %wait E_0x2198320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ca580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ca580_0, 4, 32;
    %load/vec4 v0x21ca6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ca580_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ca580_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ca580_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21ca450_0;
    %load/vec4 v0x21ca450_0;
    %load/vec4 v0x21ca3b0_0;
    %xor;
    %load/vec4 v0x21ca450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ca580_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21ca580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ca580_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/truthtable1/iter0/response9/top_module.sv";
