# verilog-with-iverilog-gtkwave

## English

This project is a Visual Studio Code extension that allows users to easily compile Verilog modules using `iverilog` and visualize the simulation results with `gtkwave`. 

[æŸ¥çœ‹ä¸­æ–‡è¯´æ˜](#ä¸­æ–‡)

### Features

[Change log](CHANGELOG)

- **One-click compilation**: Compile Verilog modules directly from the editor title bar
- **Directory-wide compilation**: Automatically compiles all Verilog files in the same directory
- **Customizable output directory**: Configure where compiled files are stored
- **Integrated simulation**: Launch `gtkwave` automatically to display simulation results
- **Flexible tool paths**: Configure custom paths for `iverilog` and `gtkwave`
- **Terminal integration**: Option to run commands in VS Code's integrated terminal
- **Multi-language support**: English and Simplified Chinese interface
- **Automatic file detection**: Supports both `.v` and `.vh` file extensions

### Requirements

- **Iverilog**: Verilog compiler and simulator
- **GTKWave**: Waveform viewer for VCD files
- **VS Code**: Version 1.50.0 or higher

### Installation

#### From Source

1. Clone the repository:
   ```bash
   git clone https://github.com/superphosphate/verilog-with-iverilog-gtkwave.git
   ```

2. Navigate to the project directory:
   ```bash
   cd vscode-iverilog-gtkwave
   ```

3. Install dependencies:
   ```bash
   npm install
   ```

4. Compile the extension:
   ```bash
   npm run compile
   ```

5. Open the project in Visual Studio Code:
   ```bash
   code .
   ```

6. Press `F5` to run the extension in a new Extension Development Host window

#### Package Installation

1. Build the extension package:
   ```bash
   npm run prepack
   ```

2. Install the generated `.vsix` file in VS Code

### Usage

#### Using Editor Title Bar Buttons

1. Open a Verilog file (`.v` or `.vh`) in VS Code
2. You'll see two buttons in the editor title bar:
   - **Compile button** (â–¶ï¸): Compiles the current module and all Verilog files in the directory
   - **Simulate button** (ğŸ›): Runs the simulation and opens GTKWave

#### Using Command Palette

1. Open a Verilog file in the editor
2. Press `Ctrl+Shift+P` (or `Cmd+Shift+P` on Mac) to open the command palette
3. Type and select:
   - `Compile Verilog Module` to compile the current module
   - `Simulate with GTKWave` to run simulation and view results

#### Workflow

1. **Write your Verilog code**: Create your modules and testbenches
2. **Compile**: Click the compile button or use the command palette
3. **Simulate**: Click the simulate button to run the testbench
4. **View waveforms**: GTKWave will open automatically with the generated VCD file

### Configuration

Configure the extension through VS Code settings (`File > Preferences > Settings`):

#### Tool Paths
- `iverilog.path`: Path to the Iverilog executable (default: `/usr/bin/iverilog`)
- `gtkwave.path`: Path to the GTKWave executable (default: `/usr/bin/gtkwave`)

#### Output Settings
- `iverilog.outputDirectory`: Directory for compiled files (leave empty to use source directory)
  - Supports absolute paths: `C:\verilog_output` or `/home/user/verilog_output`
  - Supports relative paths: `./output`, `../build`, `output/debug`
  - Relative paths are resolved relative to workspace root (if available) or source file directory

#### Interface Settings
- `iverilog.language`: Language setting (`auto`, `en`, `zh-cn`)
- `iverilog.useTerminal`: Use integrated terminal for commands (default: `true`)

#### Example Configuration
```json
{
  "iverilog.path": "C:\\iverilog\\bin\\iverilog.exe",
  "gtkwave.path": "C:\\gtkwave\\bin\\gtkwave.exe",
  "iverilog.outputDirectory": "./build/verilog",
  "iverilog.language": "en",
  "iverilog.useTerminal": true
}
```

### Troubleshooting

#### Common Issues

1. **"Command not found" errors**: Ensure `iverilog` and `gtkwave` are installed and in your PATH
2. **Compilation fails**: Check that all required Verilog files are in the same directory
3. **No VCD file generated**: Ensure your testbench includes VCD dump commands:
   ```verilog
   initial begin
       $dumpfile("wave.vcd");
       $dumpvars(0, testbench);
   end
   ```

#### Platform-Specific Notes

- **Windows**: Use full paths with `.exe` extensions
- **Linux/macOS**: Standard package manager installations should work out of the box

### Contributing

Contributions are welcome! Please feel free to:
- Submit pull requests for new features or bug fixes
- Open issues for bugs or feature requests
- Improve documentation
- Add support for additional Verilog tools

### License

This project is licensed under the LGPL v3.0 License. See the LICENSE file for more details.

---

## ä¸­æ–‡

è¿™æ˜¯ä¸€ä¸ª Visual Studio Code æ‰©å±•é¡¹ç›®ï¼Œè®©ç”¨æˆ·èƒ½å¤Ÿè½»æ¾ä½¿ç”¨ `iverilog` ç¼–è¯‘ Verilog æ¨¡å—ï¼Œå¹¶ä½¿ç”¨ `gtkwave` å¯è§†åŒ–ä»¿çœŸç»“æœã€‚

[View README in English ](#english)

### åŠŸèƒ½ç‰¹æ€§

[æ—¥å¿—](CHANGELOG)

- **ä¸€é”®ç¼–è¯‘**ï¼šç›´æ¥ä»ç¼–è¾‘å™¨æ ‡é¢˜æ ç¼–è¯‘ Verilog æ¨¡å—
- **ç›®å½•çº§ç¼–è¯‘**ï¼šè‡ªåŠ¨ç¼–è¯‘åŒä¸€ç›®å½•ä¸‹çš„æ‰€æœ‰ Verilog æ–‡ä»¶
- **è‡ªå®šä¹‰è¾“å‡ºç›®å½•**ï¼šé…ç½®ç¼–è¯‘æ–‡ä»¶çš„å­˜å‚¨ä½ç½®
- **é›†æˆä»¿çœŸ**ï¼šè‡ªåŠ¨å¯åŠ¨ `gtkwave` æ˜¾ç¤ºä»¿çœŸç»“æœ
- **çµæ´»çš„å·¥å…·è·¯å¾„**ï¼šä¸º `iverilog` å’Œ `gtkwave` é…ç½®è‡ªå®šä¹‰è·¯å¾„
- **ç»ˆç«¯é›†æˆ**ï¼šå¯é€‰æ‹©åœ¨ VS Code é›†æˆç»ˆç«¯ä¸­è¿è¡Œå‘½ä»¤
- **å¤šè¯­è¨€æ”¯æŒ**ï¼šæ”¯æŒè‹±æ–‡å’Œç®€ä½“ä¸­æ–‡ç•Œé¢
- **è‡ªåŠ¨æ–‡ä»¶æ£€æµ‹**ï¼šæ”¯æŒ `.v` å’Œ `.vh` æ–‡ä»¶æ‰©å±•å

### ç³»ç»Ÿè¦æ±‚

- **Iverilog**ï¼šVerilog ç¼–è¯‘å™¨å’Œä»¿çœŸå™¨
- **GTKWave**ï¼šVCD æ–‡ä»¶çš„æ³¢å½¢æŸ¥çœ‹å™¨
- **VS Code**ï¼šç‰ˆæœ¬ 1.50.0 æˆ–æ›´é«˜

### å®‰è£…æ–¹æ³•

#### ä»æºç å®‰è£…

1. å…‹éš†ä»“åº“ï¼š
   ```bash
   git clone https://github.com/superphosphate/verilog-with-iverilog-gtkwave.git
   ```

2. è¿›å…¥é¡¹ç›®ç›®å½•ï¼š
   ```bash
   cd vscode-with-iverilog-gtkwave
   ```

3. å®‰è£…ä¾èµ–ï¼š
   ```bash
   npm install
   ```

4. ç¼–è¯‘æ‰©å±•ï¼š
   ```bash
   npm run compile
   ```

5. åœ¨ Visual Studio Code ä¸­æ‰“å¼€é¡¹ç›®ï¼š
   ```bash
   code .
   ```

6. æŒ‰ `F5` åœ¨æ–°çš„æ‰©å±•å¼€å‘å®¿ä¸»çª—å£ä¸­è¿è¡Œæ‰©å±•

#### æ‰“åŒ…å®‰è£…

1. æ„å»ºæ‰©å±•åŒ…ï¼š
   ```bash
   npm run prepack
   ```

2. åœ¨ VS Code ä¸­å®‰è£…ç”Ÿæˆçš„ `.vsix` æ–‡ä»¶

### ä½¿ç”¨æ–¹æ³•

#### ä½¿ç”¨ç¼–è¾‘å™¨æ ‡é¢˜æ æŒ‰é’®

1. åœ¨ VS Code ä¸­æ‰“å¼€ Verilog æ–‡ä»¶ï¼ˆ`.v` æˆ– `.vh`ï¼‰
2. åœ¨ç¼–è¾‘å™¨æ ‡é¢˜æ ä¸­ä¼šçœ‹åˆ°ä¸¤ä¸ªæŒ‰é’®ï¼š
   - **ç¼–è¯‘æŒ‰é’®**ï¼šç¼–è¯‘å½“å‰æ¨¡å—å’Œç›®å½•ä¸­çš„æ‰€æœ‰ Verilog æ–‡ä»¶
   - **ä»¿çœŸæŒ‰é’®**ï¼šè¿è¡Œä»¿çœŸå¹¶æ‰“å¼€ GTKWave

#### ä½¿ç”¨å‘½ä»¤é¢æ¿

1. åœ¨ç¼–è¾‘å™¨ä¸­æ‰“å¼€ Verilog æ–‡ä»¶
2. æŒ‰ `Ctrl+Shift+P`ï¼ˆMac ä¸Šä¸º `Cmd+Shift+P`ï¼‰æ‰“å¼€å‘½ä»¤é¢æ¿
3. è¾“å…¥å¹¶é€‰æ‹©ï¼š
   - `ç¼–è¯‘ Verilog æ¨¡å—` æ¥ç¼–è¯‘å½“å‰æ¨¡å—
   - `ä½¿ç”¨ GTKWave æ¨¡æ‹Ÿ` æ¥è¿è¡Œä»¿çœŸå¹¶æŸ¥çœ‹ç»“æœ

#### å·¥ä½œæµç¨‹

1. **ç¼–å†™ Verilog ä»£ç **ï¼šåˆ›å»ºæ‚¨çš„æ¨¡å—å’Œæµ‹è¯•å°
2. **ç¼–è¯‘**ï¼šç‚¹å‡»ç¼–è¯‘æŒ‰é’®æˆ–ä½¿ç”¨å‘½ä»¤é¢æ¿
3. **ä»¿çœŸ**ï¼šç‚¹å‡»ä»¿çœŸæŒ‰é’®è¿è¡Œæµ‹è¯•å°
4. **æŸ¥çœ‹æ³¢å½¢**ï¼šGTKWave å°†è‡ªåŠ¨æ‰“å¼€ç”Ÿæˆçš„ VCD æ–‡ä»¶

### é…ç½®è®¾ç½®

é€šè¿‡ VS Code è®¾ç½®é…ç½®æ‰©å±•ï¼ˆ`æ–‡ä»¶ > é¦–é€‰é¡¹ > è®¾ç½®`ï¼‰ï¼š

#### å·¥å…·è·¯å¾„
- `iverilog.path`ï¼šIverilog å¯æ‰§è¡Œæ–‡ä»¶è·¯å¾„ï¼ˆé»˜è®¤ï¼š`/usr/bin/iverilog`ï¼‰
- `gtkwave.path`ï¼šGTKWave å¯æ‰§è¡Œæ–‡ä»¶è·¯å¾„ï¼ˆé»˜è®¤ï¼š`/usr/bin/gtkwave`ï¼‰

#### è¾“å‡ºè®¾ç½®
- `iverilog.outputDirectory`ï¼šç¼–è¯‘æ–‡ä»¶ç›®å½•ï¼ˆç•™ç©ºåˆ™ä½¿ç”¨æºæ–‡ä»¶ç›®å½•ï¼‰
  - æ”¯æŒç»å¯¹è·¯å¾„ï¼š`C:\verilog_output` æˆ– `/home/user/verilog_output`
  - æ”¯æŒç›¸å¯¹è·¯å¾„ï¼š`./output`ã€`../build`ã€`output/debug`
  - ç›¸å¯¹è·¯å¾„ç›¸å¯¹äºå·¥ä½œåŒºæ ¹ç›®å½•ï¼ˆå¦‚æœå¯ç”¨ï¼‰æˆ–æºæ–‡ä»¶ç›®å½•è§£æ

#### ç•Œé¢è®¾ç½®
- `iverilog.language`ï¼šè¯­è¨€è®¾ç½®ï¼ˆ`auto`ã€`en`ã€`zh-cn`ï¼‰
- `iverilog.useTerminal`ï¼šä½¿ç”¨é›†æˆç»ˆç«¯æ‰§è¡Œå‘½ä»¤ï¼ˆé»˜è®¤ï¼š`true`ï¼‰

#### é…ç½®ç¤ºä¾‹
```json
{
  "iverilog.path": "C:\\iverilog\\bin\\iverilog.exe",
  "gtkwave.path": "C:\\gtkwave\\bin\\gtkwave.exe",
  "iverilog.outputDirectory": "./build/verilog",
  "iverilog.language": "zh-cn",
  "iverilog.useTerminal": true
}
```

### æ•…éšœæ’é™¤

#### å¸¸è§é—®é¢˜

1. **"æ‰¾ä¸åˆ°å‘½ä»¤"é”™è¯¯**ï¼šç¡®ä¿ `iverilog` å’Œ `gtkwave` å·²å®‰è£…å¹¶åœ¨ PATH ä¸­
2. **ç¼–è¯‘å¤±è´¥**ï¼šæ£€æŸ¥æ‰€æœ‰å¿…éœ€çš„ Verilog æ–‡ä»¶æ˜¯å¦åœ¨åŒä¸€ç›®å½•ä¸­
3. **æœªç”Ÿæˆ VCD æ–‡ä»¶**ï¼šç¡®ä¿æµ‹è¯•å°åŒ…å« VCD è½¬å‚¨å‘½ä»¤ï¼š
   ```verilog
   initial begin
       $dumpfile("wave.vcd");
       $dumpvars(0, testbench);
   end
   ```

#### å¹³å°ç‰¹å®šè¯´æ˜

- **Windows**ï¼šä½¿ç”¨å¸¦ `.exe` æ‰©å±•åçš„å®Œæ•´è·¯å¾„
- **Linux/macOS**ï¼šæ ‡å‡†åŒ…ç®¡ç†å™¨å®‰è£…åº”è¯¥å¯ä»¥ç›´æ¥ä½¿ç”¨

### è´¡çŒ®

æ¬¢è¿è´¡çŒ®ï¼æ‚¨å¯ä»¥ï¼š
- ä¸ºæ–°åŠŸèƒ½æˆ–é”™è¯¯ä¿®å¤æäº¤æ‹‰å–è¯·æ±‚
- ä¸ºé”™è¯¯æˆ–åŠŸèƒ½è¯·æ±‚æ‰“å¼€é—®é¢˜
- æ”¹è¿›æ–‡æ¡£
- æ·»åŠ å¯¹å…¶ä»– Verilog å·¥å…·çš„æ”¯æŒ

### è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ LGPL v3.0 è®¸å¯è¯ã€‚è¯¦ç»†ä¿¡æ¯è¯·å‚è§ LICENSE æ–‡ä»¶ã€‚