Running: /mnt/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/testbench_schaltung_isim_beh.exe -prj /home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/testbench_schaltung_beh.prj work.testbench_schaltung 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../rtl/or_gate.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../rtl/not_gate.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../rtl/and_gate.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../rtl/schaltung_b.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../rtl/schaltung_a.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/../tb/testbench_schaltung.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97288 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture behavioral of entity schaltung_a [schaltung_a_default]
Compiling architecture behavioral of entity schaltung_b [schaltung_b_default]
Compiling architecture behavior of entity testbench_schaltung
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /home/db1086/Desktop/eidmde_git/vhdlstuff/erste_schritte_in_vhdl__loesung/ise/testbench_schaltung_isim_beh.exe
Fuse Memory Usage: 931752 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 550 ms
