# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/new/Pipeline.vhd" \
"../../../../Pipeline.srcs/sources_1/imports/File VHDL/adder.vhd" \
"../../../../Pipeline.srcs/sources_1/imports/File VHDL/multiplier.vhd" \
"../../../../Pipeline.srcs/sim_1/imports/VHDL_-_Pipeline/top_sim.vhd" \

# Do not sort compile order
nosort
