

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Tue Nov 26 16:15:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   240016|   240016|  2.400 ms|  2.400 ms|  240016|  240016|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |   240014|   240014|       115|         51|          1|  4704|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 115


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 1
  Pipeline-0 : II = 51, D = 115, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 118 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 119 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 120 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 121 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 122 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 124 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 125 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 126 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 128 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.40ns)   --->   "%store_ln12 = store i13 0, i13 %indvar_flatten40" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 129 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 130 [1/1] (0.40ns)   --->   "%store_ln12 = store i3 0, i3 %f" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 130 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 131 [1/1] (0.40ns)   --->   "%store_ln12 = store i10 0, i10 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 131 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 132 [1/1] (0.40ns)   --->   "%store_ln12 = store i5 0, i5 %i" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 132 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 133 [1/1] (0.40ns)   --->   "%store_ln12 = store i5 0, i5 %j" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 133 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_16_4" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 134 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%f_2 = load i3 %f" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 135 'load' 'f_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i13 %indvar_flatten40" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 136 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i3 %f_2" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 137 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.61ns)   --->   "%empty = mul i10 %zext_ln12_2, i10 100" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 138 'mul' 'empty' <Predicate = true> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.78ns)   --->   "%icmp_ln12 = icmp_eq  i13 %indvar_flatten40_load, i13 4704" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 139 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.78ns)   --->   "%add_ln12 = add i13 %indvar_flatten40_load, i13 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 140 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc55, void %for.end57" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 141 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 142 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %indvar_flatten_load, i10 784" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 143 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.61ns)   --->   "%add_ln12201 = add i3 %f_2, i3 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 144 'add' 'add_ln12201' <Predicate = (!icmp_ln12)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.18ns)   --->   "%select_ln12_6 = select i1 %icmp_ln13, i3 %add_ln12201, i3 %f_2" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 145 'select' 'select_ln12_6' <Predicate = (!icmp_ln12)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i3 %select_ln12_6" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 146 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.10ns)   --->   "%add_ln12_3 = add i63 %zext_ln12_4, i63 %sext_ln12" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 147 'add' 'add_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i63 %add_ln12_3" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 148 'sext' 'sext_ln12_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_4" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 149 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.73ns)   --->   "%add_ln13_2 = add i10 %indvar_flatten_load, i10 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 150 'add' 'add_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.36ns)   --->   "%select_ln13_7 = select i1 %icmp_ln13, i10 1, i10 %add_ln13_2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 151 'select' 'select_ln13_7' <Predicate = (!icmp_ln12)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.40ns)   --->   "%store_ln14 = store i13 %add_ln12, i13 %indvar_flatten40" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 152 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 153 [1/1] (0.40ns)   --->   "%store_ln14 = store i3 %select_ln12_6, i3 %f" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 153 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_1 : Operation 154 [1/1] (0.40ns)   --->   "%store_ln14 = store i10 %select_ln13_7, i10 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 154 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast12 = zext i10 %empty" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 155 'zext' 'p_cast12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.12ns)   --->   "%empty_51 = add i64 %p_cast12, i64 %filters_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 156 'add' 'empty_51' <Predicate = (!icmp_ln13)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_51, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:16]   --->   Operation 157 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %add_ln12201" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 158 'zext' 'zext_ln12' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.61ns)   --->   "%p_mid114 = mul i10 %zext_ln12, i10 100" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 159 'mul' 'p_mid114' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast12_mid1 = zext i10 %p_mid114" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 160 'zext' 'p_cast12_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.12ns)   --->   "%p_mid116 = add i64 %p_cast12_mid1, i64 %filters_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 161 'add' 'p_mid116' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln16_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid116, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:16]   --->   Operation 163 'partselect' 'trunc_ln16_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.38ns)   --->   "%select_ln12_7 = select i1 %icmp_ln13, i62 %trunc_ln16_mid1, i62 %trunc_ln2" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 164 'select' 'select_ln12_7' <Predicate = (!icmp_ln12)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%i_14 = load i5 %i"   --->   Operation 165 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 166 'load' 'j_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.19ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i5 0, i5 %i_14" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 167 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i62 %select_ln12_7" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 169 'sext' 'sext_ln12_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln12_6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 170 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 171 [8/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 171 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln12)   --->   "%xor_ln12 = xor i1 %icmp_ln13, i1 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 172 'xor' 'xor_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.71ns)   --->   "%icmp_ln14 = icmp_eq  i5 %j_load, i5 28" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 173 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln12 = and i1 %icmp_ln14, i1 %xor_ln12" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 174 'and' 'and_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.71ns)   --->   "%add_ln13 = add i5 %select_ln12, i5 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 175 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln12, i1 %icmp_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 176 'or' 'or_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i5 0, i5 %j_load" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 177 'select' 'select_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.19ns)   --->   "%select_ln13_6 = select i1 %and_ln12, i5 %add_ln13, i5 %select_ln12" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 178 'select' 'select_ln13_6' <Predicate = (!icmp_ln12)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %select_ln13_6, i5 %select_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 179 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_cast15 = zext i12 %tmp" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 180 'zext' 'p_cast15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.12ns)   --->   "%empty_53 = add i64 %p_cast15, i64 %input_read" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 181 'add' 'empty_53' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_53, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 182 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.71ns)   --->   "%add_ln14 = add i5 %select_ln13, i5 1" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 183 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.40ns)   --->   "%store_ln14 = store i5 %select_ln13_6, i5 %i" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 184 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_3 : Operation 185 [1/1] (0.40ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %j" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 185 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 186 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 186 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 187 [7/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 187 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln3" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 188 'sext' 'sext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 189 'sext' 'sext_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 190 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 191 [8/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 191 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 192 [1/1] (1.10ns)   --->   "%add_ln18 = add i63 %sext_ln18, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 192 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln18_33 = sext i63 %add_ln18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 193 'sext' 'sext_ln18_33' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln18_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 194 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 195 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i62 %select_ln12_7" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 196 'sext' 'sext_ln12_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 197 [6/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 197 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 198 [7/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 198 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 199 [8/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 199 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 200 [1/1] (1.10ns)   --->   "%add_ln18_49 = add i63 %sext_ln12_5, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 200 'add' 'add_ln18_49' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln18_34 = sext i63 %add_ln18_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 201 'sext' 'sext_ln18_34' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln18_34" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 202 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 203 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 203 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 204 [5/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 204 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 205 [6/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 205 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 206 [7/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 206 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 207 [8/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 207 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 208 [1/1] (1.10ns)   --->   "%add_ln18_50 = add i63 %sext_ln18, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 208 'add' 'add_ln18_50' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln18_35 = sext i63 %add_ln18_50" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 209 'sext' 'sext_ln18_35' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln18_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 210 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 211 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 212 [4/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 212 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 213 [5/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 213 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 214 [6/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 214 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 215 [7/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 215 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 216 [8/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 216 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 217 [1/1] (1.10ns)   --->   "%add_ln18_51 = add i63 %sext_ln12_5, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 217 'add' 'add_ln18_51' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln18_36 = sext i63 %add_ln18_51" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 218 'sext' 'sext_ln18_36' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln18_36" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 219 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 220 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 221 [3/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 221 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 222 [4/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 222 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 223 [5/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 223 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 224 [6/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 224 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 225 [7/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 225 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 226 [8/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 226 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 227 [1/1] (1.10ns)   --->   "%add_ln18_52 = add i63 %sext_ln18, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 227 'add' 'add_ln18_52' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln18_37 = sext i63 %add_ln18_52" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 228 'sext' 'sext_ln18_37' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln18_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 229 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (1.10ns)   --->   "%add_ln18_54 = add i63 %sext_ln18, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 230 'add' 'add_ln18_54' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln18_39 = sext i63 %add_ln18_54" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 231 'sext' 'sext_ln18_39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln18_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 232 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 233 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 233 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 234 [2/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 234 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 235 [3/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 235 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 236 [4/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 236 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 237 [5/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 237 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 238 [6/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 238 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 239 [7/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 239 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 240 [8/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 240 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 241 [1/1] (1.10ns)   --->   "%add_ln18_53 = add i63 %sext_ln12_5, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 241 'add' 'add_ln18_53' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln18_38 = sext i63 %add_ln18_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 242 'sext' 'sext_ln18_38' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln18_38" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 243 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 244 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 244 'read' 'gmem_addr_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 245 [1/8] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 245 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 246 [2/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 246 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 247 [3/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 247 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 248 [4/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 248 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 249 [5/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 249 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 250 [6/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 250 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 251 [7/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 251 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 252 [8/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 252 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 253 [1/1] (7.30ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 253 'read' 'gmem_addr_26_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 254 [1/8] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 254 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 255 [2/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 255 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 256 [3/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 256 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 257 [4/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 257 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 258 [5/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 258 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 259 [6/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 259 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 260 [7/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 260 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 261 [8/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 261 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 262 [1/1] (1.10ns)   --->   "%add_ln18_55 = add i63 %sext_ln12_5, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 262 'add' 'add_ln18_55' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln18_40 = sext i63 %add_ln18_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 263 'sext' 'sext_ln18_40' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln18_40" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 264 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 265 [1/1] (7.30ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 265 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 266 [1/8] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 266 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 267 [2/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 267 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 268 [3/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 268 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 269 [4/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 269 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 270 [5/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 270 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 271 [6/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 271 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 272 [7/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 272 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 273 [8/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 273 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 274 [1/1] (0.71ns)   --->   "%tmp2_114 = add i5 %select_ln13_6, i5 1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 274 'add' 'tmp2_114' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %tmp2_114, i5 %select_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 275 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast17 = zext i12 %tmp_5" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 276 'zext' 'p_cast17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (1.12ns)   --->   "%empty_54 = add i64 %p_cast17, i64 %input_read" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 277 'add' 'empty_54' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_54, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 278 'partselect' 'trunc_ln17_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln12_2 = bitcast i32 %gmem_addr_26_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 279 'bitcast' 'bitcast_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_27_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 280 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 281 '%mul = fmul i32 %bitcast_ln18, i32 %bitcast_ln12_2'
ST_13 : Operation 281 [3/3] (5.28ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %bitcast_ln12_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 281 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (7.30ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 282 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 283 [1/8] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 283 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 284 [2/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 284 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 285 [3/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 285 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 286 [4/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 286 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 287 [5/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 287 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 288 [6/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 288 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 289 [7/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 289 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i62 %trunc_ln17_1" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 290 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln17_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 291 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 292 [8/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 292 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 293 [1/1] (1.10ns)   --->   "%add_ln18_56 = add i63 %sext_ln12_5, i63 5" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 293 'add' 'add_ln18_56' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln18_42 = sext i63 %add_ln18_56" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 294 'sext' 'sext_ln18_42' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln18_42" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 295 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 296 [2/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %bitcast_ln12_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 296 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (7.30ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 297 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 298 [1/8] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 298 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 299 [2/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 299 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 300 [3/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 300 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 301 [4/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 301 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 302 [5/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 302 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 303 [6/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 303 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln18_41 = sext i62 %trunc_ln17_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 304 'sext' 'sext_ln18_41' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : Operation 305 [7/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 305 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 306 [8/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 306 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 307 [1/1] (1.10ns)   --->   "%add_ln18_57 = add i63 %sext_ln18_41, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 307 'add' 'add_ln18_57' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln18_43 = sext i63 %add_ln18_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 308 'sext' 'sext_ln18_43' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln18_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 309 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 310 [1/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %bitcast_ln12_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 310 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln18_24 = bitcast i32 %gmem_addr_28_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 311 'bitcast' 'bitcast_ln18_24' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln18_25 = bitcast i32 %gmem_addr_29_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 312 'bitcast' 'bitcast_ln18_25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 313 '%mul_0_1 = fmul i32 %bitcast_ln18_24, i32 %bitcast_ln18_25'
ST_15 : Operation 313 [3/3] (5.28ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln18_24, i32 %bitcast_ln18_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 313 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/1] (7.30ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 314 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 315 [1/8] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 315 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 316 [2/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 316 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 317 [3/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 317 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [4/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 318 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 319 [5/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 319 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 320 [6/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 320 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 321 [7/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 321 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 322 [8/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 322 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 323 [1/1] (1.10ns)   --->   "%add_ln18_58 = add i63 %sext_ln12_5, i63 6" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 323 'add' 'add_ln18_58' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln18_44 = sext i63 %add_ln18_58" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 324 'sext' 'sext_ln18_44' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln18_44" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 325 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 326 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 327 '%sum_7 = fadd i32 %bitcast_ln12, i32 %mul'
ST_16 : Operation 327 [4/4] (4.91ns)   --->   "%sum_7 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 327 'fadd' 'sum_7' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [2/3] (6.08ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln18_24, i32 %bitcast_ln18_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 328 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/1] (7.30ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 329 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 330 [1/8] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 330 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 331 [2/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 331 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 332 [3/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 332 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 333 [4/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 333 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 334 [5/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 334 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 335 [6/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 335 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 336 [7/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 336 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 337 [8/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 337 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 338 [1/1] (1.10ns)   --->   "%add_ln18_59 = add i63 %sext_ln18_41, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 338 'add' 'add_ln18_59' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln18_45 = sext i63 %add_ln18_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 339 'sext' 'sext_ln18_45' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln18_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 340 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 341 [3/4] (5.71ns)   --->   "%sum_7 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 341 'fadd' 'sum_7' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/3] (6.08ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln18_24, i32 %bitcast_ln18_25" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 342 'fmul' 'mul_0_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln18_26 = bitcast i32 %gmem_addr_30_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 343 'bitcast' 'bitcast_ln18_26' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln18_27 = bitcast i32 %gmem_addr_31_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 344 'bitcast' 'bitcast_ln18_27' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 345 '%mul_0_2 = fmul i32 %bitcast_ln18_26, i32 %bitcast_ln18_27'
ST_17 : Operation 345 [3/3] (5.28ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln18_26, i32 %bitcast_ln18_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 345 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [1/1] (7.30ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 346 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 347 [1/8] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 347 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 348 [2/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 348 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 349 [3/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 349 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 350 [4/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 350 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 351 [5/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 351 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 352 [6/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 352 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 353 [7/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 353 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 354 [8/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 354 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 355 [1/1] (1.10ns)   --->   "%add_ln18_60 = add i63 %sext_ln12_5, i63 7" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 355 'add' 'add_ln18_60' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln18_46 = sext i63 %add_ln18_60" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 356 'sext' 'sext_ln18_46' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln18_46" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 357 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 358 [2/4] (5.71ns)   --->   "%sum_7 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 358 'fadd' 'sum_7' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [2/3] (6.08ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln18_26, i32 %bitcast_ln18_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 359 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (7.30ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 360 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 361 [1/8] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 361 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 362 [2/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 362 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 363 [3/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 363 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 364 [4/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 364 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 365 [5/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 365 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 366 [6/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 366 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 367 [7/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 367 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 368 [8/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 368 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 369 [1/1] (1.10ns)   --->   "%add_ln18_61 = add i63 %sext_ln18_41, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 369 'add' 'add_ln18_61' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln18_47 = sext i63 %add_ln18_61" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 370 'sext' 'sext_ln18_47' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln18_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 371 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (1.10ns)   --->   "%add_ln18_63 = add i63 %sext_ln18_41, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 372 'add' 'add_ln18_63' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln18_49 = sext i63 %add_ln18_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 373 'sext' 'sext_ln18_49' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln18_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 374 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 375 [1/4] (5.71ns)   --->   "%sum_7 = fadd i32 %bitcast_ln12, i32 %mul" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 375 'fadd' 'sum_7' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [1/3] (6.08ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln18_26, i32 %bitcast_ln18_27" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 376 'fmul' 'mul_0_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln18_28 = bitcast i32 %gmem_addr_32_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 377 'bitcast' 'bitcast_ln18_28' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln18_29 = bitcast i32 %gmem_addr_33_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 378 'bitcast' 'bitcast_ln18_29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : [1/1] (0.79ns)   --->   Input mux for Operation 379 '%mul_0_3 = fmul i32 %bitcast_ln18_28, i32 %bitcast_ln18_29'
ST_19 : Operation 379 [3/3] (5.28ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln18_28, i32 %bitcast_ln18_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 379 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [1/1] (7.30ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 380 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 381 [1/8] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 381 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 382 [2/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 382 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 383 [3/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 383 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 384 [4/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 384 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 385 [5/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 385 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 386 [6/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 386 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 387 [7/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 387 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 388 [8/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 388 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 389 [1/1] (1.10ns)   --->   "%add_ln18_62 = add i63 %sext_ln12_5, i63 8" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 389 'add' 'add_ln18_62' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln18_48 = sext i63 %add_ln18_62" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 390 'sext' 'sext_ln18_48' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln18_48" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 391 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 392 '%sum_7_0_1 = fadd i32 %sum_7, i32 %mul_0_1'
ST_20 : Operation 392 [4/4] (4.91ns)   --->   "%sum_7_0_1 = fadd i32 %sum_7, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 392 'fadd' 'sum_7_0_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [2/3] (6.08ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln18_28, i32 %bitcast_ln18_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 393 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/1] (7.30ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 394 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 395 [1/8] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 395 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 396 [2/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 396 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 397 [3/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 397 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 398 [4/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 398 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 399 [5/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 399 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 400 [6/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 400 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 401 [7/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 401 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 402 [8/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 402 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 403 [3/4] (5.71ns)   --->   "%sum_7_0_1 = fadd i32 %sum_7, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 403 'fadd' 'sum_7_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/3] (6.08ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln18_28, i32 %bitcast_ln18_29" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 404 'fmul' 'mul_0_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln18_30 = bitcast i32 %gmem_addr_34_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 405 'bitcast' 'bitcast_ln18_30' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln18_31 = bitcast i32 %gmem_addr_35_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 406 'bitcast' 'bitcast_ln18_31' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_21 : [1/1] (0.79ns)   --->   Input mux for Operation 407 '%mul_0_4 = fmul i32 %bitcast_ln18_30, i32 %bitcast_ln18_31'
ST_21 : Operation 407 [3/3] (5.28ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln18_30, i32 %bitcast_ln18_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 407 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 408 [1/1] (7.30ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 408 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 409 [1/8] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 409 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 410 [2/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 410 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 411 [3/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 411 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 412 [4/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 412 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 413 [5/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 413 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 414 [6/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 414 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 415 [7/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 415 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 416 [8/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 416 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 417 [1/1] (1.10ns)   --->   "%add_ln18_64 = add i63 %sext_ln12_5, i63 9" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 417 'add' 'add_ln18_64' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln18_50 = sext i63 %add_ln18_64" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 418 'sext' 'sext_ln18_50' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln18_50" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 419 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 420 [2/4] (5.71ns)   --->   "%sum_7_0_1 = fadd i32 %sum_7, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 420 'fadd' 'sum_7_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [2/3] (6.08ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln18_30, i32 %bitcast_ln18_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 421 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (7.30ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 422 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 423 [1/8] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 423 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 424 [2/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 424 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 425 [3/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 425 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 426 [4/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 426 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 427 [5/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 427 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 428 [6/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 428 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 429 [7/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 429 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 430 [8/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 430 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 431 [1/1] (0.71ns)   --->   "%tmp2_212 = add i5 %select_ln13_6, i5 2" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 431 'add' 'tmp2_212' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %tmp2_212, i5 %select_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 432 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%p_cast19 = zext i12 %tmp_6" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 433 'zext' 'p_cast19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_22 : Operation 434 [1/1] (1.12ns)   --->   "%empty_55 = add i64 %p_cast19, i64 %input_read" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 434 'add' 'empty_55' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_55, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 435 'partselect' 'trunc_ln17_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 436 [1/4] (5.71ns)   --->   "%sum_7_0_1 = fadd i32 %sum_7, i32 %mul_0_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 436 'fadd' 'sum_7_0_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [1/3] (6.08ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln18_30, i32 %bitcast_ln18_31" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 437 'fmul' 'mul_0_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln18_32 = bitcast i32 %gmem_addr_36_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 438 'bitcast' 'bitcast_ln18_32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln18_33 = bitcast i32 %gmem_addr_37_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 439 'bitcast' 'bitcast_ln18_33' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : [1/1] (0.79ns)   --->   Input mux for Operation 440 '%mul_1 = fmul i32 %bitcast_ln18_32, i32 %bitcast_ln18_33'
ST_23 : Operation 440 [3/3] (5.28ns)   --->   "%mul_1 = fmul i32 %bitcast_ln18_32, i32 %bitcast_ln18_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 440 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/1] (7.30ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 441 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 442 [1/8] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 442 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 443 [2/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 443 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 444 [3/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 444 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 445 [4/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 445 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 446 [5/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 446 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 447 [6/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 447 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 448 [7/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 448 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i62 %trunc_ln17_2" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 449 'sext' 'sext_ln17_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln17_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 450 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : Operation 451 [8/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 451 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 452 [1/1] (1.10ns)   --->   "%add_ln18_65 = add i63 %sext_ln12_5, i63 10" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 452 'add' 'add_ln18_65' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln18_52 = sext i63 %add_ln18_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 453 'sext' 'sext_ln18_52' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln18_52" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 454 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : [1/1] (0.79ns)   --->   Input mux for Operation 455 '%sum_7_0_2 = fadd i32 %sum_7_0_1, i32 %mul_0_2'
ST_24 : Operation 455 [4/4] (4.91ns)   --->   "%sum_7_0_2 = fadd i32 %sum_7_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 455 'fadd' 'sum_7_0_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [2/3] (6.08ns)   --->   "%mul_1 = fmul i32 %bitcast_ln18_32, i32 %bitcast_ln18_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 456 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (7.30ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 457 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 458 [1/8] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 458 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 459 [2/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 459 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 460 [3/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 460 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 461 [4/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 461 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 462 [5/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 462 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 463 [6/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 463 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln18_51 = sext i62 %trunc_ln17_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 464 'sext' 'sext_ln18_51' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_24 : Operation 465 [7/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 465 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 466 [8/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 466 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 467 [1/1] (1.10ns)   --->   "%add_ln18_66 = add i63 %sext_ln18_51, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 467 'add' 'add_ln18_66' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln18_53 = sext i63 %add_ln18_66" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 468 'sext' 'sext_ln18_53' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln18_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 469 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 470 [3/4] (5.71ns)   --->   "%sum_7_0_2 = fadd i32 %sum_7_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 470 'fadd' 'sum_7_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 471 [1/3] (6.08ns)   --->   "%mul_1 = fmul i32 %bitcast_ln18_32, i32 %bitcast_ln18_33" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 471 'fmul' 'mul_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln18_34 = bitcast i32 %gmem_addr_38_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 472 'bitcast' 'bitcast_ln18_34' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln18_35 = bitcast i32 %gmem_addr_39_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 473 'bitcast' 'bitcast_ln18_35' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : [1/1] (0.79ns)   --->   Input mux for Operation 474 '%mul_1_1 = fmul i32 %bitcast_ln18_34, i32 %bitcast_ln18_35'
ST_25 : Operation 474 [3/3] (5.28ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln18_34, i32 %bitcast_ln18_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 474 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 475 [1/1] (7.30ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 475 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 476 [1/8] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 476 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 477 [2/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 477 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 478 [3/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 478 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 479 [4/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 479 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 480 [5/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 480 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 481 [6/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 481 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 482 [7/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 482 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 483 [8/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 483 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 484 [1/1] (1.10ns)   --->   "%add_ln18_67 = add i63 %sext_ln12_5, i63 11" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 484 'add' 'add_ln18_67' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln18_54 = sext i63 %add_ln18_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 485 'sext' 'sext_ln18_54' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln18_54" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 486 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 487 [2/4] (5.71ns)   --->   "%sum_7_0_2 = fadd i32 %sum_7_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 487 'fadd' 'sum_7_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 488 [2/3] (6.08ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln18_34, i32 %bitcast_ln18_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 488 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [1/1] (7.30ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 489 'read' 'gmem_addr_41_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 490 [1/8] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 490 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 491 [2/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 491 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 492 [3/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 492 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 493 [4/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 493 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 494 [5/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 494 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 495 [6/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 495 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 496 [7/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 496 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 497 [8/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 497 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 498 [1/1] (1.10ns)   --->   "%add_ln18_68 = add i63 %sext_ln18_51, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 498 'add' 'add_ln18_68' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln18_55 = sext i63 %add_ln18_68" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 499 'sext' 'sext_ln18_55' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln18_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 500 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 501 [1/4] (5.71ns)   --->   "%sum_7_0_2 = fadd i32 %sum_7_0_1, i32 %mul_0_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 501 'fadd' 'sum_7_0_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [1/3] (6.08ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln18_34, i32 %bitcast_ln18_35" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 502 'fmul' 'mul_1_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln18_36 = bitcast i32 %gmem_addr_40_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 503 'bitcast' 'bitcast_ln18_36' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln18_37 = bitcast i32 %gmem_addr_41_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 504 'bitcast' 'bitcast_ln18_37' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : [1/1] (0.79ns)   --->   Input mux for Operation 505 '%mul_1_2 = fmul i32 %bitcast_ln18_36, i32 %bitcast_ln18_37'
ST_27 : Operation 505 [3/3] (5.28ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln18_36, i32 %bitcast_ln18_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 505 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [1/1] (7.30ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 506 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 507 [1/8] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 507 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 508 [2/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 508 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 509 [3/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 509 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 510 [4/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 510 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 511 [5/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 511 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 512 [6/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 512 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 513 [7/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 513 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 514 [8/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 514 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 515 [1/1] (1.10ns)   --->   "%add_ln18_69 = add i63 %sext_ln12_5, i63 12" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 515 'add' 'add_ln18_69' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln18_56 = sext i63 %add_ln18_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 516 'sext' 'sext_ln18_56' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 517 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln18_56" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 517 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : [1/1] (0.79ns)   --->   Input mux for Operation 518 '%sum_7_0_3 = fadd i32 %sum_7_0_2, i32 %mul_0_3'
ST_28 : Operation 518 [4/4] (4.91ns)   --->   "%sum_7_0_3 = fadd i32 %sum_7_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 518 'fadd' 'sum_7_0_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 519 [2/3] (6.08ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln18_36, i32 %bitcast_ln18_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 519 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (7.30ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 520 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 521 [1/8] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 521 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 522 [2/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 522 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 523 [3/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 523 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 524 [4/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 524 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 525 [5/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 525 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 526 [6/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 526 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 527 [7/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 527 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 528 [8/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 528 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 529 [1/1] (1.10ns)   --->   "%add_ln18_70 = add i63 %sext_ln18_51, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 529 'add' 'add_ln18_70' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln18_57 = sext i63 %add_ln18_70" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 530 'sext' 'sext_ln18_57' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln18_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 531 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (1.10ns)   --->   "%add_ln18_72 = add i63 %sext_ln18_51, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 532 'add' 'add_ln18_72' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln18_59 = sext i63 %add_ln18_72" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 533 'sext' 'sext_ln18_59' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln18_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 534 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 535 [3/4] (5.71ns)   --->   "%sum_7_0_3 = fadd i32 %sum_7_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 535 'fadd' 'sum_7_0_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 536 [1/3] (6.08ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln18_36, i32 %bitcast_ln18_37" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 536 'fmul' 'mul_1_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln18_38 = bitcast i32 %gmem_addr_42_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 537 'bitcast' 'bitcast_ln18_38' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln18_39 = bitcast i32 %gmem_addr_43_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 538 'bitcast' 'bitcast_ln18_39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_29 : [1/1] (0.79ns)   --->   Input mux for Operation 539 '%mul_1_3 = fmul i32 %bitcast_ln18_38, i32 %bitcast_ln18_39'
ST_29 : Operation 539 [3/3] (5.28ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln18_38, i32 %bitcast_ln18_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 539 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 540 [1/1] (7.30ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 540 'read' 'gmem_addr_44_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 541 [1/8] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 541 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 542 [2/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 542 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 543 [3/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 543 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 544 [4/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 544 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 545 [5/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 545 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 546 [6/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 546 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 547 [7/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 547 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 548 [8/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 548 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 549 [1/1] (1.10ns)   --->   "%add_ln18_71 = add i63 %sext_ln12_5, i63 13" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 549 'add' 'add_ln18_71' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln18_58 = sext i63 %add_ln18_71" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 550 'sext' 'sext_ln18_58' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln18_58" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 551 'getelementptr' 'gmem_addr_53' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 552 [2/4] (5.71ns)   --->   "%sum_7_0_3 = fadd i32 %sum_7_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 552 'fadd' 'sum_7_0_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 553 [2/3] (6.08ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln18_38, i32 %bitcast_ln18_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 553 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 554 [1/1] (7.30ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 554 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 555 [1/8] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 555 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 556 [2/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 556 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 557 [3/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 557 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 558 [4/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 558 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 559 [5/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 559 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 560 [6/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 560 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 561 [7/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 561 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 562 [8/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 562 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 563 [1/4] (5.71ns)   --->   "%sum_7_0_3 = fadd i32 %sum_7_0_2, i32 %mul_0_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 563 'fadd' 'sum_7_0_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 564 [1/3] (6.08ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln18_38, i32 %bitcast_ln18_39" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 564 'fmul' 'mul_1_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln18_40 = bitcast i32 %gmem_addr_44_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 565 'bitcast' 'bitcast_ln18_40' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln18_41 = bitcast i32 %gmem_addr_45_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 566 'bitcast' 'bitcast_ln18_41' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_31 : [1/1] (0.79ns)   --->   Input mux for Operation 567 '%mul_1_4 = fmul i32 %bitcast_ln18_40, i32 %bitcast_ln18_41'
ST_31 : Operation 567 [3/3] (5.28ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln18_40, i32 %bitcast_ln18_41" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 567 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 568 [1/1] (7.30ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 568 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 569 [1/8] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 569 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 570 [2/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 570 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 571 [3/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 571 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 572 [4/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 572 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 573 [5/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 573 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 574 [6/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 574 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 575 [7/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 575 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 576 [8/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 576 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 577 [1/1] (1.10ns)   --->   "%add_ln18_73 = add i63 %sext_ln12_5, i63 14" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 577 'add' 'add_ln18_73' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln18_60 = sext i63 %add_ln18_73" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 578 'sext' 'sext_ln18_60' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln18_60" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 579 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : [1/1] (0.79ns)   --->   Input mux for Operation 580 '%sum_7_0_4 = fadd i32 %sum_7_0_3, i32 %mul_0_4'
ST_32 : Operation 580 [4/4] (4.91ns)   --->   "%sum_7_0_4 = fadd i32 %sum_7_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 580 'fadd' 'sum_7_0_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 581 [2/3] (6.08ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln18_40, i32 %bitcast_ln18_41" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 581 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 582 [1/1] (7.30ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 582 'read' 'gmem_addr_47_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 583 [1/8] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 583 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 584 [2/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 584 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 585 [3/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 585 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 586 [4/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 586 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 587 [5/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 587 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 588 [6/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 588 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 589 [7/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 589 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 590 [8/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 590 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 591 [1/1] (0.71ns)   --->   "%tmp2_310 = add i5 %select_ln13_6, i5 3" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 591 'add' 'tmp2_310' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %tmp2_310, i5 %select_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 592 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%p_cast21 = zext i12 %tmp_7" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 593 'zext' 'p_cast21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_32 : Operation 594 [1/1] (1.12ns)   --->   "%empty_56 = add i64 %p_cast21, i64 %input_read" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 594 'add' 'empty_56' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_56, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 595 'partselect' 'trunc_ln17_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 596 [3/4] (5.71ns)   --->   "%sum_7_0_4 = fadd i32 %sum_7_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 596 'fadd' 'sum_7_0_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 597 [1/3] (6.08ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln18_40, i32 %bitcast_ln18_41" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 597 'fmul' 'mul_1_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln18_42 = bitcast i32 %gmem_addr_46_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 598 'bitcast' 'bitcast_ln18_42' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_33 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln18_43 = bitcast i32 %gmem_addr_47_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 599 'bitcast' 'bitcast_ln18_43' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_33 : [1/1] (0.79ns)   --->   Input mux for Operation 600 '%mul_2 = fmul i32 %bitcast_ln18_42, i32 %bitcast_ln18_43'
ST_33 : Operation 600 [3/3] (5.28ns)   --->   "%mul_2 = fmul i32 %bitcast_ln18_42, i32 %bitcast_ln18_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 600 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 601 [1/1] (7.30ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 601 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 602 [1/8] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 602 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 603 [2/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 603 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 604 [3/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 604 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 605 [4/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 605 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 606 [5/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 606 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 607 [6/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 607 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 608 [7/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 608 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i62 %trunc_ln17_3" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 609 'sext' 'sext_ln17_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_33 : Operation 610 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln17_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 610 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_33 : Operation 611 [8/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 611 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 612 [1/1] (1.10ns)   --->   "%add_ln18_74 = add i63 %sext_ln12_5, i63 15" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 612 'add' 'add_ln18_74' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln18_62 = sext i63 %add_ln18_74" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 613 'sext' 'sext_ln18_62' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln18_62" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 614 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 615 [2/4] (5.71ns)   --->   "%sum_7_0_4 = fadd i32 %sum_7_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 615 'fadd' 'sum_7_0_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 616 [2/3] (6.08ns)   --->   "%mul_2 = fmul i32 %bitcast_ln18_42, i32 %bitcast_ln18_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 616 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 617 [1/1] (7.30ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 617 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 618 [1/8] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 618 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 619 [2/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 619 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 620 [3/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 620 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 621 [4/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 621 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 622 [5/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 622 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 623 [6/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 623 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln18_61 = sext i62 %trunc_ln17_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 624 'sext' 'sext_ln18_61' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_34 : Operation 625 [7/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 625 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 626 [8/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 626 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 627 [1/1] (1.10ns)   --->   "%add_ln18_75 = add i63 %sext_ln18_61, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 627 'add' 'add_ln18_75' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln18_63 = sext i63 %add_ln18_75" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 628 'sext' 'sext_ln18_63' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_34 : Operation 629 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln18_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 629 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 630 [1/4] (5.71ns)   --->   "%sum_7_0_4 = fadd i32 %sum_7_0_3, i32 %mul_0_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 630 'fadd' 'sum_7_0_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 631 [1/3] (6.08ns)   --->   "%mul_2 = fmul i32 %bitcast_ln18_42, i32 %bitcast_ln18_43" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 631 'fmul' 'mul_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln18_44 = bitcast i32 %gmem_addr_48_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 632 'bitcast' 'bitcast_ln18_44' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "%bitcast_ln18_45 = bitcast i32 %gmem_addr_49_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 633 'bitcast' 'bitcast_ln18_45' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_35 : [1/1] (0.79ns)   --->   Input mux for Operation 634 '%mul_2_1 = fmul i32 %bitcast_ln18_44, i32 %bitcast_ln18_45'
ST_35 : Operation 634 [3/3] (5.28ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln18_44, i32 %bitcast_ln18_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 634 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 635 [1/1] (7.30ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 635 'read' 'gmem_addr_50_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 636 [1/8] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 636 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 637 [2/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 637 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 638 [3/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 638 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 639 [4/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 639 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 640 [5/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 640 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 641 [6/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 641 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 642 [7/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 642 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 643 [8/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 643 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 644 [1/1] (1.10ns)   --->   "%add_ln18_76 = add i63 %sext_ln12_5, i63 16" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 644 'add' 'add_ln18_76' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln18_64 = sext i63 %add_ln18_76" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 645 'sext' 'sext_ln18_64' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_35 : Operation 646 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln18_64" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 646 'getelementptr' 'gmem_addr_59' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : [1/1] (0.79ns)   --->   Input mux for Operation 647 '%sum_7_1 = fadd i32 %sum_7_0_4, i32 %mul_1'
ST_36 : Operation 647 [4/4] (4.91ns)   --->   "%sum_7_1 = fadd i32 %sum_7_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 647 'fadd' 'sum_7_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 648 [2/3] (6.08ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln18_44, i32 %bitcast_ln18_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 648 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 649 [1/1] (7.30ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 649 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 650 [1/8] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 650 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 651 [2/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 651 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 652 [3/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 652 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 653 [4/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 653 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 654 [5/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 654 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 655 [6/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 655 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 656 [7/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 656 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 657 [8/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 657 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 658 [1/1] (1.10ns)   --->   "%add_ln18_77 = add i63 %sext_ln18_61, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 658 'add' 'add_ln18_77' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln18_65 = sext i63 %add_ln18_77" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 659 'sext' 'sext_ln18_65' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_36 : Operation 660 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32 %gmem, i64 %sext_ln18_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 660 'getelementptr' 'gmem_addr_60' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 661 [3/4] (5.71ns)   --->   "%sum_7_1 = fadd i32 %sum_7_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 661 'fadd' 'sum_7_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 662 [1/3] (6.08ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln18_44, i32 %bitcast_ln18_45" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 662 'fmul' 'mul_2_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln18_46 = bitcast i32 %gmem_addr_50_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 663 'bitcast' 'bitcast_ln18_46' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln18_47 = bitcast i32 %gmem_addr_51_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 664 'bitcast' 'bitcast_ln18_47' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : [1/1] (0.79ns)   --->   Input mux for Operation 665 '%mul_2_2 = fmul i32 %bitcast_ln18_46, i32 %bitcast_ln18_47'
ST_37 : Operation 665 [3/3] (5.28ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln18_46, i32 %bitcast_ln18_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 665 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 666 [1/1] (7.30ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 666 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 667 [1/8] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 667 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 668 [2/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 668 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 669 [3/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 669 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 670 [4/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 670 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 671 [5/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 671 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 672 [6/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 672 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 673 [7/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 673 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 674 [8/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 674 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 675 [1/1] (1.10ns)   --->   "%add_ln18_78 = add i63 %sext_ln12_5, i63 17" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 675 'add' 'add_ln18_78' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln18_66 = sext i63 %add_ln18_78" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 676 'sext' 'sext_ln18_66' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : Operation 677 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32 %gmem, i64 %sext_ln18_66" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 677 'getelementptr' 'gmem_addr_61' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 678 [2/4] (5.71ns)   --->   "%sum_7_1 = fadd i32 %sum_7_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 678 'fadd' 'sum_7_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 679 [2/3] (6.08ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln18_46, i32 %bitcast_ln18_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 679 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 680 [1/1] (7.30ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 680 'read' 'gmem_addr_53_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 681 [1/8] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 681 'readreq' 'gmem_load_57_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 682 [2/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 682 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 683 [3/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 683 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 684 [4/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 684 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 685 [5/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 685 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 686 [6/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 686 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 687 [7/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 687 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 688 [8/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 688 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 689 [1/1] (1.10ns)   --->   "%add_ln18_79 = add i63 %sext_ln18_61, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 689 'add' 'add_ln18_79' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln18_67 = sext i63 %add_ln18_79" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 690 'sext' 'sext_ln18_67' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_38 : Operation 691 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32 %gmem, i64 %sext_ln18_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 691 'getelementptr' 'gmem_addr_62' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_38 : Operation 692 [1/1] (1.10ns)   --->   "%add_ln18_81 = add i63 %sext_ln18_61, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 692 'add' 'add_ln18_81' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln18_69 = sext i63 %add_ln18_81" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 693 'sext' 'sext_ln18_69' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_38 : Operation 694 [1/1] (0.00ns)   --->   "%gmem_addr_64 = getelementptr i32 %gmem, i64 %sext_ln18_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 694 'getelementptr' 'gmem_addr_64' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 695 [1/4] (5.71ns)   --->   "%sum_7_1 = fadd i32 %sum_7_0_4, i32 %mul_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 695 'fadd' 'sum_7_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 696 [1/3] (6.08ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln18_46, i32 %bitcast_ln18_47" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 696 'fmul' 'mul_2_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln18_48 = bitcast i32 %gmem_addr_52_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 697 'bitcast' 'bitcast_ln18_48' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln18_49 = bitcast i32 %gmem_addr_53_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 698 'bitcast' 'bitcast_ln18_49' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_39 : [1/1] (0.79ns)   --->   Input mux for Operation 699 '%mul_2_3 = fmul i32 %bitcast_ln18_48, i32 %bitcast_ln18_49'
ST_39 : Operation 699 [3/3] (5.28ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln18_48, i32 %bitcast_ln18_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 699 'fmul' 'mul_2_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 700 [1/1] (7.30ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 700 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 701 [1/8] (7.30ns)   --->   "%gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 701 'readreq' 'gmem_load_58_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 702 [2/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 702 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 703 [3/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 703 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 704 [4/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 704 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 705 [5/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 705 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 706 [6/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 706 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 707 [7/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 707 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 708 [8/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 708 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 709 [1/1] (1.10ns)   --->   "%add_ln18_80 = add i63 %sext_ln12_5, i63 18" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 709 'add' 'add_ln18_80' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln18_68 = sext i63 %add_ln18_80" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 710 'sext' 'sext_ln18_68' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32 %gmem, i64 %sext_ln18_68" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 711 'getelementptr' 'gmem_addr_63' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : [1/1] (0.79ns)   --->   Input mux for Operation 712 '%sum_7_1_1 = fadd i32 %sum_7_1, i32 %mul_1_1'
ST_40 : Operation 712 [4/4] (4.91ns)   --->   "%sum_7_1_1 = fadd i32 %sum_7_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 712 'fadd' 'sum_7_1_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 713 [2/3] (6.08ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln18_48, i32 %bitcast_ln18_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 713 'fmul' 'mul_2_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 714 [1/1] (7.30ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 714 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 715 [1/8] (7.30ns)   --->   "%gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 715 'readreq' 'gmem_load_59_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 716 [2/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 716 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 717 [3/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 717 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 718 [4/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 718 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 719 [5/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 719 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 720 [6/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 720 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 721 [7/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 721 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 722 [8/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 722 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 723 [3/4] (5.71ns)   --->   "%sum_7_1_1 = fadd i32 %sum_7_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 723 'fadd' 'sum_7_1_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 724 [1/3] (6.08ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln18_48, i32 %bitcast_ln18_49" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 724 'fmul' 'mul_2_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln18_50 = bitcast i32 %gmem_addr_54_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 725 'bitcast' 'bitcast_ln18_50' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln18_51 = bitcast i32 %gmem_addr_55_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 726 'bitcast' 'bitcast_ln18_51' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_41 : [1/1] (0.79ns)   --->   Input mux for Operation 727 '%mul_2_4 = fmul i32 %bitcast_ln18_50, i32 %bitcast_ln18_51'
ST_41 : Operation 727 [3/3] (5.28ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln18_50, i32 %bitcast_ln18_51" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 727 'fmul' 'mul_2_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 728 [1/1] (7.30ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 728 'read' 'gmem_addr_56_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 729 [1/8] (7.30ns)   --->   "%gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 729 'readreq' 'gmem_load_60_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 730 [2/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 730 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 731 [3/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 731 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 732 [4/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 732 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 733 [5/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 733 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 734 [6/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 734 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 735 [7/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 735 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 736 [8/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 736 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 737 [1/1] (1.10ns)   --->   "%add_ln18_82 = add i63 %sext_ln12_5, i63 19" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 737 'add' 'add_ln18_82' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln18_70 = sext i63 %add_ln18_82" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 738 'sext' 'sext_ln18_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%gmem_addr_65 = getelementptr i32 %gmem, i64 %sext_ln18_70" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 739 'getelementptr' 'gmem_addr_65' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 740 [2/4] (5.71ns)   --->   "%sum_7_1_1 = fadd i32 %sum_7_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 740 'fadd' 'sum_7_1_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 741 [2/3] (6.08ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln18_50, i32 %bitcast_ln18_51" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 741 'fmul' 'mul_2_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 742 [1/1] (7.30ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 742 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 743 [1/8] (7.30ns)   --->   "%gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 743 'readreq' 'gmem_load_61_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 744 [2/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 744 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 745 [3/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 745 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 746 [4/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 746 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 747 [5/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 747 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 748 [6/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 748 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 749 [7/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 749 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 750 [8/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 750 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 751 [1/1] (0.71ns)   --->   "%tmp2_48 = add i5 %select_ln13_6, i5 4" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 751 'add' 'tmp2_48' <Predicate = (!icmp_ln12)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %tmp2_48, i5 %select_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 752 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 753 [1/1] (0.00ns)   --->   "%p_cast23 = zext i12 %tmp_8" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 753 'zext' 'p_cast23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 754 [1/1] (1.12ns)   --->   "%empty_57 = add i64 %p_cast23, i64 %input_read" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 754 'add' 'empty_57' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 755 'partselect' 'trunc_ln17_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 756 [1/4] (5.71ns)   --->   "%sum_7_1_1 = fadd i32 %sum_7_1, i32 %mul_1_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 756 'fadd' 'sum_7_1_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 757 [1/3] (6.08ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln18_50, i32 %bitcast_ln18_51" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 757 'fmul' 'mul_2_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 758 [1/1] (0.00ns)   --->   "%bitcast_ln18_52 = bitcast i32 %gmem_addr_56_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 758 'bitcast' 'bitcast_ln18_52' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_43 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln18_53 = bitcast i32 %gmem_addr_57_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 759 'bitcast' 'bitcast_ln18_53' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_43 : [1/1] (0.79ns)   --->   Input mux for Operation 760 '%mul_3 = fmul i32 %bitcast_ln18_52, i32 %bitcast_ln18_53'
ST_43 : Operation 760 [3/3] (5.28ns)   --->   "%mul_3 = fmul i32 %bitcast_ln18_52, i32 %bitcast_ln18_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 760 'fmul' 'mul_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 761 [1/1] (7.30ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 761 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 762 [1/8] (7.30ns)   --->   "%gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 762 'readreq' 'gmem_load_62_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 763 [2/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 763 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 764 [3/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 764 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 765 [4/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 765 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 766 [5/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 766 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 767 [6/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 767 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 768 [7/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 768 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i62 %trunc_ln17_4" [lenet_proj/lenet_support_1.cpp:17]   --->   Operation 769 'sext' 'sext_ln17_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_43 : Operation 770 [1/1] (0.00ns)   --->   "%gmem_addr_66 = getelementptr i32 %gmem, i64 %sext_ln17_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 770 'getelementptr' 'gmem_addr_66' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_43 : Operation 771 [8/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 771 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 772 [1/1] (1.10ns)   --->   "%add_ln18_83 = add i63 %sext_ln12_5, i63 20" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 772 'add' 'add_ln18_83' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln18_72 = sext i63 %add_ln18_83" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 773 'sext' 'sext_ln18_72' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_43 : Operation 774 [1/1] (0.00ns)   --->   "%gmem_addr_67 = getelementptr i32 %gmem, i64 %sext_ln18_72" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 774 'getelementptr' 'gmem_addr_67' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : [1/1] (0.79ns)   --->   Input mux for Operation 775 '%sum_7_1_2 = fadd i32 %sum_7_1_1, i32 %mul_1_2'
ST_44 : Operation 775 [4/4] (4.91ns)   --->   "%sum_7_1_2 = fadd i32 %sum_7_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 775 'fadd' 'sum_7_1_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 776 [2/3] (6.08ns)   --->   "%mul_3 = fmul i32 %bitcast_ln18_52, i32 %bitcast_ln18_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 776 'fmul' 'mul_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 777 [1/1] (7.30ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 777 'read' 'gmem_addr_59_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 778 [1/8] (7.30ns)   --->   "%gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 778 'readreq' 'gmem_load_63_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 779 [2/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 779 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 780 [3/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 780 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 781 [4/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 781 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 782 [5/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 782 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 783 [6/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 783 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln18_71 = sext i62 %trunc_ln17_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 784 'sext' 'sext_ln18_71' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_44 : Operation 785 [7/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 785 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 786 [8/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 786 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 787 [1/1] (1.10ns)   --->   "%add_ln18_84 = add i63 %sext_ln18_71, i63 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 787 'add' 'add_ln18_84' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln18_73 = sext i63 %add_ln18_84" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 788 'sext' 'sext_ln18_73' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_44 : Operation 789 [1/1] (0.00ns)   --->   "%gmem_addr_68 = getelementptr i32 %gmem, i64 %sext_ln18_73" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 789 'getelementptr' 'gmem_addr_68' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 790 [3/4] (5.71ns)   --->   "%sum_7_1_2 = fadd i32 %sum_7_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 790 'fadd' 'sum_7_1_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 791 [1/3] (6.08ns)   --->   "%mul_3 = fmul i32 %bitcast_ln18_52, i32 %bitcast_ln18_53" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 791 'fmul' 'mul_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln18_54 = bitcast i32 %gmem_addr_58_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 792 'bitcast' 'bitcast_ln18_54' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_45 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln18_55 = bitcast i32 %gmem_addr_59_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 793 'bitcast' 'bitcast_ln18_55' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_45 : [1/1] (0.79ns)   --->   Input mux for Operation 794 '%mul_3_1 = fmul i32 %bitcast_ln18_54, i32 %bitcast_ln18_55'
ST_45 : Operation 794 [3/3] (5.28ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln18_54, i32 %bitcast_ln18_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 794 'fmul' 'mul_3_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 795 [1/1] (7.30ns)   --->   "%gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 795 'read' 'gmem_addr_60_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 796 [1/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 796 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 797 [2/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 797 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 798 [3/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 798 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 799 [4/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 799 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 800 [5/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 800 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 801 [6/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 801 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 802 [7/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 802 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 803 [8/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 803 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 804 [1/1] (1.10ns)   --->   "%add_ln18_85 = add i63 %sext_ln12_5, i63 21" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 804 'add' 'add_ln18_85' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln18_74 = sext i63 %add_ln18_85" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 805 'sext' 'sext_ln18_74' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_45 : Operation 806 [1/1] (0.00ns)   --->   "%gmem_addr_69 = getelementptr i32 %gmem, i64 %sext_ln18_74" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 806 'getelementptr' 'gmem_addr_69' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 807 [2/4] (5.71ns)   --->   "%sum_7_1_2 = fadd i32 %sum_7_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 807 'fadd' 'sum_7_1_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 808 [2/3] (6.08ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln18_54, i32 %bitcast_ln18_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 808 'fmul' 'mul_3_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 809 [1/1] (7.30ns)   --->   "%gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 809 'read' 'gmem_addr_61_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 810 [1/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 810 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 811 [2/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 811 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 812 [3/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 812 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 813 [4/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 813 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 814 [5/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 814 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 815 [6/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 815 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 816 [7/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 816 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 817 [8/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 817 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 818 [1/1] (1.10ns)   --->   "%add_ln18_86 = add i63 %sext_ln18_71, i63 2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 818 'add' 'add_ln18_86' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln18_75 = sext i63 %add_ln18_86" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 819 'sext' 'sext_ln18_75' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_46 : Operation 820 [1/1] (0.00ns)   --->   "%gmem_addr_70 = getelementptr i32 %gmem, i64 %sext_ln18_75" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 820 'getelementptr' 'gmem_addr_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 821 [1/4] (5.71ns)   --->   "%sum_7_1_2 = fadd i32 %sum_7_1_1, i32 %mul_1_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 821 'fadd' 'sum_7_1_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 822 [1/3] (6.08ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln18_54, i32 %bitcast_ln18_55" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 822 'fmul' 'mul_3_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 823 [1/1] (0.00ns)   --->   "%bitcast_ln18_56 = bitcast i32 %gmem_addr_60_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 823 'bitcast' 'bitcast_ln18_56' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_47 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln18_57 = bitcast i32 %gmem_addr_61_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 824 'bitcast' 'bitcast_ln18_57' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_47 : [1/1] (0.79ns)   --->   Input mux for Operation 825 '%mul_3_2 = fmul i32 %bitcast_ln18_56, i32 %bitcast_ln18_57'
ST_47 : Operation 825 [3/3] (5.28ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln18_56, i32 %bitcast_ln18_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 825 'fmul' 'mul_3_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 826 [1/1] (7.30ns)   --->   "%gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 826 'read' 'gmem_addr_62_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 827 [1/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 827 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 828 [2/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 828 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 829 [3/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 829 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 830 [4/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 830 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 831 [5/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 831 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 832 [6/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 832 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 833 [7/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 833 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 834 [8/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 834 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 835 [1/1] (1.10ns)   --->   "%add_ln18_87 = add i63 %sext_ln12_5, i63 22" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 835 'add' 'add_ln18_87' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln18_76 = sext i63 %add_ln18_87" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 836 'sext' 'sext_ln18_76' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_47 : Operation 837 [1/1] (0.00ns)   --->   "%gmem_addr_71 = getelementptr i32 %gmem, i64 %sext_ln18_76" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 837 'getelementptr' 'gmem_addr_71' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : [1/1] (0.79ns)   --->   Input mux for Operation 838 '%sum_7_1_3 = fadd i32 %sum_7_1_2, i32 %mul_1_3'
ST_48 : Operation 838 [4/4] (4.91ns)   --->   "%sum_7_1_3 = fadd i32 %sum_7_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 838 'fadd' 'sum_7_1_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 839 [2/3] (6.08ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln18_56, i32 %bitcast_ln18_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 839 'fmul' 'mul_3_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 840 [1/1] (7.30ns)   --->   "%gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 840 'read' 'gmem_addr_63_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 841 [1/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 841 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 842 [2/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 842 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 843 [3/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 843 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 844 [4/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 844 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 845 [5/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 845 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 846 [6/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 846 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 847 [7/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 847 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 848 [8/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 848 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 849 [1/1] (1.10ns)   --->   "%add_ln18_88 = add i63 %sext_ln18_71, i63 3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 849 'add' 'add_ln18_88' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln18_77 = sext i63 %add_ln18_88" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 850 'sext' 'sext_ln18_77' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_48 : Operation 851 [1/1] (0.00ns)   --->   "%gmem_addr_72 = getelementptr i32 %gmem, i64 %sext_ln18_77" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 851 'getelementptr' 'gmem_addr_72' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_48 : Operation 852 [1/1] (1.10ns)   --->   "%add_ln18_90 = add i63 %sext_ln18_71, i63 4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 852 'add' 'add_ln18_90' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln18_79 = sext i63 %add_ln18_90" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 853 'sext' 'sext_ln18_79' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_48 : Operation 854 [1/1] (0.00ns)   --->   "%gmem_addr_74 = getelementptr i32 %gmem, i64 %sext_ln18_79" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 854 'getelementptr' 'gmem_addr_74' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 855 [3/4] (5.71ns)   --->   "%sum_7_1_3 = fadd i32 %sum_7_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 855 'fadd' 'sum_7_1_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 856 [1/3] (6.08ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln18_56, i32 %bitcast_ln18_57" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 856 'fmul' 'mul_3_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln18_58 = bitcast i32 %gmem_addr_62_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 857 'bitcast' 'bitcast_ln18_58' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_49 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln18_59 = bitcast i32 %gmem_addr_63_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 858 'bitcast' 'bitcast_ln18_59' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_49 : [1/1] (0.79ns)   --->   Input mux for Operation 859 '%mul_3_3 = fmul i32 %bitcast_ln18_58, i32 %bitcast_ln18_59'
ST_49 : Operation 859 [3/3] (5.28ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln18_58, i32 %bitcast_ln18_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 859 'fmul' 'mul_3_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 860 [1/1] (7.30ns)   --->   "%gmem_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_64" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 860 'read' 'gmem_addr_64_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 861 [1/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 861 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 862 [2/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 862 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 863 [3/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 863 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 864 [4/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 864 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 865 [5/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 865 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 866 [6/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 866 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 867 [7/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 867 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 868 [8/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 868 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 869 [1/1] (1.10ns)   --->   "%add_ln18_89 = add i63 %sext_ln12_5, i63 23" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 869 'add' 'add_ln18_89' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln18_78 = sext i63 %add_ln18_89" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 870 'sext' 'sext_ln18_78' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_49 : Operation 871 [1/1] (0.00ns)   --->   "%gmem_addr_73 = getelementptr i32 %gmem, i64 %sext_ln18_78" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 871 'getelementptr' 'gmem_addr_73' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_49 : Operation 872 [1/1] (1.10ns)   --->   "%add_ln18_91 = add i63 %sext_ln12_5, i63 24" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 872 'add' 'add_ln18_91' <Predicate = (!icmp_ln12)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln18_80 = sext i63 %add_ln18_91" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 873 'sext' 'sext_ln18_80' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_49 : Operation 874 [1/1] (0.00ns)   --->   "%gmem_addr_75 = getelementptr i32 %gmem, i64 %sext_ln18_80" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 874 'getelementptr' 'gmem_addr_75' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 875 [2/4] (5.71ns)   --->   "%sum_7_1_3 = fadd i32 %sum_7_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 875 'fadd' 'sum_7_1_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 876 [2/3] (6.08ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln18_58, i32 %bitcast_ln18_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 876 'fmul' 'mul_3_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 877 [1/1] (7.30ns)   --->   "%gmem_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 877 'read' 'gmem_addr_65_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 878 [1/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 878 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 879 [2/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 879 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 880 [3/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 880 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 881 [4/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 881 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 882 [5/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 882 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 883 [6/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 883 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 884 [7/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 884 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 885 [8/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 885 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 886 [1/4] (5.71ns)   --->   "%sum_7_1_3 = fadd i32 %sum_7_1_2, i32 %mul_1_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 886 'fadd' 'sum_7_1_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 887 [1/3] (6.08ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln18_58, i32 %bitcast_ln18_59" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 887 'fmul' 'mul_3_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 888 [1/1] (0.00ns)   --->   "%bitcast_ln18_60 = bitcast i32 %gmem_addr_64_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 888 'bitcast' 'bitcast_ln18_60' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_51 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln18_61 = bitcast i32 %gmem_addr_65_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 889 'bitcast' 'bitcast_ln18_61' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_51 : [1/1] (0.79ns)   --->   Input mux for Operation 890 '%mul_3_4 = fmul i32 %bitcast_ln18_60, i32 %bitcast_ln18_61'
ST_51 : Operation 890 [3/3] (5.28ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln18_60, i32 %bitcast_ln18_61" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 890 'fmul' 'mul_3_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 891 [1/1] (7.30ns)   --->   "%gmem_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_66" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 891 'read' 'gmem_addr_66_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 892 [1/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 892 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 893 [2/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 893 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 894 [3/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 894 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 895 [4/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 895 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 896 [5/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 896 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 897 [6/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 897 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 898 [7/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 898 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 899 [8/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 899 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : [1/1] (0.79ns)   --->   Input mux for Operation 900 '%sum_7_1_4 = fadd i32 %sum_7_1_3, i32 %mul_1_4'
ST_52 : Operation 900 [4/4] (4.91ns)   --->   "%sum_7_1_4 = fadd i32 %sum_7_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 900 'fadd' 'sum_7_1_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 901 [2/3] (6.08ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln18_60, i32 %bitcast_ln18_61" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 901 'fmul' 'mul_3_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 902 [1/1] (7.30ns)   --->   "%gmem_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 902 'read' 'gmem_addr_67_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 903 [1/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 903 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 904 [2/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 904 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 905 [3/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 905 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 906 [4/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 906 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 907 [5/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 907 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 908 [6/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 908 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 909 [7/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 909 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 910 [8/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 910 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 911 [3/4] (5.71ns)   --->   "%sum_7_1_4 = fadd i32 %sum_7_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 911 'fadd' 'sum_7_1_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 912 [1/3] (6.08ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln18_60, i32 %bitcast_ln18_61" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 912 'fmul' 'mul_3_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 913 [1/1] (0.00ns)   --->   "%bitcast_ln18_62 = bitcast i32 %gmem_addr_66_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 913 'bitcast' 'bitcast_ln18_62' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_53 : Operation 914 [1/1] (0.00ns)   --->   "%bitcast_ln18_63 = bitcast i32 %gmem_addr_67_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 914 'bitcast' 'bitcast_ln18_63' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_53 : [1/1] (0.79ns)   --->   Input mux for Operation 915 '%mul_4 = fmul i32 %bitcast_ln18_62, i32 %bitcast_ln18_63'
ST_53 : Operation 915 [3/3] (5.28ns)   --->   "%mul_4 = fmul i32 %bitcast_ln18_62, i32 %bitcast_ln18_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 915 'fmul' 'mul_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 916 [1/1] (7.30ns)   --->   "%gmem_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_68" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 916 'read' 'gmem_addr_68_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 917 [1/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 917 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 918 [2/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 918 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 919 [3/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 919 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 920 [4/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 920 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 921 [5/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 921 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 922 [6/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 922 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 923 [7/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 923 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 924 [2/4] (5.71ns)   --->   "%sum_7_1_4 = fadd i32 %sum_7_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 924 'fadd' 'sum_7_1_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 925 [2/3] (6.08ns)   --->   "%mul_4 = fmul i32 %bitcast_ln18_62, i32 %bitcast_ln18_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 925 'fmul' 'mul_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 926 [1/1] (7.30ns)   --->   "%gmem_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 926 'read' 'gmem_addr_69_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 927 [1/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 927 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 928 [2/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 928 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 929 [3/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 929 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 930 [4/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 930 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 931 [5/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 931 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 932 [6/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 932 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 933 [1/4] (5.71ns)   --->   "%sum_7_1_4 = fadd i32 %sum_7_1_3, i32 %mul_1_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 933 'fadd' 'sum_7_1_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 934 [1/3] (6.08ns)   --->   "%mul_4 = fmul i32 %bitcast_ln18_62, i32 %bitcast_ln18_63" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 934 'fmul' 'mul_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln18_64 = bitcast i32 %gmem_addr_68_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 935 'bitcast' 'bitcast_ln18_64' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_55 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln18_65 = bitcast i32 %gmem_addr_69_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 936 'bitcast' 'bitcast_ln18_65' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_55 : [1/1] (0.79ns)   --->   Input mux for Operation 937 '%mul_4_1 = fmul i32 %bitcast_ln18_64, i32 %bitcast_ln18_65'
ST_55 : Operation 937 [3/3] (5.28ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln18_64, i32 %bitcast_ln18_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 937 'fmul' 'mul_4_1' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 938 [1/1] (7.30ns)   --->   "%gmem_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_70" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 938 'read' 'gmem_addr_70_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 939 [1/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 939 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 940 [2/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 940 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 941 [3/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 941 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 942 [4/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 942 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 943 [5/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 943 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : [1/1] (0.79ns)   --->   Input mux for Operation 944 '%sum_7_2 = fadd i32 %sum_7_1_4, i32 %mul_2'
ST_56 : Operation 944 [4/4] (4.91ns)   --->   "%sum_7_2 = fadd i32 %sum_7_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 944 'fadd' 'sum_7_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 945 [2/3] (6.08ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln18_64, i32 %bitcast_ln18_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 945 'fmul' 'mul_4_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 946 [1/1] (7.30ns)   --->   "%gmem_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_71" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 946 'read' 'gmem_addr_71_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 947 [1/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 947 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 948 [2/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 948 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 949 [3/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 949 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 950 [4/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 950 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 951 [3/4] (5.71ns)   --->   "%sum_7_2 = fadd i32 %sum_7_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 951 'fadd' 'sum_7_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 952 [1/3] (6.08ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln18_64, i32 %bitcast_ln18_65" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 952 'fmul' 'mul_4_1' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln18_66 = bitcast i32 %gmem_addr_70_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 953 'bitcast' 'bitcast_ln18_66' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_57 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln18_67 = bitcast i32 %gmem_addr_71_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 954 'bitcast' 'bitcast_ln18_67' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_57 : [1/1] (0.79ns)   --->   Input mux for Operation 955 '%mul_4_2 = fmul i32 %bitcast_ln18_66, i32 %bitcast_ln18_67'
ST_57 : Operation 955 [3/3] (5.28ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln18_66, i32 %bitcast_ln18_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 955 'fmul' 'mul_4_2' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 956 [1/1] (7.30ns)   --->   "%gmem_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_72" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 956 'read' 'gmem_addr_72_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 957 [1/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 957 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 958 [2/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 958 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 959 [3/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 959 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 960 [2/4] (5.71ns)   --->   "%sum_7_2 = fadd i32 %sum_7_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 960 'fadd' 'sum_7_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 961 [2/3] (6.08ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln18_66, i32 %bitcast_ln18_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 961 'fmul' 'mul_4_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 962 [1/1] (7.30ns)   --->   "%gmem_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_73" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 962 'read' 'gmem_addr_73_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 963 [1/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 963 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 964 [2/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 964 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 965 [1/4] (5.71ns)   --->   "%sum_7_2 = fadd i32 %sum_7_1_4, i32 %mul_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 965 'fadd' 'sum_7_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 966 [1/3] (6.08ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln18_66, i32 %bitcast_ln18_67" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 966 'fmul' 'mul_4_2' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 967 [1/1] (0.00ns)   --->   "%bitcast_ln18_68 = bitcast i32 %gmem_addr_72_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 967 'bitcast' 'bitcast_ln18_68' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_59 : Operation 968 [1/1] (0.00ns)   --->   "%bitcast_ln18_69 = bitcast i32 %gmem_addr_73_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 968 'bitcast' 'bitcast_ln18_69' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_59 : [1/1] (0.79ns)   --->   Input mux for Operation 969 '%mul_4_3 = fmul i32 %bitcast_ln18_68, i32 %bitcast_ln18_69'
ST_59 : Operation 969 [3/3] (5.28ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln18_68, i32 %bitcast_ln18_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 969 'fmul' 'mul_4_3' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 970 [1/1] (7.30ns)   --->   "%gmem_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_74" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 970 'read' 'gmem_addr_74_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 971 [1/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 971 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : [1/1] (0.79ns)   --->   Input mux for Operation 972 '%sum_7_2_1 = fadd i32 %sum_7_2, i32 %mul_2_1'
ST_60 : Operation 972 [4/4] (4.91ns)   --->   "%sum_7_2_1 = fadd i32 %sum_7_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 972 'fadd' 'sum_7_2_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 973 [2/3] (6.08ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln18_68, i32 %bitcast_ln18_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 973 'fmul' 'mul_4_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 974 [1/1] (7.30ns)   --->   "%gmem_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_75" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 974 'read' 'gmem_addr_75_read' <Predicate = (!icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 6.08>
ST_61 : Operation 975 [3/4] (5.71ns)   --->   "%sum_7_2_1 = fadd i32 %sum_7_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 975 'fadd' 'sum_7_2_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 976 [1/3] (6.08ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln18_68, i32 %bitcast_ln18_69" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 976 'fmul' 'mul_4_3' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 977 [1/1] (0.00ns)   --->   "%bitcast_ln18_70 = bitcast i32 %gmem_addr_74_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 977 'bitcast' 'bitcast_ln18_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_61 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln18_71 = bitcast i32 %gmem_addr_75_read" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 978 'bitcast' 'bitcast_ln18_71' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_61 : [1/1] (0.79ns)   --->   Input mux for Operation 979 '%mul_4_4 = fmul i32 %bitcast_ln18_70, i32 %bitcast_ln18_71'
ST_61 : Operation 979 [3/3] (5.28ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln18_70, i32 %bitcast_ln18_71" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 979 'fmul' 'mul_4_4' <Predicate = (!icmp_ln12)> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.08>
ST_62 : Operation 980 [2/4] (5.71ns)   --->   "%sum_7_2_1 = fadd i32 %sum_7_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 980 'fadd' 'sum_7_2_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 981 [2/3] (6.08ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln18_70, i32 %bitcast_ln18_71" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 981 'fmul' 'mul_4_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.08>
ST_63 : Operation 982 [1/4] (5.71ns)   --->   "%sum_7_2_1 = fadd i32 %sum_7_2, i32 %mul_2_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 982 'fadd' 'sum_7_2_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 983 [1/3] (6.08ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln18_70, i32 %bitcast_ln18_71" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 983 'fmul' 'mul_4_4' <Predicate = (!icmp_ln12)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.71>
ST_64 : [1/1] (0.79ns)   --->   Input mux for Operation 984 '%sum_7_2_2 = fadd i32 %sum_7_2_1, i32 %mul_2_2'
ST_64 : Operation 984 [4/4] (4.91ns)   --->   "%sum_7_2_2 = fadd i32 %sum_7_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 984 'fadd' 'sum_7_2_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.71>
ST_65 : Operation 985 [3/4] (5.71ns)   --->   "%sum_7_2_2 = fadd i32 %sum_7_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 985 'fadd' 'sum_7_2_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.71>
ST_66 : Operation 986 [2/4] (5.71ns)   --->   "%sum_7_2_2 = fadd i32 %sum_7_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 986 'fadd' 'sum_7_2_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.71>
ST_67 : Operation 987 [1/4] (5.71ns)   --->   "%sum_7_2_2 = fadd i32 %sum_7_2_1, i32 %mul_2_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 987 'fadd' 'sum_7_2_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.71>
ST_68 : [1/1] (0.79ns)   --->   Input mux for Operation 988 '%sum_7_2_3 = fadd i32 %sum_7_2_2, i32 %mul_2_3'
ST_68 : Operation 988 [4/4] (4.91ns)   --->   "%sum_7_2_3 = fadd i32 %sum_7_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 988 'fadd' 'sum_7_2_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.71>
ST_69 : Operation 989 [3/4] (5.71ns)   --->   "%sum_7_2_3 = fadd i32 %sum_7_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 989 'fadd' 'sum_7_2_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.71>
ST_70 : Operation 990 [2/4] (5.71ns)   --->   "%sum_7_2_3 = fadd i32 %sum_7_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 990 'fadd' 'sum_7_2_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.71>
ST_71 : Operation 991 [1/4] (5.71ns)   --->   "%sum_7_2_3 = fadd i32 %sum_7_2_2, i32 %mul_2_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 991 'fadd' 'sum_7_2_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.71>
ST_72 : [1/1] (0.79ns)   --->   Input mux for Operation 992 '%sum_7_2_4 = fadd i32 %sum_7_2_3, i32 %mul_2_4'
ST_72 : Operation 992 [4/4] (4.91ns)   --->   "%sum_7_2_4 = fadd i32 %sum_7_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 992 'fadd' 'sum_7_2_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.71>
ST_73 : Operation 993 [3/4] (5.71ns)   --->   "%sum_7_2_4 = fadd i32 %sum_7_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 993 'fadd' 'sum_7_2_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.71>
ST_74 : Operation 994 [2/4] (5.71ns)   --->   "%sum_7_2_4 = fadd i32 %sum_7_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 994 'fadd' 'sum_7_2_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.71>
ST_75 : Operation 995 [1/4] (5.71ns)   --->   "%sum_7_2_4 = fadd i32 %sum_7_2_3, i32 %mul_2_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 995 'fadd' 'sum_7_2_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.71>
ST_76 : [1/1] (0.79ns)   --->   Input mux for Operation 996 '%sum_7_3 = fadd i32 %sum_7_2_4, i32 %mul_3'
ST_76 : Operation 996 [4/4] (4.91ns)   --->   "%sum_7_3 = fadd i32 %sum_7_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 996 'fadd' 'sum_7_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.71>
ST_77 : Operation 997 [3/4] (5.71ns)   --->   "%sum_7_3 = fadd i32 %sum_7_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 997 'fadd' 'sum_7_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.71>
ST_78 : Operation 998 [2/4] (5.71ns)   --->   "%sum_7_3 = fadd i32 %sum_7_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 998 'fadd' 'sum_7_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.71>
ST_79 : Operation 999 [1/4] (5.71ns)   --->   "%sum_7_3 = fadd i32 %sum_7_2_4, i32 %mul_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 999 'fadd' 'sum_7_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.71>
ST_80 : [1/1] (0.79ns)   --->   Input mux for Operation 1000 '%sum_7_3_1 = fadd i32 %sum_7_3, i32 %mul_3_1'
ST_80 : Operation 1000 [4/4] (4.91ns)   --->   "%sum_7_3_1 = fadd i32 %sum_7_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1000 'fadd' 'sum_7_3_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.71>
ST_81 : Operation 1001 [3/4] (5.71ns)   --->   "%sum_7_3_1 = fadd i32 %sum_7_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1001 'fadd' 'sum_7_3_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.71>
ST_82 : Operation 1002 [2/4] (5.71ns)   --->   "%sum_7_3_1 = fadd i32 %sum_7_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1002 'fadd' 'sum_7_3_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.71>
ST_83 : Operation 1003 [1/4] (5.71ns)   --->   "%sum_7_3_1 = fadd i32 %sum_7_3, i32 %mul_3_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1003 'fadd' 'sum_7_3_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.71>
ST_84 : [1/1] (0.79ns)   --->   Input mux for Operation 1004 '%sum_7_3_2 = fadd i32 %sum_7_3_1, i32 %mul_3_2'
ST_84 : Operation 1004 [4/4] (4.91ns)   --->   "%sum_7_3_2 = fadd i32 %sum_7_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1004 'fadd' 'sum_7_3_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.71>
ST_85 : Operation 1005 [3/4] (5.71ns)   --->   "%sum_7_3_2 = fadd i32 %sum_7_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1005 'fadd' 'sum_7_3_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.71>
ST_86 : Operation 1006 [2/4] (5.71ns)   --->   "%sum_7_3_2 = fadd i32 %sum_7_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1006 'fadd' 'sum_7_3_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.71>
ST_87 : Operation 1007 [1/4] (5.71ns)   --->   "%sum_7_3_2 = fadd i32 %sum_7_3_1, i32 %mul_3_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1007 'fadd' 'sum_7_3_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.71>
ST_88 : [1/1] (0.79ns)   --->   Input mux for Operation 1008 '%sum_7_3_3 = fadd i32 %sum_7_3_2, i32 %mul_3_3'
ST_88 : Operation 1008 [4/4] (4.91ns)   --->   "%sum_7_3_3 = fadd i32 %sum_7_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1008 'fadd' 'sum_7_3_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.71>
ST_89 : Operation 1009 [3/4] (5.71ns)   --->   "%sum_7_3_3 = fadd i32 %sum_7_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1009 'fadd' 'sum_7_3_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.71>
ST_90 : Operation 1010 [2/4] (5.71ns)   --->   "%sum_7_3_3 = fadd i32 %sum_7_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1010 'fadd' 'sum_7_3_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.71>
ST_91 : Operation 1011 [1/4] (5.71ns)   --->   "%sum_7_3_3 = fadd i32 %sum_7_3_2, i32 %mul_3_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1011 'fadd' 'sum_7_3_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.71>
ST_92 : [1/1] (0.79ns)   --->   Input mux for Operation 1012 '%sum_7_3_4 = fadd i32 %sum_7_3_3, i32 %mul_3_4'
ST_92 : Operation 1012 [4/4] (4.91ns)   --->   "%sum_7_3_4 = fadd i32 %sum_7_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1012 'fadd' 'sum_7_3_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.71>
ST_93 : Operation 1013 [3/4] (5.71ns)   --->   "%sum_7_3_4 = fadd i32 %sum_7_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1013 'fadd' 'sum_7_3_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.71>
ST_94 : Operation 1014 [2/4] (5.71ns)   --->   "%sum_7_3_4 = fadd i32 %sum_7_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1014 'fadd' 'sum_7_3_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.71>
ST_95 : Operation 1015 [1/4] (5.71ns)   --->   "%sum_7_3_4 = fadd i32 %sum_7_3_3, i32 %mul_3_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1015 'fadd' 'sum_7_3_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.71>
ST_96 : [1/1] (0.79ns)   --->   Input mux for Operation 1016 '%sum_7_4 = fadd i32 %sum_7_3_4, i32 %mul_4'
ST_96 : Operation 1016 [4/4] (4.91ns)   --->   "%sum_7_4 = fadd i32 %sum_7_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1016 'fadd' 'sum_7_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.71>
ST_97 : Operation 1017 [3/4] (5.71ns)   --->   "%sum_7_4 = fadd i32 %sum_7_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1017 'fadd' 'sum_7_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.71>
ST_98 : Operation 1018 [2/4] (5.71ns)   --->   "%sum_7_4 = fadd i32 %sum_7_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1018 'fadd' 'sum_7_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.71>
ST_99 : Operation 1019 [1/4] (5.71ns)   --->   "%sum_7_4 = fadd i32 %sum_7_3_4, i32 %mul_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1019 'fadd' 'sum_7_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.71>
ST_100 : [1/1] (0.79ns)   --->   Input mux for Operation 1020 '%sum_7_4_1 = fadd i32 %sum_7_4, i32 %mul_4_1'
ST_100 : Operation 1020 [4/4] (4.91ns)   --->   "%sum_7_4_1 = fadd i32 %sum_7_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1020 'fadd' 'sum_7_4_1' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.71>
ST_101 : Operation 1021 [3/4] (5.71ns)   --->   "%sum_7_4_1 = fadd i32 %sum_7_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1021 'fadd' 'sum_7_4_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.71>
ST_102 : Operation 1022 [2/4] (5.71ns)   --->   "%sum_7_4_1 = fadd i32 %sum_7_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1022 'fadd' 'sum_7_4_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.71>
ST_103 : Operation 1023 [1/4] (5.71ns)   --->   "%sum_7_4_1 = fadd i32 %sum_7_4, i32 %mul_4_1" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1023 'fadd' 'sum_7_4_1' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.71>
ST_104 : [1/1] (0.79ns)   --->   Input mux for Operation 1024 '%sum_7_4_2 = fadd i32 %sum_7_4_1, i32 %mul_4_2'
ST_104 : Operation 1024 [4/4] (4.91ns)   --->   "%sum_7_4_2 = fadd i32 %sum_7_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1024 'fadd' 'sum_7_4_2' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.71>
ST_105 : Operation 1025 [3/4] (5.71ns)   --->   "%sum_7_4_2 = fadd i32 %sum_7_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1025 'fadd' 'sum_7_4_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.71>
ST_106 : Operation 1026 [2/4] (5.71ns)   --->   "%sum_7_4_2 = fadd i32 %sum_7_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1026 'fadd' 'sum_7_4_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.71>
ST_107 : Operation 1027 [1/4] (5.71ns)   --->   "%sum_7_4_2 = fadd i32 %sum_7_4_1, i32 %mul_4_2" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1027 'fadd' 'sum_7_4_2' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.71>
ST_108 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i3 %select_ln12_6" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 1028 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_108 : Operation 1029 [3/3] (0.94ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln12 = mul i12 %zext_ln12_3, i12 784" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 1029 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : [1/1] (0.79ns)   --->   Input mux for Operation 1030 '%sum_7_4_3 = fadd i32 %sum_7_4_2, i32 %mul_4_3'
ST_108 : Operation 1030 [4/4] (4.91ns)   --->   "%sum_7_4_3 = fadd i32 %sum_7_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1030 'fadd' 'sum_7_4_3' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.71>
ST_109 : Operation 1031 [2/3] (0.94ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln12 = mul i12 %zext_ln12_3, i12 784" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 1031 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 1032 [3/4] (5.71ns)   --->   "%sum_7_4_3 = fadd i32 %sum_7_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1032 'fadd' 'sum_7_4_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.71>
ST_110 : Operation 1033 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln12 = mul i12 %zext_ln12_3, i12 784" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 1033 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 1034 [1/1] (0.00ns)   --->   "%j_cast10 = zext i5 %select_ln13" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1034 'zext' 'j_cast10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_110 : Operation 1035 [2/4] (5.71ns)   --->   "%sum_7_4_3 = fadd i32 %sum_7_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1035 'fadd' 'sum_7_4_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1036 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln21_3 = add i12 %mul_ln12, i12 %j_cast10" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1036 'add' 'add_ln21_3' <Predicate = (!icmp_ln12)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 5.71>
ST_111 : Operation 1037 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_14, i5 0"   --->   Operation 1037 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13 & !and_ln12)> <Delay = 0.00>
ST_111 : Operation 1038 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl"   --->   Operation 1038 'zext' 'p_shl_cast' <Predicate = (!icmp_ln13 & !and_ln12)> <Delay = 0.00>
ST_111 : Operation 1039 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_14, i2 0"   --->   Operation 1039 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln13 & !and_ln12)> <Delay = 0.00>
ST_111 : Operation 1040 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1"   --->   Operation 1040 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln13 & !and_ln12)> <Delay = 0.00>
ST_111 : Operation 1041 [1/1] (0.73ns)   --->   "%empty_52 = sub i11 %p_shl_cast, i11 %p_shl1_cast"   --->   Operation 1041 'sub' 'empty_52' <Predicate = (!icmp_ln13 & !and_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1042 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1042 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%select_ln12_8 = select i1 %icmp_ln13, i11 0, i11 %empty_52" [lenet_proj/lenet_support_1.cpp:12]   --->   Operation 1043 'select' 'select_ln12_8' <Predicate = (!icmp_ln12 & !and_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1044 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln13, i5 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1044 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln12 & and_ln12)> <Delay = 0.00>
ST_111 : Operation 1045 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i10 %p_shl_mid1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1045 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln12 & and_ln12)> <Delay = 0.00>
ST_111 : Operation 1046 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln13, i2 0" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1046 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln12 & and_ln12)> <Delay = 0.00>
ST_111 : Operation 1047 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1047 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln12 & and_ln12)> <Delay = 0.00>
ST_111 : Operation 1048 [1/1] (0.73ns)   --->   "%p_mid1 = sub i11 %p_shl_cast_mid1, i11 %p_shl1_cast_mid1" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1048 'sub' 'p_mid1' <Predicate = (!icmp_ln12 & and_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%select_ln13_5 = select i1 %and_ln12, i11 %p_mid1, i11 %select_ln12_8" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1049 'select' 'select_ln13_5' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%select_ln13_7_cast = sext i11 %select_ln13_5" [lenet_proj/lenet_support_1.cpp:13]   --->   Operation 1050 'sext' 'select_ln13_7_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_111 : Operation 1051 [1/4] (5.71ns)   --->   "%sum_7_4_3 = fadd i32 %sum_7_4_2, i32 %mul_4_3" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1051 'fadd' 'sum_7_4_3' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1052 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln21_3 = add i12 %mul_ln12, i12 %j_cast10" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1052 'add' 'add_ln21_3' <Predicate = (!icmp_ln12)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%zext_ln21 = zext i12 %add_ln21_3" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1053 'zext' 'zext_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_111 : Operation 1054 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln21 = add i13 %zext_ln21, i13 %select_ln13_7_cast" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1054 'add' 'add_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1069 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [lenet_proj/lenet_support_1.cpp:25]   --->   Operation 1069 'ret' 'ret_ln25' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 112 <SV = 111> <Delay = 5.71>
ST_112 : [1/1] (0.79ns)   --->   Input mux for Operation 1055 '%sum_7_4_4 = fadd i32 %sum_7_4_3, i32 %mul_4_4'
ST_112 : Operation 1055 [4/4] (4.91ns)   --->   "%sum_7_4_4 = fadd i32 %sum_7_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1055 'fadd' 'sum_7_4_4' <Predicate = (!icmp_ln12)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.71>
ST_113 : Operation 1056 [3/4] (5.71ns)   --->   "%sum_7_4_4 = fadd i32 %sum_7_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1056 'fadd' 'sum_7_4_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.71>
ST_114 : Operation 1057 [2/4] (5.71ns)   --->   "%sum_7_4_4 = fadd i32 %sum_7_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1057 'fadd' 'sum_7_4_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.81>
ST_115 : Operation 1058 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 1058 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1059 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4704, i64 4704, i64 4704"   --->   Operation 1059 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1060 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1060 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1061 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 1061 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1062 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1062 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1063 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 1063 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1064 [1/4] (5.71ns)   --->   "%sum_7_4_4 = fadd i32 %sum_7_4_3, i32 %mul_4_4" [lenet_proj/lenet_support_1.cpp:18]   --->   Operation 1064 'fadd' 'sum_7_4_4' <Predicate = (!icmp_ln12)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i13 %add_ln21" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1065 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1066 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln21_2" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1066 'getelementptr' 'output_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_115 : Operation 1067 [1/1] (1.09ns)   --->   "%store_ln21 = store i32 %sum_7_4_4, i13 %output_addr" [lenet_proj/lenet_support_1.cpp:21]   --->   Operation 1067 'store' 'store_ln21' <Predicate = (!icmp_ln12)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_115 : Operation 1068 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_16_4" [lenet_proj/lenet_support_1.cpp:14]   --->   Operation 1068 'br' 'br_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.024ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [8]  (0.000 ns)
	'load' operation ('indvar_flatten_load', lenet_proj/lenet_support_1.cpp:13) on local variable 'indvar_flatten' [43]  (0.000 ns)
	'icmp' operation ('icmp_ln13', lenet_proj/lenet_support_1.cpp:13) [46]  (0.736 ns)
	'select' operation ('select_ln12_6', lenet_proj/lenet_support_1.cpp:12) [53]  (0.188 ns)
	'add' operation ('add_ln12_3', lenet_proj/lenet_support_1.cpp:12) [57]  (1.100 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [60]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [61]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) [69]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [99]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [107]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [113]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [121]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [127]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [135]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [141]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [149]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [155]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [168]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [174]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [182]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [188]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [196]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [202]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [210]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [216]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [224]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [230]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [243]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [249]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [257]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [263]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_50_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [271]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_51_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [277]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_52_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [285]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_53_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [291]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_54_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [299]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_55_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [305]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_56_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [318]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_57_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [324]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_58_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [332]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_59_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [338]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_60_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [346]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_61_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [352]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_62_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [360]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_63_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [366]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_64_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [374]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_65_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [380]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_66_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [393]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_67_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [399]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_68_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [407]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_69_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [413]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_70_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [421]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_71_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [427]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_72_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [435]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_73_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [441]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_74_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [449]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_75_read', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) [455]  (7.300 ns)

 <State 61>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_3', lenet_proj/lenet_support_1.cpp:18) [443]  (6.087 ns)

 <State 62>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', lenet_proj/lenet_support_1.cpp:18) [457]  (6.087 ns)

 <State 63>: 6.087ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', lenet_proj/lenet_support_1.cpp:18) [457]  (6.087 ns)

 <State 64>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_2_2', lenet_proj/lenet_support_1.cpp:18) [280]  (4.915 ns)

 <State 65>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_2', lenet_proj/lenet_support_1.cpp:18) [280]  (5.714 ns)

 <State 66>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_2', lenet_proj/lenet_support_1.cpp:18) [280]  (5.714 ns)

 <State 67>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_2', lenet_proj/lenet_support_1.cpp:18) [280]  (5.714 ns)

 <State 68>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_2_3', lenet_proj/lenet_support_1.cpp:18) [294]  (4.915 ns)

 <State 69>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 70>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 71>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_3', lenet_proj/lenet_support_1.cpp:18) [294]  (5.714 ns)

 <State 72>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_2_4', lenet_proj/lenet_support_1.cpp:18) [308]  (4.915 ns)

 <State 73>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_4', lenet_proj/lenet_support_1.cpp:18) [308]  (5.714 ns)

 <State 74>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_4', lenet_proj/lenet_support_1.cpp:18) [308]  (5.714 ns)

 <State 75>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_2_4', lenet_proj/lenet_support_1.cpp:18) [308]  (5.714 ns)

 <State 76>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_3', lenet_proj/lenet_support_1.cpp:18) [327]  (4.915 ns)

 <State 77>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3', lenet_proj/lenet_support_1.cpp:18) [327]  (5.714 ns)

 <State 78>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3', lenet_proj/lenet_support_1.cpp:18) [327]  (5.714 ns)

 <State 79>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3', lenet_proj/lenet_support_1.cpp:18) [327]  (5.714 ns)

 <State 80>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_3_1', lenet_proj/lenet_support_1.cpp:18) [341]  (4.915 ns)

 <State 81>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_1', lenet_proj/lenet_support_1.cpp:18) [341]  (5.714 ns)

 <State 82>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_1', lenet_proj/lenet_support_1.cpp:18) [341]  (5.714 ns)

 <State 83>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_1', lenet_proj/lenet_support_1.cpp:18) [341]  (5.714 ns)

 <State 84>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_3_2', lenet_proj/lenet_support_1.cpp:18) [355]  (4.915 ns)

 <State 85>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_2', lenet_proj/lenet_support_1.cpp:18) [355]  (5.714 ns)

 <State 86>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_2', lenet_proj/lenet_support_1.cpp:18) [355]  (5.714 ns)

 <State 87>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_2', lenet_proj/lenet_support_1.cpp:18) [355]  (5.714 ns)

 <State 88>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_3_3', lenet_proj/lenet_support_1.cpp:18) [369]  (4.915 ns)

 <State 89>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_3', lenet_proj/lenet_support_1.cpp:18) [369]  (5.714 ns)

 <State 90>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_3', lenet_proj/lenet_support_1.cpp:18) [369]  (5.714 ns)

 <State 91>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_3', lenet_proj/lenet_support_1.cpp:18) [369]  (5.714 ns)

 <State 92>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_3_4', lenet_proj/lenet_support_1.cpp:18) [383]  (4.915 ns)

 <State 93>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_4', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 94>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_4', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 95>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_3_4', lenet_proj/lenet_support_1.cpp:18) [383]  (5.714 ns)

 <State 96>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_4', lenet_proj/lenet_support_1.cpp:18) [402]  (4.915 ns)

 <State 97>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4', lenet_proj/lenet_support_1.cpp:18) [402]  (5.714 ns)

 <State 98>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4', lenet_proj/lenet_support_1.cpp:18) [402]  (5.714 ns)

 <State 99>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4', lenet_proj/lenet_support_1.cpp:18) [402]  (5.714 ns)

 <State 100>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_4_1', lenet_proj/lenet_support_1.cpp:18) [416]  (4.915 ns)

 <State 101>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_1', lenet_proj/lenet_support_1.cpp:18) [416]  (5.714 ns)

 <State 102>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_1', lenet_proj/lenet_support_1.cpp:18) [416]  (5.714 ns)

 <State 103>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_1', lenet_proj/lenet_support_1.cpp:18) [416]  (5.714 ns)

 <State 104>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_4_2', lenet_proj/lenet_support_1.cpp:18) [430]  (4.915 ns)

 <State 105>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_2', lenet_proj/lenet_support_1.cpp:18) [430]  (5.714 ns)

 <State 106>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_2', lenet_proj/lenet_support_1.cpp:18) [430]  (5.714 ns)

 <State 107>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_2', lenet_proj/lenet_support_1.cpp:18) [430]  (5.714 ns)

 <State 108>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_4_3', lenet_proj/lenet_support_1.cpp:18) [444]  (4.915 ns)

 <State 109>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_3', lenet_proj/lenet_support_1.cpp:18) [444]  (5.714 ns)

 <State 110>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_3', lenet_proj/lenet_support_1.cpp:18) [444]  (5.714 ns)

 <State 111>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_3', lenet_proj/lenet_support_1.cpp:18) [444]  (5.714 ns)

 <State 112>: 5.714ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.799 ns)
'fadd' operation ('sum_7_4_4', lenet_proj/lenet_support_1.cpp:18) [458]  (4.915 ns)

 <State 113>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_4', lenet_proj/lenet_support_1.cpp:18) [458]  (5.714 ns)

 <State 114>: 5.714ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_4', lenet_proj/lenet_support_1.cpp:18) [458]  (5.714 ns)

 <State 115>: 6.813ns
The critical path consists of the following:
	'fadd' operation ('sum_7_4_4', lenet_proj/lenet_support_1.cpp:18) [458]  (5.714 ns)
	'store' operation ('store_ln21', lenet_proj/lenet_support_1.cpp:21) of variable 'sum_7_4_4', lenet_proj/lenet_support_1.cpp:18 on array 'output_r' [464]  (1.099 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
