# ---------------------------------------------------------------------------------
# Created on Wed Feb 26 23:25:31 -0600 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-3                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 24.21% | OK     |
#  | FD                                                        | 50%       | 14.28% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 8.95%  | OK     |
#  | MUXF7                                                     | 15%       | 2.31%  | OK     |
#  | DSP                                                       | 80%       | 35.91% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 15.36% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 25.63% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 239    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.53   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.425ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.298ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+

