{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@66:88@HdlStmProcess", "\n  wire [DATA_PATH_WIDTH*16-1:0] dac_dds_data_s;\n\n  // dac data select\n\n  always @(posedge clk) begin\n    dac_enable <= (dac_data_sel == 4'h2) ? 1'b1 : 1'b0;\n    case (dac_data_sel)\n      4'h7: dac_data <= pn15_data;\n      4'h6: dac_data <= pn7_data;\n      4'h5: dac_data <= ~pn15_data;\n      4'h4: dac_data <= ~pn7_data;\n      4'h3: dac_data <= 'h00;\n      4'h2: dac_data <= dma_data;\n      4'h1: dac_data <= {DATA_PATH_WIDTH/2{dac_pat_data_1, dac_pat_data_0}};\n      default: dac_data <= dac_dds_data_s;\n    endcase\n  end\n\n  // dds\n\n    ad_dds #(\n    .DISABLE (DATAPATH_DISABLE),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[80, "      4'h1: dac_data <= {DATA_PATH_WIDTH/2{dac_pat_data_1, dac_pat_data_0}};\n"]], "Add": [[80, "      4'h1: dac_data <= dac_pat_data_s;\n"]]}}