
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Tue Aug 14 14:53:27 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmesensor'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/bmesensor/bmesensor'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'bmesensor.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'bmesensor.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/bmesensor/bmesensor/bmesensor'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[2]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmesensor/bmesensor/bmesensor/csim/build'
make[2]: 'csim.exe' is up to date.
make[2]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/bmesensor/bmesensor/bmesensor/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'bmesensor.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 76595 ; free virtual = 497043
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:44 ; elapsed = 00:00:49 . Memory (MB): peak = 359.938 ; gain = 13.379 ; free physical = 76565 ; free virtual = 497012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 360.148 ; gain = 13.590 ; free physical = 76518 ; free virtual = 496966
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 360.148 ; gain = 13.590 ; free physical = 76530 ; free virtual = 496978
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (bmesensor.cpp:163:3) to (bmesensor.cpp:191:2) in function 'bmesensor'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 76384 ; free virtual = 496831
WARNING: [XFORM 203-562] Loop 'Loop-3' (bmesensor.cpp:304) in function 'bmesensor' has unknown bound because it has multiple exiting blocks.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 76433 ; free virtual = 496881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bmesensor' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bmesensor'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.14 seconds; current allocated memory: 87.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 88.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bmesensor'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/stat_reg_outValue1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/empty_pirq_outValue' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/full_pirq_outValue' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/ctrl_reg_outValue1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/clearedInterrStatus1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/rxFifoDepth1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/resetAxiEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/ctrl2RegState_enabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/byteCountZero' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/clearedInterruptStatus2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/interrStatus2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/disableTxBitDirection' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/pressByteCountEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/byteTracker' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/interrStatus3StateEnabled' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/checkInterrReg' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/ctrl_reg_val3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/lastByteRead' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/rx_fifo' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/clearLatchedInterr' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/releaseBus' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/receivedSuccess' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/pressure_msb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/pressure_lsb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/pressure_xlsb' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bmesensor/stat_reg_val6_state' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bmesensor' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'stat_reg_outValue1', 'empty_pirq_outValue', 'full_pirq_outValue', 'ctrl_reg_outValue1', 'clearedInterrStatus1', 'rxFifoDepth1', 'resetAxiEnabled', 'ctrl2RegState_enabled', 'byteCountZero', 'clearedInterruptStatus2', 'interrStatus2', 'disableTxBitDirection', 'pressByteCountEnabled', 'byteTracker', 'interrStatus3StateEnabled', 'checkInterrReg', 'ctrl_reg_val3', 'lastByteRead', 'rx_fifo', 'clearLatchedInterr', 'releaseBus', 'receivedSuccess', 'pressure_msb', 'pressure_lsb', 'pressure_xlsb' and 'stat_reg_val6_state' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bmesensor'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 93.087 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:50 ; elapsed = 00:00:55 . Memory (MB): peak = 487.930 ; gain = 141.371 ; free physical = 76455 ; free virtual = 496903
INFO: [SYSC 207-301] Generating SystemC RTL for bmesensor.
INFO: [VHDL 208-304] Generating VHDL RTL for bmesensor.
INFO: [VLOG 209-307] Generating Verilog RTL for bmesensor.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 14:54:45 2018...
INFO: [HLS 200-112] Total elapsed time: 112.62 seconds; peak allocated memory: 93.087 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 14 14:55:20 2018...
