#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008740e0 .scope module, "tb_mitll_or2t" "tb_mitll_or2t" 2 11;
 .timescale -12 -13;
v00000000008c6710_0 .var "a", 0 0;
v00000000008c68f0_0 .var "b", 0 0;
v00000000008c6030_0 .var "clk", 0 0;
v00000000008c62b0_0 .net "out", 0 0, v00000000008c6170_0;  1 drivers
S_0000000000876d50 .scope module, "DUT" "mitll_or2t" 2 39, 3 10 0, S_00000000008740e0;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0000000000874260_0 .net "a", 0 0, v00000000008c6710_0;  1 drivers
v00000000008718f0_0 .net "b", 0 0, v00000000008c68f0_0;  1 drivers
v0000000000871990_0 .var/i "cell_state", 31 0;
v0000000000874540_0 .net "clk", 0 0, v00000000008c6030_0;  1 drivers
v00000000008745e0_0 .var/real "ct_state0_a_clk", 0 0;
v0000000000874680_0 .var/real "ct_state0_b_clk", 0 0;
v0000000000874720_0 .var/real "ct_state1_clk_a", 0 0;
v0000000000822d60_0 .var/real "ct_state1_clk_b", 0 0;
v0000000000822e00_0 .var/real "delay_state1_clk_out", 0 0;
v0000000000822ea0_0 .var "errorsignal_a", 0 0;
v0000000000822f40_0 .var "errorsignal_b", 0 0;
v00000000008c6850_0 .var "errorsignal_clk", 0 0;
v00000000008c6170_0 .var "out", 0 0;
v00000000008c6b70_0 .var/i "outfile", 31 0;
E_0000000000872e10/0 .event negedge, v0000000000874540_0;
E_0000000000872e10/1 .event posedge, v0000000000874540_0;
E_0000000000872e10 .event/or E_0000000000872e10/0, E_0000000000872e10/1;
E_0000000000872350/0 .event negedge, v00000000008718f0_0;
E_0000000000872350/1 .event posedge, v00000000008718f0_0;
E_0000000000872350 .event/or E_0000000000872350/0, E_0000000000872350/1;
E_0000000000872390/0 .event negedge, v0000000000874260_0;
E_0000000000872390/1 .event posedge, v0000000000874260_0;
E_0000000000872390 .event/or E_0000000000872390/0, E_0000000000872390/1;
    .scope S_0000000000876d50;
T_0 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0000000000822e00_0;
    %end;
    .thread T_0;
    .scope S_0000000000876d50;
T_1 ;
    %pushi/real 1503238553, 4065; load=0.700000
    %pushi/real 2516582, 4043; load=0.700000
    %add/wr;
    %store/real v00000000008745e0_0;
    %end;
    .thread T_1;
    .scope S_0000000000876d50;
T_2 ;
    %pushi/real 1503238553, 4065; load=0.700000
    %pushi/real 2516582, 4043; load=0.700000
    %add/wr;
    %store/real v0000000000874680_0;
    %end;
    .thread T_2;
    .scope S_0000000000876d50;
T_3 ;
    %pushi/real 1717986918, 4063; load=0.200000
    %pushi/real 1677722, 4041; load=0.200000
    %add/wr;
    %store/real v0000000000874720_0;
    %end;
    .thread T_3;
    .scope S_0000000000876d50;
T_4 ;
    %pushi/real 1717986918, 4063; load=0.200000
    %pushi/real 1677722, 4041; load=0.200000
    %add/wr;
    %store/real v0000000000822d60_0;
    %end;
    .thread T_4;
    .scope S_0000000000876d50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000822ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000822f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c6850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000871990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c6170_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000876d50;
T_6 ;
    %wait E_0000000000872390;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 48 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0000000000822ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 52 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v00000000008c6b70_0, 0, 32;
    %vpi_call 3 53 "$fdisplay", v00000000008c6b70_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 54 "$fclose", v00000000008c6b70_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008c6170_0, 0;
T_6.2 ;
    %load/vec4 v0000000000822ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000000000871990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000871990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008c6850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v00000000008745e0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v00000000008c6850_0, 4;
    %jmp T_6.8;
T_6.7 ;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000876d50;
T_7 ;
    %wait E_0000000000872350;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 74 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v0000000000822f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 78 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v00000000008c6b70_0, 0, 32;
    %vpi_call 3 79 "$fdisplay", v00000000008c6b70_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 80 "$fclose", v00000000008c6b70_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008c6170_0, 0;
T_7.2 ;
    %load/vec4 v0000000000822f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000000000871990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000871990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008c6850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000874680_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v00000000008c6850_0, 4;
    %jmp T_7.8;
T_7.7 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000876d50;
T_8 ;
    %wait E_0000000000872e10;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 100 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v00000000008c6850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 104 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v00000000008c6b70_0, 0, 32;
    %vpi_call 3 105 "$fdisplay", v00000000008c6b70_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 106 "$fclose", v00000000008c6b70_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000008c6170_0, 0;
T_8.2 ;
    %load/vec4 v00000000008c6850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000000000871990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.6 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v00000000008c6170_0;
    %nor/r;
    %load/real v0000000000822e00_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v00000000008c6170_0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000871990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000822ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000874720_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000822ea0_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000822f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000822d60_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000822f40_0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008740e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c6710_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000008740e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c68f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000008740e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008c6030_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000000008740e0;
T_12 ;
    %vpi_call 2 17 "$dumpfile", "tb_mitll_or2t.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v00000000008c6710_0;
    %nor/r;
    %store/vec4 v00000000008c6710_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000000008c6030_0;
    %nor/r;
    %store/vec4 v00000000008c6030_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000000008c6710_0;
    %nor/r;
    %store/vec4 v00000000008c6710_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000000008c68f0_0;
    %nor/r;
    %store/vec4 v00000000008c68f0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000000008c6030_0;
    %nor/r;
    %store/vec4 v00000000008c6030_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000000008c68f0_0;
    %nor/r;
    %store/vec4 v00000000008c68f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000008740e0;
T_13 ;
    %vpi_call 2 35 "$display", "\011\011time,\011a,\011b,\011clk,\011out" {0 0 0};
    %vpi_call 2 36 "$monitor", "%d,\011%b,\011%b,\011%b,\011%b", $time, v00000000008c6710_0, v00000000008c68f0_0, v00000000008c6030_0, v00000000008c62b0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000000008740e0;
T_14 ;
    %delay 700, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mitll_or2t.v";
    "./mitll_or2t.v";
