

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Thu May 19 16:04:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_62_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_63_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_83_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_84_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_89_7_VITIS_LOOP_90_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_96_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_100_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_101_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 6, States = { 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 87 86 
86 --> 81 
87 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 88 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 89 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 90 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 91 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 92 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 93 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 94 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:33]   --->   Operation 95 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 96 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 97 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:38]   --->   Operation 98 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %ydim_read" [fcc_combined/main.cpp:38]   --->   Operation 99 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 100 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 101 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 102 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 103 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [fcc_combined/main.cpp:38]   --->   Operation 103 'sub' 'sub_ln38' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 104 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 105 'select' 'select_ln38' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i27 0, i27 %select_ln38" [fcc_combined/main.cpp:38]   --->   Operation 106 'sub' 'sub_ln38_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:40]   --->   Operation 107 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 108 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_14, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_16, i32 0, i32 0, void @empty_22, i32 2, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln38_1 = select i1 %tmp, i27 %sub_ln38_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 141 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln38_1, i27 1" [fcc_combined/main.cpp:38]   --->   Operation 142 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge282, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 143 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:40]   --->   Operation 144 'partselect' 'trunc_ln' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln" [fcc_combined/main.cpp:40]   --->   Operation 145 'sext' 'sext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 146 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 147 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 147 'readreq' 'empty' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 148 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 150 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 151 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 152 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 153 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [fcc_combined/main.cpp:40]   --->   Operation 155 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln40, void %.split25, i31 0, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 156 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [fcc_combined/main.cpp:40]   --->   Operation 157 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 158 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln40_1 = icmp_eq  i31 %i, i31 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 159 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 160 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:40]   --->   Operation 161 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i" [fcc_combined/main.cpp:41]   --->   Operation 162 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 163 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:41]   --->   Operation 163 'read' 'gmem_addr_read' <Predicate = (!icmp_ln40_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:40]   --->   Operation 164 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [fcc_combined/main.cpp:41]   --->   Operation 165 'zext' 'zext_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 166 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:41]   --->   Operation 167 'store' 'store_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge282"   --->   Operation 169 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %xdim_read" [fcc_combined/main.cpp:46]   --->   Operation 170 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 171 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 172 [1/1] (2.47ns)   --->   "%cmp37252 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 172 'icmp' 'cmp37252' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %ydim_read" [fcc_combined/main.cpp:46]   --->   Operation 173 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i27 %num_iters" [fcc_combined/main.cpp:46]   --->   Operation 174 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 175 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %xdim_read" [fcc_combined/main.cpp:89]   --->   Operation 176 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [fcc_combined/main.cpp:46]   --->   Operation 177 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 2.55>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge282, i32 %add_ln50, void %._crit_edge271" [fcc_combined/main.cpp:50]   --->   Operation 178 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %k, i32 1" [fcc_combined/main.cpp:50]   --->   Operation 179 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %k, i32 %sext_ln46_1" [fcc_combined/main.cpp:46]   --->   Operation 180 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge282, i38 %add_ln46, void %._crit_edge271" [fcc_combined/main.cpp:46]   --->   Operation 181 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (2.79ns)   --->   "%add_ln46 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:46]   --->   Operation 182 'add' 'add_ln46' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split23, void %._crit_edge277.loopexit" [fcc_combined/main.cpp:46]   --->   Operation 183 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %k" [fcc_combined/main.cpp:46]   --->   Operation 184 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %add_ln50" [fcc_combined/main.cpp:50]   --->   Operation 186 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 187 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [fcc_combined/main.cpp:115]   --->   Operation 188 'ret' 'ret_ln115' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 189 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 190 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:46]   --->   Operation 191 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i38 %mul_ln50_2" [fcc_combined/main.cpp:50]   --->   Operation 192 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (2.51ns)   --->   "%icmp_ln50 = icmp_slt  i39 %sext_ln46, i39 %zext_ln50_1" [fcc_combined/main.cpp:50]   --->   Operation 193 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 194 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 195 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (2.55ns)   --->   "%sub_ln50 = sub i32 %ydim_read, i32 %trunc_ln51_1" [fcc_combined/main.cpp:50]   --->   Operation 196 'sub' 'sub_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln50, i32 %sub_ln50, i32 50" [fcc_combined/main.cpp:50]   --->   Operation 197 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (2.47ns)   --->   "%cmp36257 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:50]   --->   Operation 198 'icmp' 'cmp36257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:60]   --->   Operation 199 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp36257, void %._crit_edge236, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 200 'br' 'br_ln83' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %ub" [fcc_combined/main.cpp:83]   --->   Operation 201 'trunc' 'trunc_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [fcc_combined/main.cpp:83]   --->   Operation 202 'br' 'br_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 1.58>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 203 'br' 'br_ln62' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %ub" [fcc_combined/main.cpp:62]   --->   Operation 204 'trunc' 'trunc_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [fcc_combined/main.cpp:62]   --->   Operation 205 'br' 'br_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln83, void %._crit_edge, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 206 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:83]   --->   Operation 207 'add' 'add_ln83' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln83 = icmp_eq  i31 %i_2, i31 %trunc_ln83" [fcc_combined/main.cpp:83]   --->   Operation 208 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 209 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split6, void %.lr.ph235.preheader" [fcc_combined/main.cpp:83]   --->   Operation 210 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [2/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 211 'mul' 'empty_46' <Predicate = (!icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %trunc_ln83" [fcc_combined/main.cpp:89]   --->   Operation 212 'zext' 'zext_ln89_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 213 [2/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 213 'mul' 'mul_ln89' <Predicate = (icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 214 [1/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 214 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:83]   --->   Operation 215 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (2.52ns)   --->   "%empty_47 = add i31 %empty_46, i31 %mul_ln50_1" [fcc_combined/main.cpp:83]   --->   Operation 216 'add' 'empty_47' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_47, i1 0" [fcc_combined/main.cpp:83]   --->   Operation 217 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (2.55ns)   --->   "%empty_48 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:83]   --->   Operation 218 'add' 'empty_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %cmp37252, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 219 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_48, i32 1, i32 31" [fcc_combined/main.cpp:84]   --->   Operation 220 'partselect' 'trunc_ln9' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:84]   --->   Operation 221 'sext' 'sext_ln84' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln84" [fcc_combined/main.cpp:84]   --->   Operation 222 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_2" [fcc_combined/main.cpp:85]   --->   Operation 223 'trunc' 'trunc_ln85' <Predicate = (cmp37252)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 224 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 224 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 225 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 225 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 226 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 226 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 227 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 227 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %trunc_ln85" [fcc_combined/main.cpp:85]   --->   Operation 228 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 229 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 230 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 230 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 231 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 231 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 232 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 232 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 233 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 233 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 234 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 234 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 235 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 235 'mul' 'mul_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln84 = br void" [fcc_combined/main.cpp:84]   --->   Operation 236 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 237 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln84, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 237 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 238 [1/1] (2.52ns)   --->   "%add_ln84 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:84]   --->   Operation 238 'add' 'add_ln84' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:84]   --->   Operation 239 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 241 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 242 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:84]   --->   Operation 243 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i31 %j_1" [fcc_combined/main.cpp:85]   --->   Operation 244 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln85 = add i16 %mul_ln85, i16 %trunc_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 245 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 246 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:85]   --->   Operation 246 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln84)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:84]   --->   Operation 247 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %add_ln85" [fcc_combined/main.cpp:85]   --->   Operation 248 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 249 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:85]   --->   Operation 250 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 251 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 252 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 254 [1/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 254 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln89 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:89]   --->   Operation 255 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.85>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph235.preheader, i63 %add_ln89_2, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 256 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph235.preheader, i31 %select_ln89_3, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 257 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph235.preheader, i32 %add_ln90, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:90]   --->   Operation 258 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (3.49ns)   --->   "%add_ln89_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:89]   --->   Operation 259 'add' 'add_ln89_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 260 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (2.78ns)   --->   "%icmp_ln89 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln89" [fcc_combined/main.cpp:89]   --->   Operation 261 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge231.loopexit, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 262 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (2.52ns)   --->   "%add_ln89 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:89]   --->   Operation 263 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:90]   --->   Operation 264 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/1] (0.69ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i32 0, i32 %j_3" [fcc_combined/main.cpp:89]   --->   Operation 265 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %add_ln89" [fcc_combined/main.cpp:89]   --->   Operation 266 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 267 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.68ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i10 %trunc_ln89, i10 %trunc_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 268 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%select_ln89_1_v_cast = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 269 'zext' 'select_ln89_1_v_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 270 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 270 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln89"   --->   Operation 271 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 272 'zext' 'zext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 273 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 274 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 274 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 37 <SV = 21> <Delay = 3.41>
ST_37 : Operation 275 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 275 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 276 [1/1] (1.73ns)   --->   "%add_ln89_1 = add i10 %select_ln89_2, i10 %trunc_ln51" [fcc_combined/main.cpp:89]   --->   Operation 276 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %add_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 277 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 278 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 278 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 279 [3/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 279 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 280 [1/1] (0.73ns)   --->   "%select_ln89_3 = select i1 %icmp_ln90, i31 %add_ln89, i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 280 'select' 'select_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 281 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 281 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 282 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln89, i32 1" [fcc_combined/main.cpp:90]   --->   Operation 282 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 2.10>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 283 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 284 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln89_3" [fcc_combined/main.cpp:89]   --->   Operation 285 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 286 [3/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 286 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 287 [2/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 287 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 288 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 289 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 289 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 290 [2/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 290 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 291 [1/3] (1.68ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 291 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:89]   --->   Operation 292 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 293 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 294 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 295 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 296 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 297 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 297 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_1"   --->   Operation 298 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 299 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 299 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 300 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 300 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 301 [1/3] (1.68ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 301 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %dy_load_1" [fcc_combined/main.cpp:89]   --->   Operation 302 'sext' 'sext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 303 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 303 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 304 'sext' 'sext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 305 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 305 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 306 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 306 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 307 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 307 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 308 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 308 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln89_1"   --->   Operation 309 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 310 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 310 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 311 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 312 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 313 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 313 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 314 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 315 'store' 'store_ln708' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"   --->   Operation 316 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 317 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [fcc_combined/main.cpp:90]   --->   Operation 318 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 319 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115, i29 %sext_ln89"   --->   Operation 319 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 320 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:91]   --->   Operation 321 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:91]   --->   Operation 322 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 323 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 324 'br' 'br_ln0' <Predicate = (cmp36257)> <Delay = 0.00>
ST_44 : Operation 325 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:96]   --->   Operation 325 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %._crit_edge236, i31 %add_ln96, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:96]   --->   Operation 326 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:96]   --->   Operation 327 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%i_5_cast = zext i31 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 328 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 329 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 330 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %i_5_cast, i32 %ydim_read" [fcc_combined/main.cpp:96]   --->   Operation 330 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 331 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 331 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 332 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_5"   --->   Operation 333 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 334 'zext' 'zext_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 335 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 336 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 336 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 337 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 337 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 338 [3/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 338 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 3.25>
ST_46 : Operation 339 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 339 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 340 [2/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 340 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 47 <SV = 24> <Delay = 7.01>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:96]   --->   Operation 341 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_47 : Operation 342 [1/3] (1.68ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 342 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 343 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 343 'add' 'add_ln703' <Predicate = (!icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 344 'store' 'store_ln703' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 346 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %ub" [fcc_combined/main.cpp:100]   --->   Operation 347 'trunc' 'trunc_ln100' <Predicate = (cmp36257)> <Delay = 0.00>
ST_48 : Operation 348 [1/1] (1.58ns)   --->   "%br_ln100 = br void" [fcc_combined/main.cpp:100]   --->   Operation 348 'br' 'br_ln100' <Predicate = (cmp36257)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln100, void %._crit_edge246, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 349 'phi' 'i_6' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 350 [1/1] (2.52ns)   --->   "%add_ln100 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:100]   --->   Operation 350 'add' 'add_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 351 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i31 %i_6, i31 %trunc_ln100" [fcc_combined/main.cpp:100]   --->   Operation 351 'icmp' 'icmp_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 352 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 352 'speclooptripcount' 'empty_52' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:100]   --->   Operation 353 'br' 'br_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 354 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 354 'mul' 'empty_53' <Predicate = (!fwprop_read & cmp36257 & !icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36257 & icmp_ln100)> <Delay = 0.00>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln100) | (!cmp36257) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 357 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 357 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:100]   --->   Operation 358 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (2.52ns)   --->   "%empty_54 = add i31 %empty_53, i31 %mul_ln50_1" [fcc_combined/main.cpp:100]   --->   Operation 359 'add' 'empty_54' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [fcc_combined/main.cpp:100]   --->   Operation 360 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 361 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:100]   --->   Operation 361 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %cmp37252, void %._crit_edge246, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 362 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [fcc_combined/main.cpp:101]   --->   Operation 363 'partselect' 'trunc_ln2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:101]   --->   Operation 364 'sext' 'sext_ln101' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln101" [fcc_combined/main.cpp:101]   --->   Operation 365 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %i_6" [fcc_combined/main.cpp:102]   --->   Operation 366 'trunc' 'trunc_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %trunc_ln102" [fcc_combined/main.cpp:102]   --->   Operation 367 'zext' 'zext_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 368 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 368 'mul' 'mul_ln102' <Predicate = (cmp37252)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 369 [1/1] (7.30ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 369 'writereq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 370 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 370 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 371 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 371 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 372 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 372 'mul' 'mul_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 373 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [fcc_combined/main.cpp:101]   --->   Operation 373 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 374 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln101, void %.split12, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 374 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 375 [1/1] (2.52ns)   --->   "%add_ln101 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:101]   --->   Operation 375 'add' 'add_ln101' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:101]   --->   Operation 376 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 377 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 377 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 378 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 378 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 379 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 379 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split12, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:101]   --->   Operation 380 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i31 %j_4" [fcc_combined/main.cpp:102]   --->   Operation 381 'trunc' 'trunc_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 382 [1/1] (2.07ns)   --->   "%add_ln102 = add i16 %mul_ln102, i16 %trunc_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 382 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i16 %add_ln102" [fcc_combined/main.cpp:102]   --->   Operation 383 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 384 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 385 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 385 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 386 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 386 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:101]   --->   Operation 387 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_57 : Operation 388 [1/1] (7.30ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:102]   --->   Operation 388 'write' 'write_ln102' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 390 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 390 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 391 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 391 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 392 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 392 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 393 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 393 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 394 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 394 'writeresp' 'empty_58' <Predicate = (cmp37252)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln100 = br void %._crit_edge246" [fcc_combined/main.cpp:100]   --->   Operation 395 'br' 'br_ln100' <Predicate = (cmp37252)> <Delay = 0.00>
ST_62 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 397 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %._crit_edge256, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 397 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 398 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 398 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %trunc_ln62" [fcc_combined/main.cpp:62]   --->   Operation 399 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 400 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 400 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split18, void %.lr.ph270.preheader" [fcc_combined/main.cpp:62]   --->   Operation 401 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 402 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 402 'mul' 'empty_39' <Predicate = (!icmp_ln62)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 403 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph270" [fcc_combined/main.cpp:69]   --->   Operation 403 'br' 'br_ln69' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 404 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 404 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:62]   --->   Operation 405 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 406 [1/1] (2.52ns)   --->   "%empty_40 = add i31 %empty_39, i31 %mul_ln50_1" [fcc_combined/main.cpp:62]   --->   Operation 406 'add' 'empty_40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_40, i1 0" [fcc_combined/main.cpp:62]   --->   Operation 407 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 408 [1/1] (2.55ns)   --->   "%empty_41 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:62]   --->   Operation 408 'add' 'empty_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cmp37252, void %._crit_edge256, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 409 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_41, i32 1, i32 31" [fcc_combined/main.cpp:63]   --->   Operation 410 'partselect' 'trunc_ln6' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:63]   --->   Operation 411 'sext' 'sext_ln63' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln63" [fcc_combined/main.cpp:63]   --->   Operation 412 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_1" [fcc_combined/main.cpp:64]   --->   Operation 413 'trunc' 'trunc_ln64' <Predicate = (cmp37252)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 414 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 414 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 415 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 415 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 416 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 416 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 417 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 417 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 418 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 419 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 419 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 420 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 420 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 421 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 421 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 422 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 422 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 423 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 423 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 424 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 424 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 425 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 425 'mul' 'mul_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [fcc_combined/main.cpp:63]   --->   Operation 426 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 427 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln63, void %.split16, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 427 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 428 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %j, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 428 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 429 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:63]   --->   Operation 429 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 430 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 430 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 431 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 431 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 432 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split16, void %._crit_edge256.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 433 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i31 %j" [fcc_combined/main.cpp:64]   --->   Operation 434 'trunc' 'trunc_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_73 : Operation 435 [1/1] (2.07ns)   --->   "%add_ln64 = add i16 %mul_ln64, i16 %trunc_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 435 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 436 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 436 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 437 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i16 %add_ln64" [fcc_combined/main.cpp:64]   --->   Operation 438 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 439 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 440 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 440 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 441 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge256"   --->   Operation 442 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_76 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 443 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln69, void %._crit_edge266.loopexit, i31 0, void %.lr.ph270.preheader" [fcc_combined/main.cpp:69]   --->   Operation 444 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 445 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 445 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 446 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_3, i31 %trunc_ln62" [fcc_combined/main.cpp:69]   --->   Operation 446 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 447 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 447 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split21, void %._crit_edge271.loopexit50" [fcc_combined/main.cpp:69]   --->   Operation 448 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %i_3" [fcc_combined/main.cpp:69]   --->   Operation 449 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 450 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %trunc_ln69, i10 %trunc_ln51" [fcc_combined/main.cpp:71]   --->   Operation 450 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_3"   --->   Operation 451 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 452 'zext' 'zext_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 453 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 453 'mul' 'mul_ln1116' <Predicate = (!icmp_ln69)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 454 'br' 'br_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 455 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 455 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 3.25>
ST_79 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 456 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 457 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 457 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 458 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 458 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 459 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 459 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 460 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 460 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:69]   --->   Operation 461 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 462 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 462 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 463 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:71]   --->   Operation 463 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 464 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 464 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 465 [1/1] (1.58ns)   --->   "%br_ln73 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:73]   --->   Operation 465 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 2.55>
ST_81 : Operation 466 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split21, i32 %add_ln73, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:73]   --->   Operation 466 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 467 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:73]   --->   Operation 467 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 468 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:73]   --->   Operation 468 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge266.loopexit" [fcc_combined/main.cpp:73]   --->   Operation 469 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 470 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 471 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 472 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 472 'add' 'add_ln1116' <Predicate = (!icmp_ln73)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 473 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 473 'getelementptr' 'x_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 474 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 474 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 3.25>
ST_82 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 475 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 476 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 476 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 477 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 477 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 478 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 478 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 83 <SV = 25> <Delay = 4.30>
ST_83 : Operation 479 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 479 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_83 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 480 'sext' 'sext_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_83 : Operation 481 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 481 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_83 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 482 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_83 : Operation 483 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 483 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 1.05>
ST_84 : Operation 484 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 484 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 2.10>
ST_85 : Operation 485 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split21, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:71]   --->   Operation 485 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 486 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 486 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 487 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 488 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 488 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 489 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 489 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 28> <Delay = 5.35>
ST_86 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:73]   --->   Operation 490 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_86 : Operation 491 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 491 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 492 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_86 : Operation 493 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 493 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 494 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 87 <SV = 28> <Delay = 0.00>
ST_87 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph270"   --->   Operation 495 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [46]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', fcc_combined/main.cpp:38) [57]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', fcc_combined/main.cpp:38) [57]  (6.91 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln38', fcc_combined/main.cpp:38) [58]  (3.55 ns)
	'select' operation ('select_ln38', fcc_combined/main.cpp:38) [62]  (0 ns)
	'sub' operation ('sub_ln38_1', fcc_combined/main.cpp:38) [63]  (2.4 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:40) [72]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [73]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:40) with incoming values : ('add_ln40', fcc_combined/main.cpp:40) [76]  (0 ns)
	'add' operation ('add_ln40', fcc_combined/main.cpp:40) [77]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:41) [87]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:41) [86]  (0 ns)
	'store' operation ('store_ln41', fcc_combined/main.cpp:41) of variable 'gmem_addr_read', fcc_combined/main.cpp:41 on array 'bbuf.V', fcc_combined/main.cpp:33 [88]  (3.25 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', fcc_combined/main.cpp:50) [97]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', fcc_combined/main.cpp:50) [97]  (6.91 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k', fcc_combined/main.cpp:50) with incoming values : ('add_ln50', fcc_combined/main.cpp:50) [101]  (0 ns)
	'add' operation ('add_ln50', fcc_combined/main.cpp:50) [103]  (2.55 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_1', fcc_combined/main.cpp:50) [110]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_1', fcc_combined/main.cpp:50) [110]  (6.91 ns)

 <State 20>: 5.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln50', fcc_combined/main.cpp:50) [117]  (2.55 ns)
	'select' operation ('ub', fcc_combined/main.cpp:50) [118]  (0.698 ns)
	'icmp' operation ('cmp36257', fcc_combined/main.cpp:50) [119]  (2.47 ns)

 <State 21>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:83) with incoming values : ('add_ln83', fcc_combined/main.cpp:83) [127]  (0 ns)
	'mul' operation ('empty_46', fcc_combined/main.cpp:83) [134]  (6.91 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_46', fcc_combined/main.cpp:83) [134]  (6.91 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_47', fcc_combined/main.cpp:83) [135]  (2.52 ns)
	'add' operation ('empty_48', fcc_combined/main.cpp:83) [137]  (2.55 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [143]  (7.3 ns)

 <State 31>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:84) with incoming values : ('add_ln84', fcc_combined/main.cpp:84) [149]  (0 ns)
	'add' operation ('add_ln84', fcc_combined/main.cpp:84) [150]  (2.52 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:85) [162]  (7.3 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:85) [161]  (0 ns)
	'store' operation ('store_ln85', fcc_combined/main.cpp:85) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:85 on array 'dwbuf.V', fcc_combined/main.cpp:35 [163]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln89', fcc_combined/main.cpp:89) [171]  (6.91 ns)

 <State 36>: 4.85ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:90) with incoming values : ('add_ln90', fcc_combined/main.cpp:90) [176]  (0 ns)
	'icmp' operation ('icmp_ln90', fcc_combined/main.cpp:90) [184]  (2.47 ns)
	'select' operation ('select_ln89', fcc_combined/main.cpp:89) [185]  (0.698 ns)
	'getelementptr' operation ('x_addr_1') [215]  (0 ns)
	'load' operation ('x_load_1') on array 'x' [216]  (1.68 ns)

 <State 37>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln89_1', fcc_combined/main.cpp:89) [195]  (1.73 ns)
	'getelementptr' operation ('dy_addr_1', fcc_combined/main.cpp:89) [197]  (0 ns)
	'load' operation ('dy_load_2', fcc_combined/main.cpp:89) on array 'dy' [198]  (1.68 ns)

 <State 38>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[205] ('mul_ln1118', fcc_combined/main.cpp:89) [191]  (0 ns)
	'add' operation of DSP[205] ('add_ln1118') [205]  (2.1 ns)

 <State 39>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[205] ('add_ln1118') [205]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr_2') [207]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:32 [209]  (3.25 ns)

 <State 40>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:32 [209]  (3.25 ns)
	'mul' operation of DSP[211] ('mul_ln1115') [211]  (2.15 ns)

 <State 41>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[211] ('mul_ln1115') [211]  (2.15 ns)

 <State 42>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[221] ('ret.V') [221]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_2' on array 'dwbuf.V', fcc_combined/main.cpp:35 [223]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[211] ('mul_ln1115') [211]  (0 ns)
	'store' operation ('store_ln91', fcc_combined/main.cpp:91) of variable 'trunc_ln708_1' on array 'dx' [214]  (3.25 ns)

 <State 44>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:96) with incoming values : ('add_ln96', fcc_combined/main.cpp:96) [231]  (1.59 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:96) with incoming values : ('add_ln96', fcc_combined/main.cpp:96) [231]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [242]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:36 [243]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:36 [243]  (3.25 ns)

 <State 47>: 7.01ns
The critical path consists of the following:
	'load' operation ('dy_load') on array 'dy' [245]  (1.68 ns)
	'add' operation ('add_ln703') [246]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:36 [247]  (3.25 ns)

 <State 48>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:100) with incoming values : ('add_ln100', fcc_combined/main.cpp:100) [255]  (1.59 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:100) with incoming values : ('add_ln100', fcc_combined/main.cpp:100) [255]  (0 ns)
	'mul' operation ('empty_53', fcc_combined/main.cpp:100) [262]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', fcc_combined/main.cpp:100) [262]  (6.91 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_54', fcc_combined/main.cpp:100) [263]  (2.52 ns)
	'add' operation ('empty_55', fcc_combined/main.cpp:100) [265]  (2.55 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:101) [271]  (7.3 ns)

 <State 53>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[274] ('mul_ln102', fcc_combined/main.cpp:102) [274]  (2.15 ns)

 <State 54>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', fcc_combined/main.cpp:101) with incoming values : ('add_ln101', fcc_combined/main.cpp:101) [277]  (1.59 ns)

 <State 55>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:101) with incoming values : ('add_ln101', fcc_combined/main.cpp:101) [277]  (0 ns)
	'add' operation ('add_ln102', fcc_combined/main.cpp:102) [287]  (2.08 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:102) [289]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:102) on array 'dwbuf.V', fcc_combined/main.cpp:35 [290]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:102) on array 'dwbuf.V', fcc_combined/main.cpp:35 [290]  (3.25 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:102) [291]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [294]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [294]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [294]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [294]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [294]  (7.3 ns)

 <State 63>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:62) with incoming values : ('add_ln62', fcc_combined/main.cpp:62) [306]  (0 ns)
	'mul' operation ('empty_39', fcc_combined/main.cpp:62) [313]  (6.91 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_39', fcc_combined/main.cpp:62) [313]  (6.91 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_40', fcc_combined/main.cpp:62) [314]  (2.52 ns)
	'add' operation ('empty_41', fcc_combined/main.cpp:62) [316]  (2.55 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [322]  (7.3 ns)

 <State 73>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:63) with incoming values : ('add_ln63', fcc_combined/main.cpp:63) [328]  (0 ns)
	'add' operation ('add_ln63', fcc_combined/main.cpp:63) [329]  (2.52 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:64) [341]  (7.3 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:64) [340]  (0 ns)
	'store' operation ('store_ln64', fcc_combined/main.cpp:64) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:64 on array 'wbuf.V', fcc_combined/main.cpp:32 [342]  (3.25 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:69) with incoming values : ('add_ln69', fcc_combined/main.cpp:69) [351]  (0 ns)
	'add' operation ('add_ln69', fcc_combined/main.cpp:69) [352]  (2.52 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[367] ('mul_ln1116') [367]  (2.15 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:71) [361]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:71) on array 'bbuf.V', fcc_combined/main.cpp:33 [362]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:71) on array 'bbuf.V', fcc_combined/main.cpp:33 [362]  (3.25 ns)
	'store' operation ('store_ln71', fcc_combined/main.cpp:71) of variable 'bbuf_V_load', fcc_combined/main.cpp:71 on array 'y' [364]  (3.25 ns)

 <State 81>: 2.55ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:73) with incoming values : ('add_ln73', fcc_combined/main.cpp:73) [371]  (0 ns)
	'add' operation ('add_ln73', fcc_combined/main.cpp:73) [372]  (2.55 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [382]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:32 [383]  (3.25 ns)

 <State 83>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:32 [383]  (3.25 ns)
	'mul' operation of DSP[390] ('mul_ln727') [388]  (1.05 ns)

 <State 84>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[390] ('mul_ln727') [388]  (1.05 ns)

 <State 85>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:71) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:71) ('trunc_ln1') [370]  (0 ns)
	'add' operation of DSP[390] ('ret.V') [390]  (2.1 ns)

 <State 86>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[390] ('ret.V') [390]  (2.1 ns)
	'store' operation ('store_ln74', fcc_combined/main.cpp:74) of variable 'trunc_ln1' on array 'y' [392]  (3.25 ns)

 <State 87>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
