// mu_afu_system_altera_mm_interconnect_191_b4phuiq.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 19.2 57

`timescale 1 ps / 1 ps
module mu_afu_system_altera_mm_interconnect_191_b4phuiq (
		input  wire [32:0]  mu_afu_mu_ddr4a_bridge_m0_address,                                      //                                        mu_afu_mu_ddr4a_bridge_m0.address
		output wire         mu_afu_mu_ddr4a_bridge_m0_waitrequest,                                  //                                                                 .waitrequest
		input  wire [0:0]   mu_afu_mu_ddr4a_bridge_m0_burstcount,                                   //                                                                 .burstcount
		input  wire [0:0]   mu_afu_mu_ddr4a_bridge_m0_byteenable,                                   //                                                                 .byteenable
		input  wire         mu_afu_mu_ddr4a_bridge_m0_read,                                         //                                                                 .read
		output wire [7:0]   mu_afu_mu_ddr4a_bridge_m0_readdata,                                     //                                                                 .readdata
		output wire         mu_afu_mu_ddr4a_bridge_m0_readdatavalid,                                //                                                                 .readdatavalid
		input  wire         mu_afu_mu_ddr4a_bridge_m0_write,                                        //                                                                 .write
		input  wire [7:0]   mu_afu_mu_ddr4a_bridge_m0_writedata,                                    //                                                                 .writedata
		input  wire         mu_afu_mu_ddr4a_bridge_m0_debugaccess,                                  //                                                                 .debugaccess
		input  wire [47:0]  msgdma_bbb_mem_read_write_address,                                      //                                        msgdma_bbb_mem_read_write.address
		output wire         msgdma_bbb_mem_read_write_waitrequest,                                  //                                                                 .waitrequest
		input  wire [2:0]   msgdma_bbb_mem_read_write_burstcount,                                   //                                                                 .burstcount
		input  wire [63:0]  msgdma_bbb_mem_read_write_byteenable,                                   //                                                                 .byteenable
		input  wire         msgdma_bbb_mem_read_write_read,                                         //                                                                 .read
		output wire [511:0] msgdma_bbb_mem_read_write_readdata,                                     //                                                                 .readdata
		output wire         msgdma_bbb_mem_read_write_readdatavalid,                                //                                                                 .readdatavalid
		input  wire         msgdma_bbb_mem_read_write_write,                                        //                                                                 .write
		input  wire [511:0] msgdma_bbb_mem_read_write_writedata,                                    //                                                                 .writedata
		output wire [32:0]  mu_afu_ddr4_bridge_s0_address,                                          //                                            mu_afu_ddr4_bridge_s0.address
		output wire         mu_afu_ddr4_bridge_s0_write,                                            //                                                                 .write
		output wire         mu_afu_ddr4_bridge_s0_read,                                             //                                                                 .read
		input  wire [511:0] mu_afu_ddr4_bridge_s0_readdata,                                         //                                                                 .readdata
		output wire [511:0] mu_afu_ddr4_bridge_s0_writedata,                                        //                                                                 .writedata
		output wire [2:0]   mu_afu_ddr4_bridge_s0_burstcount,                                       //                                                                 .burstcount
		output wire [63:0]  mu_afu_ddr4_bridge_s0_byteenable,                                       //                                                                 .byteenable
		input  wire         mu_afu_ddr4_bridge_s0_readdatavalid,                                    //                                                                 .readdatavalid
		input  wire         mu_afu_ddr4_bridge_s0_waitrequest,                                      //                                                                 .waitrequest
		output wire         mu_afu_ddr4_bridge_s0_debugaccess,                                      //                                                                 .debugaccess
		input  wire         mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset,                   //                   mu_afu_ddr4_bridge_reset_reset_bridge_in_reset.reset
		input  wire         mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset, // mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset.reset
		input  wire         mu_afu_mu_clock_out_clk_clk,                                            //                                          mu_afu_mu_clock_out_clk.clk
		input  wire         mu_afu_dma_clock_out_clk_clk                                            //                                         mu_afu_dma_clock_out_clk.clk
	);

	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_waitrequest;   // mu_afu_mu_ddr4a_bridge_m0_agent:av_waitrequest -> mu_afu_mu_ddr4a_bridge_m0_translator:uav_waitrequest
	wire    [7:0] mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdata;      // mu_afu_mu_ddr4a_bridge_m0_agent:av_readdata -> mu_afu_mu_ddr4a_bridge_m0_translator:uav_readdata
	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_debugaccess;   // mu_afu_mu_ddr4a_bridge_m0_translator:uav_debugaccess -> mu_afu_mu_ddr4a_bridge_m0_agent:av_debugaccess
	wire   [47:0] mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_address;       // mu_afu_mu_ddr4a_bridge_m0_translator:uav_address -> mu_afu_mu_ddr4a_bridge_m0_agent:av_address
	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_read;          // mu_afu_mu_ddr4a_bridge_m0_translator:uav_read -> mu_afu_mu_ddr4a_bridge_m0_agent:av_read
	wire    [0:0] mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_byteenable;    // mu_afu_mu_ddr4a_bridge_m0_translator:uav_byteenable -> mu_afu_mu_ddr4a_bridge_m0_agent:av_byteenable
	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdatavalid; // mu_afu_mu_ddr4a_bridge_m0_agent:av_readdatavalid -> mu_afu_mu_ddr4a_bridge_m0_translator:uav_readdatavalid
	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_lock;          // mu_afu_mu_ddr4a_bridge_m0_translator:uav_lock -> mu_afu_mu_ddr4a_bridge_m0_agent:av_lock
	wire          mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_write;         // mu_afu_mu_ddr4a_bridge_m0_translator:uav_write -> mu_afu_mu_ddr4a_bridge_m0_agent:av_write
	wire    [7:0] mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_writedata;     // mu_afu_mu_ddr4a_bridge_m0_translator:uav_writedata -> mu_afu_mu_ddr4a_bridge_m0_agent:av_writedata
	wire    [0:0] mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_burstcount;    // mu_afu_mu_ddr4a_bridge_m0_translator:uav_burstcount -> mu_afu_mu_ddr4a_bridge_m0_agent:av_burstcount
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_waitrequest;   // msgdma_bbb_mem_read_write_agent:av_waitrequest -> msgdma_bbb_mem_read_write_translator:uav_waitrequest
	wire  [511:0] msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdata;      // msgdma_bbb_mem_read_write_agent:av_readdata -> msgdma_bbb_mem_read_write_translator:uav_readdata
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_debugaccess;   // msgdma_bbb_mem_read_write_translator:uav_debugaccess -> msgdma_bbb_mem_read_write_agent:av_debugaccess
	wire   [47:0] msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_address;       // msgdma_bbb_mem_read_write_translator:uav_address -> msgdma_bbb_mem_read_write_agent:av_address
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_read;          // msgdma_bbb_mem_read_write_translator:uav_read -> msgdma_bbb_mem_read_write_agent:av_read
	wire   [63:0] msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_byteenable;    // msgdma_bbb_mem_read_write_translator:uav_byteenable -> msgdma_bbb_mem_read_write_agent:av_byteenable
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdatavalid; // msgdma_bbb_mem_read_write_agent:av_readdatavalid -> msgdma_bbb_mem_read_write_translator:uav_readdatavalid
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_lock;          // msgdma_bbb_mem_read_write_translator:uav_lock -> msgdma_bbb_mem_read_write_agent:av_lock
	wire          msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_write;         // msgdma_bbb_mem_read_write_translator:uav_write -> msgdma_bbb_mem_read_write_agent:av_write
	wire  [511:0] msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_writedata;     // msgdma_bbb_mem_read_write_translator:uav_writedata -> msgdma_bbb_mem_read_write_agent:av_writedata
	wire    [8:0] msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_burstcount;    // msgdma_bbb_mem_read_write_translator:uav_burstcount -> msgdma_bbb_mem_read_write_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                        // rsp_mux_001:src_valid -> msgdma_bbb_mem_read_write_agent:rp_valid
	wire  [672:0] rsp_mux_001_src_data;                                                         // rsp_mux_001:src_data -> msgdma_bbb_mem_read_write_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                        // msgdma_bbb_mem_read_write_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [1:0] rsp_mux_001_src_channel;                                                      // rsp_mux_001:src_channel -> msgdma_bbb_mem_read_write_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                // rsp_mux_001:src_startofpacket -> msgdma_bbb_mem_read_write_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                  // rsp_mux_001:src_endofpacket -> msgdma_bbb_mem_read_write_agent:rp_endofpacket
	wire  [511:0] mu_afu_ddr4_bridge_s0_agent_m0_readdata;                                      // mu_afu_ddr4_bridge_s0_translator:uav_readdata -> mu_afu_ddr4_bridge_s0_agent:m0_readdata
	wire          mu_afu_ddr4_bridge_s0_agent_m0_waitrequest;                                   // mu_afu_ddr4_bridge_s0_translator:uav_waitrequest -> mu_afu_ddr4_bridge_s0_agent:m0_waitrequest
	wire          mu_afu_ddr4_bridge_s0_agent_m0_debugaccess;                                   // mu_afu_ddr4_bridge_s0_agent:m0_debugaccess -> mu_afu_ddr4_bridge_s0_translator:uav_debugaccess
	wire   [47:0] mu_afu_ddr4_bridge_s0_agent_m0_address;                                       // mu_afu_ddr4_bridge_s0_agent:m0_address -> mu_afu_ddr4_bridge_s0_translator:uav_address
	wire   [63:0] mu_afu_ddr4_bridge_s0_agent_m0_byteenable;                                    // mu_afu_ddr4_bridge_s0_agent:m0_byteenable -> mu_afu_ddr4_bridge_s0_translator:uav_byteenable
	wire          mu_afu_ddr4_bridge_s0_agent_m0_read;                                          // mu_afu_ddr4_bridge_s0_agent:m0_read -> mu_afu_ddr4_bridge_s0_translator:uav_read
	wire          mu_afu_ddr4_bridge_s0_agent_m0_readdatavalid;                                 // mu_afu_ddr4_bridge_s0_translator:uav_readdatavalid -> mu_afu_ddr4_bridge_s0_agent:m0_readdatavalid
	wire          mu_afu_ddr4_bridge_s0_agent_m0_lock;                                          // mu_afu_ddr4_bridge_s0_agent:m0_lock -> mu_afu_ddr4_bridge_s0_translator:uav_lock
	wire  [511:0] mu_afu_ddr4_bridge_s0_agent_m0_writedata;                                     // mu_afu_ddr4_bridge_s0_agent:m0_writedata -> mu_afu_ddr4_bridge_s0_translator:uav_writedata
	wire          mu_afu_ddr4_bridge_s0_agent_m0_write;                                         // mu_afu_ddr4_bridge_s0_agent:m0_write -> mu_afu_ddr4_bridge_s0_translator:uav_write
	wire    [8:0] mu_afu_ddr4_bridge_s0_agent_m0_burstcount;                                    // mu_afu_ddr4_bridge_s0_agent:m0_burstcount -> mu_afu_ddr4_bridge_s0_translator:uav_burstcount
	wire          mu_afu_ddr4_bridge_s0_agent_rf_source_valid;                                  // mu_afu_ddr4_bridge_s0_agent:rf_source_valid -> mu_afu_ddr4_bridge_s0_agent_rsp_fifo:in_valid
	wire  [673:0] mu_afu_ddr4_bridge_s0_agent_rf_source_data;                                   // mu_afu_ddr4_bridge_s0_agent:rf_source_data -> mu_afu_ddr4_bridge_s0_agent_rsp_fifo:in_data
	wire          mu_afu_ddr4_bridge_s0_agent_rf_source_ready;                                  // mu_afu_ddr4_bridge_s0_agent_rsp_fifo:in_ready -> mu_afu_ddr4_bridge_s0_agent:rf_source_ready
	wire          mu_afu_ddr4_bridge_s0_agent_rf_source_startofpacket;                          // mu_afu_ddr4_bridge_s0_agent:rf_source_startofpacket -> mu_afu_ddr4_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rf_source_endofpacket;                            // mu_afu_ddr4_bridge_s0_agent:rf_source_endofpacket -> mu_afu_ddr4_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_valid;                               // mu_afu_ddr4_bridge_s0_agent_rsp_fifo:out_valid -> mu_afu_ddr4_bridge_s0_agent:rf_sink_valid
	wire  [673:0] mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_data;                                // mu_afu_ddr4_bridge_s0_agent_rsp_fifo:out_data -> mu_afu_ddr4_bridge_s0_agent:rf_sink_data
	wire          mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_ready;                               // mu_afu_ddr4_bridge_s0_agent:rf_sink_ready -> mu_afu_ddr4_bridge_s0_agent_rsp_fifo:out_ready
	wire          mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_startofpacket;                       // mu_afu_ddr4_bridge_s0_agent_rsp_fifo:out_startofpacket -> mu_afu_ddr4_bridge_s0_agent:rf_sink_startofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_endofpacket;                         // mu_afu_ddr4_bridge_s0_agent_rsp_fifo:out_endofpacket -> mu_afu_ddr4_bridge_s0_agent:rf_sink_endofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_valid;                             // mu_afu_ddr4_bridge_s0_agent:rdata_fifo_src_valid -> mu_afu_ddr4_bridge_s0_agent_rdata_fifo:in_valid
	wire  [513:0] mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_data;                              // mu_afu_ddr4_bridge_s0_agent:rdata_fifo_src_data -> mu_afu_ddr4_bridge_s0_agent_rdata_fifo:in_data
	wire          mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_ready;                             // mu_afu_ddr4_bridge_s0_agent_rdata_fifo:in_ready -> mu_afu_ddr4_bridge_s0_agent:rdata_fifo_src_ready
	wire          mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_valid;                             // mu_afu_ddr4_bridge_s0_agent_rdata_fifo:out_valid -> mu_afu_ddr4_bridge_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_data;                              // mu_afu_ddr4_bridge_s0_agent_rdata_fifo:out_data -> mu_afu_ddr4_bridge_s0_agent:rdata_fifo_sink_data
	wire          mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_ready;                             // mu_afu_ddr4_bridge_s0_agent:rdata_fifo_sink_ready -> mu_afu_ddr4_bridge_s0_agent_rdata_fifo:out_ready
	wire          cmd_mux_src_valid;                                                            // cmd_mux:src_valid -> mu_afu_ddr4_bridge_s0_agent:cp_valid
	wire  [672:0] cmd_mux_src_data;                                                             // cmd_mux:src_data -> mu_afu_ddr4_bridge_s0_agent:cp_data
	wire          cmd_mux_src_ready;                                                            // mu_afu_ddr4_bridge_s0_agent:cp_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                          // cmd_mux:src_channel -> mu_afu_ddr4_bridge_s0_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                    // cmd_mux:src_startofpacket -> mu_afu_ddr4_bridge_s0_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                      // cmd_mux:src_endofpacket -> mu_afu_ddr4_bridge_s0_agent:cp_endofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_agent_cp_valid;                                     // mu_afu_mu_ddr4a_bridge_m0_agent:cp_valid -> router:sink_valid
	wire  [105:0] mu_afu_mu_ddr4a_bridge_m0_agent_cp_data;                                      // mu_afu_mu_ddr4a_bridge_m0_agent:cp_data -> router:sink_data
	wire          mu_afu_mu_ddr4a_bridge_m0_agent_cp_ready;                                     // router:sink_ready -> mu_afu_mu_ddr4a_bridge_m0_agent:cp_ready
	wire          mu_afu_mu_ddr4a_bridge_m0_agent_cp_startofpacket;                             // mu_afu_mu_ddr4a_bridge_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_agent_cp_endofpacket;                               // mu_afu_mu_ddr4a_bridge_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          msgdma_bbb_mem_read_write_agent_cp_valid;                                     // msgdma_bbb_mem_read_write_agent:cp_valid -> router_001:sink_valid
	wire  [672:0] msgdma_bbb_mem_read_write_agent_cp_data;                                      // msgdma_bbb_mem_read_write_agent:cp_data -> router_001:sink_data
	wire          msgdma_bbb_mem_read_write_agent_cp_ready;                                     // router_001:sink_ready -> msgdma_bbb_mem_read_write_agent:cp_ready
	wire          msgdma_bbb_mem_read_write_agent_cp_startofpacket;                             // msgdma_bbb_mem_read_write_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          msgdma_bbb_mem_read_write_agent_cp_endofpacket;                               // msgdma_bbb_mem_read_write_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                         // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [672:0] router_001_src_data;                                                          // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                         // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                       // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                 // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                   // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rp_valid;                                         // mu_afu_ddr4_bridge_s0_agent:rp_valid -> router_002:sink_valid
	wire  [672:0] mu_afu_ddr4_bridge_s0_agent_rp_data;                                          // mu_afu_ddr4_bridge_s0_agent:rp_data -> router_002:sink_data
	wire          mu_afu_ddr4_bridge_s0_agent_rp_ready;                                         // router_002:sink_ready -> mu_afu_ddr4_bridge_s0_agent:rp_ready
	wire          mu_afu_ddr4_bridge_s0_agent_rp_startofpacket;                                 // mu_afu_ddr4_bridge_s0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          mu_afu_ddr4_bridge_s0_agent_rp_endofpacket;                                   // mu_afu_ddr4_bridge_s0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                         // router_002:src_valid -> rsp_demux:sink_valid
	wire  [672:0] router_002_src_data;                                                          // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                                         // rsp_demux:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                       // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                                 // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                                   // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cmd_demux_001_src0_valid;                                                     // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [672:0] cmd_demux_001_src0_data;                                                      // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                     // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [1:0] cmd_demux_001_src0_channel;                                                   // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                             // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                               // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          rsp_demux_src1_valid;                                                         // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [672:0] rsp_demux_src1_data;                                                          // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                         // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [1:0] rsp_demux_src1_channel;                                                       // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                 // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                   // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_mux_src_valid;                                                            // rsp_mux:src_valid -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_valid
	wire  [672:0] rsp_mux_src_data;                                                             // rsp_mux:src_data -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_data
	wire          rsp_mux_src_ready;                                                            // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                          // rsp_mux:src_channel -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_channel
	wire          rsp_mux_src_startofpacket;                                                    // rsp_mux:src_startofpacket -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_startofpacket
	wire          rsp_mux_src_endofpacket;                                                      // rsp_mux:src_endofpacket -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:in_endofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_valid;                        // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_valid -> mu_afu_mu_ddr4a_bridge_m0_agent:rp_valid
	wire  [105:0] mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_data;                         // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_data -> mu_afu_mu_ddr4a_bridge_m0_agent:rp_data
	wire          mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_ready;                        // mu_afu_mu_ddr4a_bridge_m0_agent:rp_ready -> mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_ready
	wire    [1:0] mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_channel;                      // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_channel -> mu_afu_mu_ddr4a_bridge_m0_agent:rp_channel
	wire          mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_startofpacket;                // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_startofpacket -> mu_afu_mu_ddr4a_bridge_m0_agent:rp_startofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_endofpacket;                  // mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter:out_endofpacket -> mu_afu_mu_ddr4a_bridge_m0_agent:rp_endofpacket
	wire          router_src_valid;                                                             // router:src_valid -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_valid
	wire  [105:0] router_src_data;                                                              // router:src_data -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_data
	wire          router_src_ready;                                                             // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                           // router:src_channel -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_channel
	wire          router_src_startofpacket;                                                     // router:src_startofpacket -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_startofpacket
	wire          router_src_endofpacket;                                                       // router:src_endofpacket -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:in_endofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_valid;                        // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_valid -> cmd_demux:sink_valid
	wire  [672:0] mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_data;                         // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_data -> cmd_demux:sink_data
	wire          mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_ready;                        // cmd_demux:sink_ready -> mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_ready
	wire    [1:0] mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_channel;                      // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_channel -> cmd_demux:sink_channel
	wire          mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_startofpacket;                // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_startofpacket -> cmd_demux:sink_startofpacket
	wire          mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_endofpacket;                  // mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter:out_endofpacket -> cmd_demux:sink_endofpacket
	wire          cmd_demux_src0_valid;                                                         // cmd_demux:src0_valid -> crosser:in_valid
	wire  [672:0] cmd_demux_src0_data;                                                          // cmd_demux:src0_data -> crosser:in_data
	wire          cmd_demux_src0_ready;                                                         // crosser:in_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                       // cmd_demux:src0_channel -> crosser:in_channel
	wire          cmd_demux_src0_startofpacket;                                                 // cmd_demux:src0_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                   // cmd_demux:src0_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                            // crosser:out_valid -> cmd_mux:sink0_valid
	wire  [672:0] crosser_out_data;                                                             // crosser:out_data -> cmd_mux:sink0_data
	wire          crosser_out_ready;                                                            // cmd_mux:sink0_ready -> crosser:out_ready
	wire    [1:0] crosser_out_channel;                                                          // crosser:out_channel -> cmd_mux:sink0_channel
	wire          crosser_out_startofpacket;                                                    // crosser:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                      // crosser:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                         // rsp_demux:src0_valid -> crosser_001:in_valid
	wire  [672:0] rsp_demux_src0_data;                                                          // rsp_demux:src0_data -> crosser_001:in_data
	wire          rsp_demux_src0_ready;                                                         // crosser_001:in_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                       // rsp_demux:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_src0_startofpacket;                                                 // rsp_demux:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                   // rsp_demux:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                        // crosser_001:out_valid -> rsp_mux:sink0_valid
	wire  [672:0] crosser_001_out_data;                                                         // crosser_001:out_data -> rsp_mux:sink0_data
	wire          crosser_001_out_ready;                                                        // rsp_mux:sink0_ready -> crosser_001:out_ready
	wire    [1:0] crosser_001_out_channel;                                                      // crosser_001:out_channel -> rsp_mux:sink0_channel
	wire          crosser_001_out_startofpacket;                                                // crosser_001:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          crosser_001_out_endofpacket;                                                  // crosser_001:out_endofpacket -> rsp_mux:sink0_endofpacket

	mu_afu_system_altera_merlin_master_translator_191_g7h47bq #(
		.AV_ADDRESS_W                (33),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (48),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0)
	) mu_afu_mu_ddr4a_bridge_m0_translator (
		.clk                    (mu_afu_mu_clock_out_clk_clk),                                                  //   input,   width = 1,                       clk.clk
		.reset                  (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,   width = 1,                     reset.reset
		.uav_address            (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_address),       //  output,  width = 48, avalon_universal_master_0.address
		.uav_burstcount         (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 1,                          .burstcount
		.uav_read               (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 1,                          .byteenable
		.uav_readdata           (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdata),      //   input,   width = 8,                          .readdata
		.uav_writedata          (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_writedata),     //  output,   width = 8,                          .writedata
		.uav_lock               (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (mu_afu_mu_ddr4a_bridge_m0_address),                                            //   input,  width = 33,      avalon_anti_master_0.address
		.av_waitrequest         (mu_afu_mu_ddr4a_bridge_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (mu_afu_mu_ddr4a_bridge_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (mu_afu_mu_ddr4a_bridge_m0_byteenable),                                         //   input,   width = 1,                          .byteenable
		.av_read                (mu_afu_mu_ddr4a_bridge_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (mu_afu_mu_ddr4a_bridge_m0_readdata),                                           //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mu_afu_mu_ddr4a_bridge_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (mu_afu_mu_ddr4a_bridge_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (mu_afu_mu_ddr4a_bridge_m0_writedata),                                          //   input,   width = 8,                          .writedata
		.av_debugaccess         (mu_afu_mu_ddr4a_bridge_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                         // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                         // (terminated),                                        
		.av_chipselect          (1'b0),                                                                         // (terminated),                                        
		.av_lock                (1'b0),                                                                         // (terminated),                                        
		.uav_clken              (),                                                                             // (terminated),                                        
		.av_clken               (1'b1),                                                                         // (terminated),                                        
		.uav_response           (2'b00),                                                                        // (terminated),                                        
		.av_response            (),                                                                             // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                         // (terminated),                                        
		.av_writeresponsevalid  ()                                                                              // (terminated),                                        
	);

	mu_afu_system_altera_merlin_master_translator_191_g7h47bq #(
		.AV_ADDRESS_W                (48),
		.AV_DATA_W                   (512),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (64),
		.UAV_ADDRESS_W               (48),
		.UAV_BURSTCOUNT_W            (9),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (64),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0)
	) msgdma_bbb_mem_read_write_translator (
		.clk                    (mu_afu_dma_clock_out_clk_clk),                                                 //   input,    width = 1,                       clk.clk
		.reset                  (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),                         //   input,    width = 1,                     reset.reset
		.uav_address            (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_address),       //  output,   width = 48, avalon_universal_master_0.address
		.uav_burstcount         (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_burstcount),    //  output,    width = 9,                          .burstcount
		.uav_read               (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_read),          //  output,    width = 1,                          .read
		.uav_write              (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_write),         //  output,    width = 1,                          .write
		.uav_waitrequest        (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_waitrequest),   //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdatavalid), //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_byteenable),    //  output,   width = 64,                          .byteenable
		.uav_readdata           (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdata),      //   input,  width = 512,                          .readdata
		.uav_writedata          (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_writedata),     //  output,  width = 512,                          .writedata
		.uav_lock               (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_lock),          //  output,    width = 1,                          .lock
		.uav_debugaccess        (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_debugaccess),   //  output,    width = 1,                          .debugaccess
		.av_address             (msgdma_bbb_mem_read_write_address),                                            //   input,   width = 48,      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_bbb_mem_read_write_waitrequest),                                        //  output,    width = 1,                          .waitrequest
		.av_burstcount          (msgdma_bbb_mem_read_write_burstcount),                                         //   input,    width = 3,                          .burstcount
		.av_byteenable          (msgdma_bbb_mem_read_write_byteenable),                                         //   input,   width = 64,                          .byteenable
		.av_read                (msgdma_bbb_mem_read_write_read),                                               //   input,    width = 1,                          .read
		.av_readdata            (msgdma_bbb_mem_read_write_readdata),                                           //  output,  width = 512,                          .readdata
		.av_readdatavalid       (msgdma_bbb_mem_read_write_readdatavalid),                                      //  output,    width = 1,                          .readdatavalid
		.av_write               (msgdma_bbb_mem_read_write_write),                                              //   input,    width = 1,                          .write
		.av_writedata           (msgdma_bbb_mem_read_write_writedata),                                          //   input,  width = 512,                          .writedata
		.av_beginbursttransfer  (1'b0),                                                                         // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                         // (terminated),                                         
		.av_chipselect          (1'b0),                                                                         // (terminated),                                         
		.av_lock                (1'b0),                                                                         // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                         // (terminated),                                         
		.uav_clken              (),                                                                             // (terminated),                                         
		.av_clken               (1'b1),                                                                         // (terminated),                                         
		.uav_response           (2'b00),                                                                        // (terminated),                                         
		.av_response            (),                                                                             // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                         // (terminated),                                         
		.av_writeresponsevalid  ()                                                                              // (terminated),                                         
	);

	mu_afu_system_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (33),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (48),
		.UAV_BURSTCOUNT_W               (9),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) mu_afu_ddr4_bridge_s0_translator (
		.clk                    (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,                      clk.clk
		.reset                  (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (mu_afu_ddr4_bridge_s0_agent_m0_address),               //   input,   width = 48, avalon_universal_slave_0.address
		.uav_burstcount         (mu_afu_ddr4_bridge_s0_agent_m0_burstcount),            //   input,    width = 9,                         .burstcount
		.uav_read               (mu_afu_ddr4_bridge_s0_agent_m0_read),                  //   input,    width = 1,                         .read
		.uav_write              (mu_afu_ddr4_bridge_s0_agent_m0_write),                 //   input,    width = 1,                         .write
		.uav_waitrequest        (mu_afu_ddr4_bridge_s0_agent_m0_waitrequest),           //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (mu_afu_ddr4_bridge_s0_agent_m0_readdatavalid),         //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (mu_afu_ddr4_bridge_s0_agent_m0_byteenable),            //   input,   width = 64,                         .byteenable
		.uav_readdata           (mu_afu_ddr4_bridge_s0_agent_m0_readdata),              //  output,  width = 512,                         .readdata
		.uav_writedata          (mu_afu_ddr4_bridge_s0_agent_m0_writedata),             //   input,  width = 512,                         .writedata
		.uav_lock               (mu_afu_ddr4_bridge_s0_agent_m0_lock),                  //   input,    width = 1,                         .lock
		.uav_debugaccess        (mu_afu_ddr4_bridge_s0_agent_m0_debugaccess),           //   input,    width = 1,                         .debugaccess
		.av_address             (mu_afu_ddr4_bridge_s0_address),                        //  output,   width = 33,      avalon_anti_slave_0.address
		.av_write               (mu_afu_ddr4_bridge_s0_write),                          //  output,    width = 1,                         .write
		.av_read                (mu_afu_ddr4_bridge_s0_read),                           //  output,    width = 1,                         .read
		.av_readdata            (mu_afu_ddr4_bridge_s0_readdata),                       //   input,  width = 512,                         .readdata
		.av_writedata           (mu_afu_ddr4_bridge_s0_writedata),                      //  output,  width = 512,                         .writedata
		.av_burstcount          (mu_afu_ddr4_bridge_s0_burstcount),                     //  output,    width = 3,                         .burstcount
		.av_byteenable          (mu_afu_ddr4_bridge_s0_byteenable),                     //  output,   width = 64,                         .byteenable
		.av_readdatavalid       (mu_afu_ddr4_bridge_s0_readdatavalid),                  //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (mu_afu_ddr4_bridge_s0_waitrequest),                    //   input,    width = 1,                         .waitrequest
		.av_debugaccess         (mu_afu_ddr4_bridge_s0_debugaccess),                    //  output,    width = 1,                         .debugaccess
		.av_begintransfer       (),                                                     // (terminated),                                        
		.av_beginbursttransfer  (),                                                     // (terminated),                                        
		.av_writebyteenable     (),                                                     // (terminated),                                        
		.av_lock                (),                                                     // (terminated),                                        
		.av_chipselect          (),                                                     // (terminated),                                        
		.av_clken               (),                                                     // (terminated),                                        
		.uav_clken              (1'b0),                                                 // (terminated),                                        
		.av_outputenable        (),                                                     // (terminated),                                        
		.uav_response           (),                                                     // (terminated),                                        
		.av_response            (2'b00),                                                // (terminated),                                        
		.uav_writeresponsevalid (),                                                     // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                  // (terminated),                                        
	);

	mu_afu_system_altera_merlin_master_agent_191_mpbm6tq #(
		.PKT_WUNIQUE               (105),
		.PKT_DOMAIN_H              (104),
		.PKT_DOMAIN_L              (103),
		.PKT_SNOOP_H               (102),
		.PKT_SNOOP_L               (99),
		.PKT_BARRIER_H             (98),
		.PKT_BARRIER_L             (97),
		.PKT_ORI_BURST_SIZE_H      (96),
		.PKT_ORI_BURST_SIZE_L      (94),
		.PKT_RESPONSE_STATUS_H     (93),
		.PKT_RESPONSE_STATUS_L     (92),
		.PKT_QOS_H                 (81),
		.PKT_QOS_L                 (81),
		.PKT_DATA_SIDEBAND_H       (79),
		.PKT_DATA_SIDEBAND_L       (79),
		.PKT_ADDR_SIDEBAND_H       (78),
		.PKT_ADDR_SIDEBAND_L       (78),
		.PKT_BURST_TYPE_H          (77),
		.PKT_BURST_TYPE_L          (76),
		.PKT_CACHE_H               (91),
		.PKT_CACHE_L               (88),
		.PKT_THREAD_ID_H           (84),
		.PKT_THREAD_ID_L           (84),
		.PKT_BURST_SIZE_H          (75),
		.PKT_BURST_SIZE_L          (73),
		.PKT_TRANS_EXCLUSIVE       (62),
		.PKT_TRANS_LOCK            (61),
		.PKT_BEGIN_BURST           (80),
		.PKT_PROTECTION_H          (87),
		.PKT_PROTECTION_L          (85),
		.PKT_BURSTWRAP_H           (72),
		.PKT_BURSTWRAP_L           (72),
		.PKT_BYTE_CNT_H            (71),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (82),
		.PKT_DEST_ID_H             (83),
		.PKT_DEST_ID_L             (83),
		.ST_DATA_W                 (106),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0)
	) mu_afu_mu_ddr4a_bridge_m0_agent (
		.clk                   (mu_afu_mu_clock_out_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset                 (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_address),       //   input,   width = 48,        av.address
		.av_write              (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_writedata),     //   input,    width = 8,          .writedata
		.av_readdata           (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdata),      //  output,    width = 8,          .readdata
		.av_waitrequest        (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 1,          .byteenable
		.av_burstcount         (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 1,          .burstcount
		.av_debugaccess        (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (mu_afu_mu_ddr4a_bridge_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (mu_afu_mu_ddr4a_bridge_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (mu_afu_mu_ddr4a_bridge_m0_agent_cp_data),                                      //  output,  width = 106,          .data
		.cp_startofpacket      (mu_afu_mu_ddr4a_bridge_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (mu_afu_mu_ddr4a_bridge_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (mu_afu_mu_ddr4a_bridge_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_valid),                        //   input,    width = 1,        rp.valid
		.rp_data               (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_data),                         //   input,  width = 106,          .data
		.rp_channel            (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_channel),                      //   input,    width = 2,          .channel
		.rp_startofpacket      (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_startofpacket),                //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_endofpacket),                  //   input,    width = 1,          .endofpacket
		.rp_ready              (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_ready),                        //  output,    width = 1,          .ready
		.av_response           (),                                                                             // (terminated),                         
		.av_writeresponsevalid ()                                                                              // (terminated),                         
	);

	mu_afu_system_altera_merlin_master_agent_191_mpbm6tq #(
		.PKT_WUNIQUE               (672),
		.PKT_DOMAIN_H              (671),
		.PKT_DOMAIN_L              (670),
		.PKT_SNOOP_H               (669),
		.PKT_SNOOP_L               (666),
		.PKT_BARRIER_H             (665),
		.PKT_BARRIER_L             (664),
		.PKT_ORI_BURST_SIZE_H      (663),
		.PKT_ORI_BURST_SIZE_L      (661),
		.PKT_RESPONSE_STATUS_H     (660),
		.PKT_RESPONSE_STATUS_L     (659),
		.PKT_QOS_H                 (648),
		.PKT_QOS_L                 (648),
		.PKT_DATA_SIDEBAND_H       (646),
		.PKT_DATA_SIDEBAND_L       (646),
		.PKT_ADDR_SIDEBAND_H       (645),
		.PKT_ADDR_SIDEBAND_L       (645),
		.PKT_BURST_TYPE_H          (644),
		.PKT_BURST_TYPE_L          (643),
		.PKT_CACHE_H               (658),
		.PKT_CACHE_L               (655),
		.PKT_THREAD_ID_H           (651),
		.PKT_THREAD_ID_L           (651),
		.PKT_BURST_SIZE_H          (642),
		.PKT_BURST_SIZE_L          (640),
		.PKT_TRANS_EXCLUSIVE       (629),
		.PKT_TRANS_LOCK            (628),
		.PKT_BEGIN_BURST           (647),
		.PKT_PROTECTION_H          (654),
		.PKT_PROTECTION_L          (652),
		.PKT_BURSTWRAP_H           (639),
		.PKT_BURSTWRAP_L           (639),
		.PKT_BYTE_CNT_H            (638),
		.PKT_BYTE_CNT_L            (630),
		.PKT_ADDR_H                (623),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (624),
		.PKT_TRANS_POSTED          (625),
		.PKT_TRANS_WRITE           (626),
		.PKT_TRANS_READ            (627),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (649),
		.PKT_SRC_ID_L              (649),
		.PKT_DEST_ID_H             (650),
		.PKT_DEST_ID_L             (650),
		.ST_DATA_W                 (673),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (9),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0)
	) msgdma_bbb_mem_read_write_agent (
		.clk                   (mu_afu_dma_clock_out_clk_clk),                                                 //   input,    width = 1,       clk.clk
		.reset                 (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),                         //   input,    width = 1, clk_reset.reset
		.av_address            (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_address),       //   input,   width = 48,        av.address
		.av_write              (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_writedata),     //   input,  width = 512,          .writedata
		.av_readdata           (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdata),      //  output,  width = 512,          .readdata
		.av_waitrequest        (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_byteenable),    //   input,   width = 64,          .byteenable
		.av_burstcount         (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_burstcount),    //   input,    width = 9,          .burstcount
		.av_debugaccess        (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (msgdma_bbb_mem_read_write_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (msgdma_bbb_mem_read_write_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (msgdma_bbb_mem_read_write_agent_cp_data),                                      //  output,  width = 673,          .data
		.cp_startofpacket      (msgdma_bbb_mem_read_write_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (msgdma_bbb_mem_read_write_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (msgdma_bbb_mem_read_write_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                        //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                         //   input,  width = 673,          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                      //   input,    width = 2,          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                  //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                        //  output,    width = 1,          .ready
		.av_response           (),                                                                             // (terminated),                         
		.av_writeresponsevalid ()                                                                              // (terminated),                         
	);

	mu_afu_system_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (663),
		.PKT_ORI_BURST_SIZE_L      (661),
		.PKT_RESPONSE_STATUS_H     (660),
		.PKT_RESPONSE_STATUS_L     (659),
		.PKT_BURST_SIZE_H          (642),
		.PKT_BURST_SIZE_L          (640),
		.PKT_TRANS_LOCK            (628),
		.PKT_BEGIN_BURST           (647),
		.PKT_PROTECTION_H          (654),
		.PKT_PROTECTION_L          (652),
		.PKT_BURSTWRAP_H           (639),
		.PKT_BURSTWRAP_L           (639),
		.PKT_BYTE_CNT_H            (638),
		.PKT_BYTE_CNT_L            (630),
		.PKT_ADDR_H                (623),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (624),
		.PKT_TRANS_POSTED          (625),
		.PKT_TRANS_WRITE           (626),
		.PKT_TRANS_READ            (627),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (649),
		.PKT_SRC_ID_L              (649),
		.PKT_DEST_ID_H             (650),
		.PKT_DEST_ID_L             (650),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (673),
		.AVS_BURSTCOUNT_W          (9),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) mu_afu_ddr4_bridge_s0_agent (
		.clk                     (mu_afu_dma_clock_out_clk_clk),                           //   input,    width = 1,             clk.clk
		.reset                   (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),   //   input,    width = 1,       clk_reset.reset
		.m0_address              (mu_afu_ddr4_bridge_s0_agent_m0_address),                 //  output,   width = 48,              m0.address
		.m0_burstcount           (mu_afu_ddr4_bridge_s0_agent_m0_burstcount),              //  output,    width = 9,                .burstcount
		.m0_byteenable           (mu_afu_ddr4_bridge_s0_agent_m0_byteenable),              //  output,   width = 64,                .byteenable
		.m0_debugaccess          (mu_afu_ddr4_bridge_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (mu_afu_ddr4_bridge_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (mu_afu_ddr4_bridge_s0_agent_m0_readdata),                //   input,  width = 512,                .readdata
		.m0_readdatavalid        (mu_afu_ddr4_bridge_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (mu_afu_ddr4_bridge_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (mu_afu_ddr4_bridge_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (mu_afu_ddr4_bridge_s0_agent_m0_writedata),               //  output,  width = 512,                .writedata
		.m0_write                (mu_afu_ddr4_bridge_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (mu_afu_ddr4_bridge_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (mu_afu_ddr4_bridge_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (mu_afu_ddr4_bridge_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (mu_afu_ddr4_bridge_s0_agent_rp_data),                    //  output,  width = 673,                .data
		.rp_startofpacket        (mu_afu_ddr4_bridge_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                      //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                      //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                       //   input,  width = 673,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                              //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                    //   input,    width = 2,                .channel
		.rf_sink_ready           (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_data),          //   input,  width = 674,                .data
		.rf_source_ready         (mu_afu_ddr4_bridge_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (mu_afu_ddr4_bridge_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (mu_afu_ddr4_bridge_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (mu_afu_ddr4_bridge_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (mu_afu_ddr4_bridge_s0_agent_rf_source_data),             //  output,  width = 674,                .data
		.rdata_fifo_sink_ready   (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_data),        //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_data),        //  output,  width = 514,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (674),
		.FIFO_DEPTH          (65),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) mu_afu_ddr4_bridge_s0_agent_rsp_fifo (
		.clk               (mu_afu_dma_clock_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset             (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (mu_afu_ddr4_bridge_s0_agent_rf_source_data),             //   input,  width = 674,        in.data
		.in_valid          (mu_afu_ddr4_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (mu_afu_ddr4_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (mu_afu_ddr4_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (mu_afu_ddr4_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 674,       out.data
		.out_valid         (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mu_afu_ddr4_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (514),
		.FIFO_DEPTH          (512),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (0)
	) mu_afu_ddr4_bridge_s0_agent_rdata_fifo (
		.clk               (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset             (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_data),      //   input,  width = 514,        in.data
		.in_valid          (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_valid),     //   input,    width = 1,          .valid
		.in_ready          (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_src_ready),     //  output,    width = 1,          .ready
		.out_data          (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_data),      //  output,  width = 514,       out.data
		.out_valid         (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_valid),     //  output,    width = 1,          .valid
		.out_ready         (mu_afu_ddr4_bridge_s0_agent_rdata_fifo_out_ready),     //   input,    width = 1,          .ready
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_startofpacket  (1'b0),                                                 // (terminated),                         
		.in_endofpacket    (1'b0),                                                 // (terminated),                         
		.out_startofpacket (),                                                     // (terminated),                         
		.out_endofpacket   (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	mu_afu_system_altera_merlin_router_191_hkqphxi router (
		.sink_ready         (mu_afu_mu_ddr4a_bridge_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (mu_afu_mu_ddr4a_bridge_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (mu_afu_mu_ddr4a_bridge_m0_agent_cp_data),                                //   input,  width = 106,          .data
		.sink_startofpacket (mu_afu_mu_ddr4a_bridge_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mu_afu_mu_ddr4a_bridge_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       clk.clk
		.reset              (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                        //  output,  width = 106,          .data
		.src_channel        (router_src_channel),                                                     //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                  //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_router_191_bh3mw6y router_001 (
		.sink_ready         (msgdma_bbb_mem_read_write_agent_cp_ready),             //  output,    width = 1,      sink.ready
		.sink_valid         (msgdma_bbb_mem_read_write_agent_cp_valid),             //   input,    width = 1,          .valid
		.sink_data          (msgdma_bbb_mem_read_write_agent_cp_data),              //   input,  width = 673,          .data
		.sink_startofpacket (msgdma_bbb_mem_read_write_agent_cp_startofpacket),     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (msgdma_bbb_mem_read_write_agent_cp_endofpacket),       //   input,    width = 1,          .endofpacket
		.clk                (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset              (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                 //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                 //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                  //  output,  width = 673,          .data
		.src_channel        (router_001_src_channel),                               //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_router_191_jeqjeai router_002 (
		.sink_ready         (mu_afu_ddr4_bridge_s0_agent_rp_ready),                 //  output,    width = 1,      sink.ready
		.sink_valid         (mu_afu_ddr4_bridge_s0_agent_rp_valid),                 //   input,    width = 1,          .valid
		.sink_data          (mu_afu_ddr4_bridge_s0_agent_rp_data),                  //   input,  width = 673,          .data
		.sink_startofpacket (mu_afu_ddr4_bridge_s0_agent_rp_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mu_afu_ddr4_bridge_s0_agent_rp_endofpacket),           //   input,    width = 1,          .endofpacket
		.clk                (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset              (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                 //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                 //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                  //  output,  width = 673,          .data
		.src_channel        (router_002_src_channel),                               //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea cmd_demux (
		.clk                (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       clk.clk
		.reset              (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_ready),                  //  output,    width = 1,      sink.ready
		.sink_channel       (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_channel),                //   input,    width = 2,          .channel
		.sink_data          (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_data),                   //   input,  width = 673,          .data
		.sink_startofpacket (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_startofpacket),          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_endofpacket),            //   input,    width = 1,          .endofpacket
		.sink_valid         (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_valid),                  //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                                                   //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                   //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                                                    //  output,  width = 673,          .data
		.src0_channel       (cmd_demux_src0_channel),                                                 //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                                              //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea cmd_demux_001 (
		.clk                (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset              (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                 //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                               //   input,    width = 2,          .channel
		.sink_data          (router_001_src_data),                                  //   input,  width = 673,          .data
		.sink_startofpacket (router_001_src_startofpacket),                         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                           //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                 //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                             //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                             //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                              //  output,  width = 673,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                           //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                     //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                        //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_multiplexer_191_pg2skka cmd_mux (
		.clk                 (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset               (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                     //  output,  width = 673,          .data
		.src_channel         (cmd_mux_src_channel),                                  //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_out_ready),                                    //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_out_valid),                                    //   input,    width = 1,          .valid
		.sink0_channel       (crosser_out_channel),                                  //   input,    width = 2,          .channel
		.sink0_data          (crosser_out_data),                                     //   input,  width = 673,          .data
		.sink0_startofpacket (crosser_out_startofpacket),                            //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket),                              //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                             //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                             //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                           //   input,    width = 2,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                              //   input,  width = 673,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                     //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                        //   input,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_demultiplexer_191_ypgelei rsp_demux (
		.clk                (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset              (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                 //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                               //   input,    width = 2,          .channel
		.sink_data          (router_002_src_data),                                  //   input,  width = 673,          .data
		.sink_startofpacket (router_002_src_startofpacket),                         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                           //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                 //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                  //  output,  width = 673,          .data
		.src0_channel       (rsp_demux_src0_channel),                               //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                  //  output,  width = 673,          .data
		.src1_channel       (rsp_demux_src1_channel),                               //  output,    width = 2,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_multiplexer_191_r226kcq rsp_mux (
		.clk                 (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       clk.clk
		.reset               (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                       //  output,  width = 673,          .data
		.src_channel         (rsp_mux_src_channel),                                                    //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_001_out_ready),                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_001_out_valid),                                                  //   input,    width = 1,          .valid
		.sink0_channel       (crosser_001_out_channel),                                                //   input,    width = 2,          .channel
		.sink0_data          (crosser_001_out_data),                                                   //   input,  width = 673,          .data
		.sink0_startofpacket (crosser_001_out_startofpacket),                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_001_out_endofpacket)                                             //   input,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_multiplexer_191_r226kcq rsp_mux_001 (
		.clk                 (mu_afu_dma_clock_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset               (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                 //  output,  width = 673,          .data
		.src_channel         (rsp_mux_001_src_channel),                              //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                          //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                 //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                 //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                               //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src1_data),                                  //   input,  width = 673,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                         //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                            //   input,    width = 1,          .endofpacket
	);

	mu_afu_system_altera_merlin_width_adapter_191_croojgy #(
		.IN_PKT_ADDR_H                 (623),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (638),
		.IN_PKT_BYTE_CNT_L             (630),
		.IN_PKT_TRANS_COMPRESSED_READ  (624),
		.IN_PKT_TRANS_WRITE            (626),
		.IN_PKT_BURSTWRAP_H            (639),
		.IN_PKT_BURSTWRAP_L            (639),
		.IN_PKT_BURST_SIZE_H           (642),
		.IN_PKT_BURST_SIZE_L           (640),
		.IN_PKT_RESPONSE_STATUS_H      (660),
		.IN_PKT_RESPONSE_STATUS_L      (659),
		.IN_PKT_TRANS_EXCLUSIVE        (629),
		.IN_PKT_BURST_TYPE_H           (644),
		.IN_PKT_BURST_TYPE_L           (643),
		.IN_PKT_ORI_BURST_SIZE_L       (661),
		.IN_PKT_ORI_BURST_SIZE_H       (663),
		.IN_ST_DATA_W                  (673),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (71),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (75),
		.OUT_PKT_BURST_SIZE_L          (73),
		.OUT_PKT_RESPONSE_STATUS_H     (93),
		.OUT_PKT_RESPONSE_STATUS_L     (92),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (77),
		.OUT_PKT_BURST_TYPE_L          (76),
		.OUT_PKT_ORI_BURST_SIZE_L      (94),
		.OUT_PKT_ORI_BURST_SIZE_H      (96),
		.OUT_ST_DATA_W                 (106),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.SYNC_RESET                    (0)
	) mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter (
		.clk                  (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       clk.clk
		.reset                (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (rsp_mux_src_valid),                                                      //   input,    width = 1,      sink.valid
		.in_channel           (rsp_mux_src_channel),                                                    //   input,    width = 2,          .channel
		.in_startofpacket     (rsp_mux_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.in_endofpacket       (rsp_mux_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.in_ready             (rsp_mux_src_ready),                                                      //  output,    width = 1,          .ready
		.in_data              (rsp_mux_src_data),                                                       //   input,  width = 673,          .data
		.out_endofpacket      (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_data),                   //  output,  width = 106,          .data
		.out_channel          (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated),                         
	);

	mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (71),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_TRANS_WRITE            (59),
		.IN_PKT_BURSTWRAP_H            (72),
		.IN_PKT_BURSTWRAP_L            (72),
		.IN_PKT_BURST_SIZE_H           (75),
		.IN_PKT_BURST_SIZE_L           (73),
		.IN_PKT_RESPONSE_STATUS_H      (93),
		.IN_PKT_RESPONSE_STATUS_L      (92),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (77),
		.IN_PKT_BURST_TYPE_L           (76),
		.IN_PKT_ORI_BURST_SIZE_L       (94),
		.IN_PKT_ORI_BURST_SIZE_H       (96),
		.IN_ST_DATA_W                  (106),
		.OUT_PKT_ADDR_H                (623),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (638),
		.OUT_PKT_BYTE_CNT_L            (630),
		.OUT_PKT_TRANS_COMPRESSED_READ (624),
		.OUT_PKT_BURST_SIZE_H          (642),
		.OUT_PKT_BURST_SIZE_L          (640),
		.OUT_PKT_RESPONSE_STATUS_H     (660),
		.OUT_PKT_RESPONSE_STATUS_L     (659),
		.OUT_PKT_TRANS_EXCLUSIVE       (629),
		.OUT_PKT_BURST_TYPE_H          (644),
		.OUT_PKT_BURST_TYPE_L          (643),
		.OUT_PKT_ORI_BURST_SIZE_L      (661),
		.OUT_PKT_ORI_BURST_SIZE_H      (663),
		.OUT_ST_DATA_W                 (673),
		.ST_CHANNEL_W                  (2),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0),
		.SYNC_RESET                    (0)
	) mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter (
		.clk                  (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       clk.clk
		.reset                (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_valid             (router_src_valid),                                                       //   input,    width = 1,      sink.valid
		.in_channel           (router_src_channel),                                                     //   input,    width = 2,          .channel
		.in_startofpacket     (router_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.in_ready             (router_src_ready),                                                       //  output,    width = 1,          .ready
		.in_data              (router_src_data),                                                        //   input,  width = 106,          .data
		.out_endofpacket      (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_endofpacket),            //  output,    width = 1,       src.endofpacket
		.out_data             (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_data),                   //  output,  width = 673,          .data
		.out_channel          (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_channel),                //  output,    width = 2,          .channel
		.out_valid            (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_valid),                  //  output,    width = 1,          .valid
		.out_ready            (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_ready),                  //   input,    width = 1,          .ready
		.out_startofpacket    (mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                  // (terminated),                         
	);

	mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri #(
		.DATA_WIDTH          (673),
		.BITS_PER_SYMBOL     (673),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (0)
	) crosser (
		.in_clk            (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,        in_clk.clk
		.in_reset          (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (mu_afu_dma_clock_out_clk_clk),                                           //   input,    width = 1,       out_clk.clk
		.out_reset         (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                                   //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_src0_valid),                                                   //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                                           //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                                             //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_src0_channel),                                                 //   input,    width = 2,              .channel
		.in_data           (cmd_demux_src0_data),                                                    //   input,  width = 673,              .data
		.out_ready         (crosser_out_ready),                                                      //   input,    width = 1,           out.ready
		.out_valid         (crosser_out_valid),                                                      //  output,    width = 1,              .valid
		.out_startofpacket (crosser_out_startofpacket),                                              //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                                //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_out_channel),                                                    //  output,    width = 2,              .channel
		.out_data          (crosser_out_data),                                                       //  output,  width = 673,              .data
		.in_empty          (1'b0),                                                                   // (terminated),                             
		.in_error          (1'b0),                                                                   // (terminated),                             
		.out_empty         (),                                                                       // (terminated),                             
		.out_error         ()                                                                        // (terminated),                             
	);

	mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri #(
		.DATA_WIDTH          (673),
		.BITS_PER_SYMBOL     (673),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (0)
	) crosser_001 (
		.in_clk            (mu_afu_dma_clock_out_clk_clk),                                           //   input,    width = 1,        in_clk.clk
		.in_reset          (mu_afu_ddr4_bridge_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (mu_afu_mu_clock_out_clk_clk),                                            //   input,    width = 1,       out_clk.clk
		.out_reset         (mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                                   //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_src0_valid),                                                   //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                                           //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                                             //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_src0_channel),                                                 //   input,    width = 2,              .channel
		.in_data           (rsp_demux_src0_data),                                                    //   input,  width = 673,              .data
		.out_ready         (crosser_001_out_ready),                                                  //   input,    width = 1,           out.ready
		.out_valid         (crosser_001_out_valid),                                                  //  output,    width = 1,              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                                          //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                                            //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_001_out_channel),                                                //  output,    width = 2,              .channel
		.out_data          (crosser_001_out_data),                                                   //  output,  width = 673,              .data
		.in_empty          (1'b0),                                                                   // (terminated),                             
		.in_error          (1'b0),                                                                   // (terminated),                             
		.out_empty         (),                                                                       // (terminated),                             
		.out_error         ()                                                                        // (terminated),                             
	);

endmodule
