
---------- Begin Simulation Statistics ----------
final_tick                               18763007084127                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54747                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                    97733                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17611.19                       # Real time elapsed on the host
host_tick_rate                               30880647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   964161229                       # Number of instructions simulated
sim_ops                                    1721200993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.543845                       # Number of seconds simulated
sim_ticks                                543844840104                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12220538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         3572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24438088                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         3572                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu0.num_int_insts                           7                       # number of integer instructions
system.cpu0.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12042243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      5247527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24080396                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      5247527                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12235002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         3479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24467232                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         3479                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              33                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        33                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu2.num_int_insts                           7                       # number of integer instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        27                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12003509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      5243131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24003570                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      5243132                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 23                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     16.67%     16.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.17%     62.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     20.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     42935956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       85869496                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34398552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68871017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        200229403                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       123985360                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249668508                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            446397841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.541344                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.541344                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        381328922                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       287202143                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  38216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       652689                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29591799                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.368422                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           186314069                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          65065215                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      305587476                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    116114941                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         9621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     66635714                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    606376247                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    121248854                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1373435                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    601694356                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1640319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    340048646                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1693171                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    342595340                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7167                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       324048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       328641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        556385417                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            579660735                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618627                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        344195011                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.354930                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             592804001                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       593640252                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      192322002                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.152874                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.152874                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13174406      2.18%      2.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    250649455     41.56%     43.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     73535843     12.19%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        58076      0.01%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28679361      4.76%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29611985      4.91%     65.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5706865      0.95%     66.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14985971      2.48%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     69.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27275939      4.52%     73.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21732056      3.60%     77.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     94220629     15.62%     92.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     43437205      7.20%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     603067791                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      358254273                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    701830819                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    336266412                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    388830149                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24670242                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.040908                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1259358      5.10%      5.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        23310      0.09%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       215351      0.87%      6.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       900276      3.65%      9.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        26227      0.11%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1825734      7.40%     17.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6913078     28.02%     45.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9770320     39.60%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3736588     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     256309354                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2162296914                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    243394323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    377531306                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         606365811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        603067791                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        10436                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    159978258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       192470                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         9395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     52593655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1633129439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.369271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1465899061     89.76%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41622050      2.55%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28211377      1.73%     94.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20837633      1.28%     95.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20014484      1.23%     96.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16004606      0.98%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15882129      0.97%     98.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10128444      0.62%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14529655      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1633129439                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.369263                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17447404                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16655175                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    116114941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66635714                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      247204836                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1633167655                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        186365679                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116933155                       # number of cc regfile writes
system.switch_cpus1.committedInsts          232867393                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            415026235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      7.013295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                7.013295                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        361949730                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       271994859                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  40347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       563972                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        27107473                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.347010                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           177795398                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          62029567                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      304388848                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    109691490                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           53                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         8199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     63352780                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    569151990                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    115765831                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1095003                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    566725437                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1705727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    342090989                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1592690                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    344762200                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4668                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       284736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       279236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        518882120                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            544234299                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.619816                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321611645                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.333238                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             557086892                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       558547131                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178003094                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.142586                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.142586                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     12799771      2.25%      2.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    233167481     41.06%     43.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68963073     12.15%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           14      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28556      0.01%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27223071      4.79%     60.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     28071533      4.94%     65.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5281100      0.93%     66.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14232159      2.51%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25139165      4.43%     73.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     20361103      3.59%     76.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     90807017     15.99%     92.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     41746407      7.35%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     567820450                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      341478947                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    668376377                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    318980671                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    369093946                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24042078                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.042341                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         949254      3.95%      3.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        14204      0.06%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       208792      0.87%      4.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      4.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       877581      3.65%      8.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        23191      0.10%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1751086      7.28%     15.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6778746     28.20%     44.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9778638     40.67%     84.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3660586     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     237583810                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2124567547                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    225253628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    354188217                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         569146574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        567820450                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    154125617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       133648                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4906                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     47636359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1633127308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.347689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1473581433     90.23%     90.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40093166      2.45%     92.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     27562276      1.69%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20080771      1.23%     95.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19602809      1.20%     96.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     14968457      0.92%     97.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     14795334      0.91%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9209602      0.56%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13233460      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1633127308                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.347680                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     16330640                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     15381885                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    109691490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     63352780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      233807050                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1633167655                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        200499978                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       124120611                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            446992435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.532671                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.532671                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        381812484                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       287567300                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  41924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       653118                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29629573                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.368752                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           186346008                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          65130810                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      306456231                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    116253355                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         9945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     66701842                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    607099350                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    121215198                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1375214                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    602234341                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1648901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    337106452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1694603                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    339660256                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7480                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       324299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       328819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        557282181                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            580356845                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618705                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        344793517                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.355357                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             593511346                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       593966176                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192543721                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.153077                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.153077                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13184397      2.18%      2.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    250947104     41.57%     43.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     73634778     12.20%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        58110      0.01%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28715510      4.76%     60.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     29652792      4.91%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5713972      0.95%     66.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15004181      2.49%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     69.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     27310028      4.52%     73.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21754080      3.60%     77.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     94153670     15.60%     92.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     43480935      7.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     603609557                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      358458775                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    702284877                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    336681662                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    389300679                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24618727                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.040786                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1260327      5.12%      5.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        21954      0.09%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       214213      0.87%      6.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       903031      3.67%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        26406      0.11%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1809910      7.35%     17.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6919708     28.11%     45.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9724165     39.50%     84.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3739013     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256585112                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2162871683                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    243675183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    377912679                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         607088918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        603609557                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        10432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    160106746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       192990                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         9390                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     52657199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1633125731                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.369604                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1465428374     89.73%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41614239      2.55%     92.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28835876      1.77%     94.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20930080      1.28%     95.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19811408      1.21%     96.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15958125      0.98%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15894474      0.97%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10095015      0.62%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14558140      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1633125731                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.369594                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     17473078                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16519668                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    116253355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     66701842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      247311357                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1633167655                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        185328501                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       116298319                       # number of cc regfile writes
system.switch_cpus3.committedInsts          231625271                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412784381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      7.050904                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                7.050904                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        360172768                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       270632569                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  50541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       560040                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        26945401                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.345080                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           176728401                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          61689938                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      304506906                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    109098119                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           50                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     62998343                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    566063898                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    115038463                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1084925                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    563573598                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1691477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    345966116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1583198                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    348617799                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4283                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       282994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       277046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        515649086                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            541314987                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.619834                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        319616990                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.331451                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             554097910                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       555215144                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      176972333                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.141826                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.141826                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     12729675      2.25%      2.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    231866563     41.06%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68606760     12.15%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        28050      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27093086      4.80%     60.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     27930497      4.95%     65.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5254606      0.93%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14165168      2.51%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24991318      4.43%     73.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     20245402      3.59%     76.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     90225699     15.98%     92.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     41521699      7.35%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     564658523                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      339563706                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    664689922                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    317368724                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    367170706                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           23860765                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.042257                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         938561      3.93%      3.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        11627      0.05%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       207653      0.87%      4.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       876009      3.67%      8.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      8.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        23056      0.10%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1760924      7.38%     16.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6743306     28.26%     44.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9655665     40.47%     84.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3643964     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     236225907                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2121735420                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    223946263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    352176874                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         566058744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        564658523                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    153279513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       130417                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     47271463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1633117114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.345755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268099                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1473117734     90.20%     90.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40878414      2.50%     92.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28078273      1.72%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20165978      1.23%     95.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19201285      1.18%     96.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14840614      0.91%     97.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14737050      0.90%     98.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9087009      0.56%     99.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     13010757      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1633117114                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.345744                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     16243591                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     15638892                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    109098119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     62998343                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      232409534                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1633167655                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98961132                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98961134                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104527583                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104527585                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36793950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36793952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37815444                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37815446                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3644925205386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3644925205386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3644925205386                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3644925205386                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    135755082                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135755086                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    142343027                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142343031                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.271032                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.271032                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.265664                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.265664                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 99063.166781                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99063.161396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 96387.211674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96387.206577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1802560                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8993                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   200.440342                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12216744                       # number of writebacks
system.cpu0.dcache.writebacks::total         12216744                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     24988641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24988641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     24988641                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24988641                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11805309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11805309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12220982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12220982                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1501633141221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1501633141221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1555646375586                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1555646375586                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.086960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.085856                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085856                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 127199.816728                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 127199.816728                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 127293.074778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 127293.074778                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12216744                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     73937691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       73937693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34138519                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34138521                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3289423864419                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3289423864419                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    108076210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108076214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.315875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.315875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 96355.201127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96355.195482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     24988383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24988383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9150136                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9150136                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1147036606875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1147036606875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.084664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 125357.328774                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125357.328774                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25023441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25023441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2655431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2655431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 355501340967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 355501340967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27678872                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27678872                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.095937                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095937                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 133877.077193                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 133877.077193                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2655173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2655173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 354596534346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 354596534346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 133549.314619                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 133549.314619                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5566451                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5566451                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1021494                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1021494                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6587945                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6587945                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155055                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155055                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       415673                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       415673                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  54013234365                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  54013234365                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 129941.647317                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 129941.647317                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987314                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116748646                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12217256                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.556045                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000113                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987201                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1150961504                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1150961504                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     46410568                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        46410585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     46410568                       # number of overall hits
system.cpu0.icache.overall_hits::total       46410585                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          341                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          341                       # number of overall misses
system.cpu0.icache.overall_misses::total          343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48492459                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48492459                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48492459                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48492459                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     46410909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     46410928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     46410909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     46410928                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 142206.624633                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 141377.431487                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 142206.624633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 141377.431487                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           65                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           65                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40485141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40485141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40485141                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40485141                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 146685.293478                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 146685.293478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 146685.293478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 146685.293478                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     46410568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       46410585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          341                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48492459                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48492459                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     46410909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     46410928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 142206.624633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 141377.431487                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           65                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40485141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40485141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 146685.293478                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 146685.293478                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          125.735286                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46410863                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         166945.550360                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   123.735286                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.241670                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.245577                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371287702                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371287702                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9566078                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5560034                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16946850                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         3760                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         3760                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2651456                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2651456                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9566079                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36658777                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36659333                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1563776000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1563793792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     10290140                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              658568960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      22511450                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000159                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.012624                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            22507862     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3588      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        22511450                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16274248396                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         276056                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12206288826                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1926600                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1926600                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1926600                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1926600                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     10290655                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10290935                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     10290655                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10290935                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     40295997                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1538302675785                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1538342971782                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     40295997                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1538302675785                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1538342971782                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12217255                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12217535                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12217255                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12217535                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.842305                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.842309                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.842305                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.842309                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 145999.989130                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 149485.399694                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 149485.248112                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 145999.989130                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 149485.399694                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 149485.248112                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     10290140                       # number of writebacks
system.cpu0.l2cache.writebacks::total        10290140                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     10290655                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10290931                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     10290655                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10290931                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     40204089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1534875888003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1534916092092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     40204089                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1534875888003                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1534916092092                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.842305                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.842308                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.842305                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.842308                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 145666.989130                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 149152.399726                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 149152.306248                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 145666.989130                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 149152.399726                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 149152.306248                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10290140                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2845269                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2845269                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2845269                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2845269                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9371444                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9371444                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9371444                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9371444                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         3760                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3760                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         3760                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3760                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       212573                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       212573                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2438883                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2438883                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 351370585689                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 351370585689                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2651456                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2651456                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.919828                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.919828                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 144070.291887                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 144070.291887                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2438883                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2438883                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 350558437650                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 350558437650                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.919828                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.919828                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 143737.291887                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 143737.291887                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1714027                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1714027                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      7851772                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      7852052                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40295997                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1186932090096                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1186972386093                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9565799                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9566079                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.820817                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.820822                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 145999.989130                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 151167.416743                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 151167.158100                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      7851772                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      7852048                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40204089                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1184317450353                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1184357654442                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.820817                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820822                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 145666.989130                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 150834.416786                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 150834.235150                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.947246                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24438007                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10294236                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.373951                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.627397                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.013559                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000446                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.354594                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4085.951250                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000153                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000331                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.997547                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998034                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          426                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1426                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1846                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       401302604                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      401302604                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 543844829115                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30662.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30662.numOps                      0                       # Number of Ops committed
system.cpu0.thread30662.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     91104767                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        91104768                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     96551767                       # number of overall hits
system.cpu1.dcache.overall_hits::total       96551768                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36424948                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36424949                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37452681                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37452682                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3623049482349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3623049482349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3623049482349                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3623049482349                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    127529715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    127529717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    134004448                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    134004450                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.285619                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.285619                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.279488                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.279488                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 99466.153867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99466.151136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 96736.719124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96736.716541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1703288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9053                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   188.146250                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12037363                       # number of writebacks
system.cpu1.dcache.writebacks::total         12037363                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24792980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24792980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24792980                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24792980                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11631968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11631968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12042689                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12042689                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1501196392083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1501196392083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1555124188305                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1555124188305                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.091210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089868                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089868                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 129057.816535                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 129057.816535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 129134.297855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 129134.297855                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12037363                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68337556                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68337557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33819615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33819616                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3266196320880                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3266196320880                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    102157171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    102157173                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.331055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.331055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 96576.981166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96576.978310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24792783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24792783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9026832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9026832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1145227606686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1145227606686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.088362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 126869.272264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126869.272264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22767211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22767211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2605333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2605333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 356853161469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 356853161469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25372544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25372544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.102683                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.102683                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 136970.268856                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 136970.268856                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2605136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2605136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 355968785397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 355968785397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.102675                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102675                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 136641.152476                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 136641.152476                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5447000                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5447000                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1027733                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1027733                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6474733                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6474733                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.158730                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.158730                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       410721                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       410721                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  53927796222                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  53927796222                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063434                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063434                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 131300.313892                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 131300.313892                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987331                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          108594565                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12037875                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.021074                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987306                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1084073475                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1084073475                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     43629067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        43629089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     43629067                       # number of overall hits
system.cpu1.icache.overall_hits::total       43629089                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          342                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           344                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          342                       # number of overall misses
system.cpu1.icache.overall_misses::total          344                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     47959992                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47959992                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     47959992                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47959992                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     43629409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     43629433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     43629409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     43629433                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 140233.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139418.581395                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 140233.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139418.581395                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           74                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     39620007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39620007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     39620007                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39620007                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 147835.847015                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 147835.847015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 147835.847015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 147835.847015                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     43629067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       43629089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          342                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          344                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     47959992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47959992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     43629409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     43629433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 140233.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139418.581395                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     39620007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39620007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 147835.847015                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 147835.847015                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          122.811995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           43629359                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         161590.218519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   120.811995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.235961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.239867                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        349035734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       349035734                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9437814                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5446016                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     22788226                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         4834                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         4834                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2600331                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2600331                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9437814                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          540                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36122781                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36123321                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1540815232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1540832512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     16196879                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic             1036600256                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      28239866                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.185820                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.388962                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22992326     81.42%     81.42% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             5247540     18.58%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        28239866                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16035669552                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         268396                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12027445848                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1058996                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1058996                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1058996                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1058996                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10978878                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10979149                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10978878                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10979149                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     39435192                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1541207890681                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1541247325873                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     39435192                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1541207890681                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1541247325873                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12037874                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12038145                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12037874                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12038145                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.912028                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.912030                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.912028                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.912030                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 147146.238806                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 140379.362143                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 140379.488963                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 147146.238806                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 140379.362143                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 140379.488963                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     16196879                       # number of writebacks
system.cpu1.l2cache.writebacks::total        16196879                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10978878                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10979146                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10978878                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10979146                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     39345948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1537551924307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1537591270255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     39345948                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1537551924307                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1537591270255                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.912028                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.912030                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.912028                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.912030                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 146813.238806                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 140046.362143                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 140046.527321                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 146813.238806                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 140046.362143                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 140046.527321                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             16196879                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2683667                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2683667                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2683667                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2683667                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9326935                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9326935                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9326935                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9326935                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         4774                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         4774                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data           60                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           60                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       752580                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       752580                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         4834                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         4834                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.012412                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.012412                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        12543                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        12543                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data           60                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           60                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1080585                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      1080585                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.012412                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.012412                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18009.750000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18009.750000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       108545                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       108545                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2491786                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2491786                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 353173601536                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 353173601536                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2600331                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2600331                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.958257                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.958257                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 141735.125543                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 141735.125543                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2491786                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2491786                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 352343836798                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 352343836798                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.958257                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.958257                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 141402.125543                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 141402.125543                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       950451                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       950451                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8487092                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8487363                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     39435192                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1188034289145                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1188073724337                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9437543                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9437814                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.899290                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.899293                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 147146.238806                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 139981.313876                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 139981.490639                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8487092                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8487360                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     39345948                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1185208087509                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1185247433457                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.899290                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.899293                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 146813.238806                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 139648.313876                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 139648.540118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2219.618181                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24053562                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        16199479                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.484836                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   266.092739                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000112                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    52.984201                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1898.541130                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.064964                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.012936                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.463511                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.541899                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2600                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          742                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401484743                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401484743                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 543844829115                       # Cumulative time (in ticks) in various power states
system.cpu1.thread14085.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread14085.numOps                      0                       # Number of Ops committed
system.cpu1.thread14085.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99073099                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99073101                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    104638190                       # number of overall hits
system.cpu2.dcache.overall_hits::total      104638192                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36851456                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36851458                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37879736                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37879738                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3649455680045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3649455680045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3649455680045                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3649455680045                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    135924555                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135924559                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    142517926                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142517930                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.271117                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.271117                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.265789                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265789                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 99031.519407                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99031.514032                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96343.218444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96343.213357                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1793366                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9054                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   198.074442                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12231421                       # number of writebacks
system.cpu2.dcache.writebacks::total         12231421                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25032254                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25032254                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25032254                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25032254                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11819202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11819202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12235454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12235454                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1502566590173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1502566590173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1556315861765                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1556315861765                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.086954                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.086954                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.085852                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085852                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 127129.275747                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 127129.275747                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 127197.230423                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 127197.230423                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12231421                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     74017575                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       74017577                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34192157                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34192159                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3294315621099                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3294315621099                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    108209732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    108209736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.315980                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.315980                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 96347.113202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96347.107566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25032006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25032006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9160151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9160151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1148330033487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1148330033487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.084652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 125361.474225                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125361.474225                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25055524                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25055524                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2659299                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2659299                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 355140058946                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 355140058946                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.095952                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095952                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 133546.494375                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133546.494375                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2659051                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2659051                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 354236556686                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 354236556686                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.095943                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.095943                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 133219.166043                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 133219.166043                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5565091                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5565091                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1028280                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1028280                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6593371                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6593371                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.155957                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.155957                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       416252                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       416252                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  53749271592                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  53749271592                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 129126.758771                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 129126.758771                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987279                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          116873738                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12231933                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.554805                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987166                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1152375373                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1152375373                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     46464674                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46464691                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     46464674                       # number of overall hits
system.cpu2.icache.overall_hits::total       46464691                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          340                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          340                       # number of overall misses
system.cpu2.icache.overall_misses::total          342                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     47400219                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     47400219                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     47400219                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     47400219                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     46465014                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     46465033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     46465014                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     46465033                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 139412.408824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 138597.131579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 139412.408824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 138597.131579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           64                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           64                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     39629664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     39629664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     39629664                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     39629664                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 143585.739130                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 143585.739130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 143585.739130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 143585.739130                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     46464674                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46464691                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          340                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          342                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     47400219                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     47400219                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     46465014                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     46465033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 139412.408824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 138597.131579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           64                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     39629664                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     39629664                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 143585.739130                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 143585.739130                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          125.625484                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46464969                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         167140.176259                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   123.625484                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.241456                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.245362                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        371720542                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       371720542                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9576673                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5577086                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16952442                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3550                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3550                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2655539                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2655538                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9576674                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36702389                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36702945                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1565654656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1565672448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     10298107                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              659078848                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      22533887                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000155                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.012457                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            22530390     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3497      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        22533887                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16293728890                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276056                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12220881219                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1933224                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1933224                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1933224                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1933224                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     10298709                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10298989                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     10298709                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10298989                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     39441186                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1538928271224                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1538967712410                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     39441186                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1538928271224                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1538967712410                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12231933                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12232213                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12231933                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12232213                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.841953                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.841956                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.841953                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.841956                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 142902.847826                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 149429.241201                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 149429.008266                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 142902.847826                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 149429.241201                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 149429.008266                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     10298107                       # number of writebacks
system.cpu2.l2cache.writebacks::total        10298107                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     10298709                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10298985                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     10298709                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10298985                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     39349278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1535498801793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1535538151071                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     39349278                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1535498801793                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1535538151071                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.841953                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.841956                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.841953                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.841956                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 142569.847826                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 149096.241266                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 149096.066367                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 142569.847826                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 149096.241266                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 149096.066367                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10298107                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2854589                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2854589                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2854589                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2854589                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9376799                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9376799                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9376799                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9376799                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3550                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3550                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3550                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3550                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       213796                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       213796                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2441743                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2441743                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 351003719252                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 351003719252                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2655539                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2655539                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.919491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.919491                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 143751.295387                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 143751.295387                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2441743                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2441743                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 350190619166                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 350190619166                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.919491                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.919491                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 143418.295523                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 143418.295523                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1719428                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1719428                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      7856966                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      7857246                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     39441186                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1187924551972                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1187963993158                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9576394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9576674                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.820451                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.820457                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 142902.847826                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 151193.800759                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 151193.432554                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      7856966                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      7857242                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     39349278                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1185308182627                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1185347531905                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.820451                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820456                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 142569.847826                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 150860.800801                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 150860.509566                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4087.968330                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24467149                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10302203                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.374943                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.638091                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.014236                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000447                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.569868                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4085.745689                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000156                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000383                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997497                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998039                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0         1193                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1820                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       401776859                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      401776859                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 543844829115                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30662.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30662.numOps                      0                       # Number of Ops committed
system.cpu2.thread30662.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     90501870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        90501874                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     95931239                       # number of overall hits
system.cpu3.dcache.overall_hits::total       95931243                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36336778                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36336779                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37348257                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37348258                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3608987760449                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3608987760449                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3608987760449                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3608987760449                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    126838648                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    126838653                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    133279496                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    133279501                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.286480                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.286480                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.280225                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.280225                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 99320.522047                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99320.519313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 96630.687757                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96630.685170                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1626631                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           8927                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   182.214742                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     11999257                       # number of writebacks
system.cpu3.dcache.writebacks::total         11999257                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24742257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24742257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24742257                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24742257                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11594521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11594521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12003951                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12003951                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1492885731698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1492885731698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1547331527402                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1547331527402                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.091412                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.091412                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.090066                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.090066                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128757.861726                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128757.861726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 128901.853015                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128901.853015                       # average overall mshr miss latency
system.cpu3.dcache.replacements              11999257                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67873858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67873862                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     33740858                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     33740859                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3252196478736                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3252196478736                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    101614716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    101614721                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.332047                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.332047                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 96387.486019                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96387.483162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24742038                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24742038                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8998820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8998820                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1136977619265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1136977619265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.088558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 126347.412135                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126347.412135                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22628012                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22628012                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2595920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2595920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 356791281713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 356791281713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25223932                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25223932                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.102915                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.102915                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 137443.095979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 137443.095979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          219                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          219                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2595701                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2595701                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 355908112433                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 355908112433                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.102906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.102906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 137114.449019                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137114.449019                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5429369                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5429369                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1011479                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1011479                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6440848                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6440848                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.157041                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.157041                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       409430                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       409430                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  54445795704                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  54445795704                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063568                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063568                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 132979.497604                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 132979.497604                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987304                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          107935285                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         11999769                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.994780                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987279                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1078235777                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1078235777                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43377304                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43377324                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43377304                       # number of overall hits
system.cpu3.icache.overall_hits::total       43377324                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          348                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           350                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          348                       # number of overall misses
system.cpu3.icache.overall_misses::total          350                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     55016595                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55016595                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     55016595                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55016595                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43377652                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43377674                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43377652                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43377674                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 158093.663793                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157190.271429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 158093.663793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157190.271429                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           77                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           77                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          271                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     46549404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     46549404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     46549404                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     46549404                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 171769.018450                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 171769.018450                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 171769.018450                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 171769.018450                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43377304                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43377324                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     55016595                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55016595                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43377652                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43377674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 158093.663793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157190.271429                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           77                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     46549404                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     46549404                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 171769.018450                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 171769.018450                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          123.160363                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43377597                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         158892.296703                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   121.160363                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.236641                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.240548                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        347021665                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       347021665                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9408516                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5402762                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     22763672                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4197                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4197                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2591527                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2591526                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9408517                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          546                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36007191                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36007737                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1535937664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1535955136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     16167177                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic             1034699328                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      28171435                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.186116                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.389200                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22928291     81.39%     81.39% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             5243143     18.61%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        28171435                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     15984712209                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         270729                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    11989165833                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1047744                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1047745                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1047744                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1047745                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          270                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10952026                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10952299                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          270                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10952026                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10952299                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     46354932                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1533484678607                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1533531033539                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     46354932                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1533484678607                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1533531033539                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          271                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     11999770                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12000044                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          271                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     11999770                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12000044                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.912686                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.912688                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.912686                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.912688                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 171684.933333                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 140018.356294                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 140019.098596                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 171684.933333                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 140018.356294                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 140019.098596                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     16167177                       # number of writebacks
system.cpu3.l2cache.writebacks::total        16167177                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          270                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10952026                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10952296                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          270                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10952026                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10952296                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     46265022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1529837654615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1529883919637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     46265022                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1529837654615                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1529883919637                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.912686                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.912688                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.912686                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.912688                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 171351.933333                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 139685.356355                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 139686.137011                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 171351.933333                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 139685.356355                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 139686.137011                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             16167177                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2665362                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2665362                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2665362                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2665362                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9308646                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9308646                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9308646                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9308646                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4142                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4142                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data           55                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           55                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       714618                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       714618                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4197                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4197                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.013105                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.013105                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 12993.054545                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 12993.054545                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data           55                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           55                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       990009                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       990009                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.013105                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.013105                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18000.163636                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18000.163636                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       106106                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       106106                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2485421                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2485421                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 353122136716                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 353122136716                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2591527                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2591527                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.959057                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.959057                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 142077.393213                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 142077.393213                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2485421                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2485421                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 352294491856                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 352294491856                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.959057                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.959057                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 141744.393347                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 141744.393347                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       941638                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       941639                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8466605                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8466878                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     46354932                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1180362541891                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1180408896823                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9408243                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9408517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996310                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.899914                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.899916                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 171684.933333                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 139413.914065                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 139414.893757                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8466605                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8466875                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     46265022                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1177543162759                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1177589427781                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996310                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.899914                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.899916                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 171351.933333                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 139080.914104                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 139081.943194                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2252.423461                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          23978231                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        16169903                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.482893                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   266.591864                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004283                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000112                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.110965                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1917.716238                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.065086                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016629                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.468192                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.549908                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2726                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          794                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          889                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.665527                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       400225695                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      400225695                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 543844829115                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            32663536                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20139854                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      31596483                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25195680                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               583                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              583                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9857365                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9857363                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       32663538                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     30868467                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     32948436                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     30892634                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32866921                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               127576458                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1316962048                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1406009408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317993280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1402516160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5443480896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34398527                       # Total snoops (count)
system.l3bus.snoopTraffic                   588982208                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           77332678                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 77332678    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             77332678                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43007057540                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6867961896                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7325873956                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6873018448                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7308212068                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1684113                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2350636                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1688498                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2325164                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8048411                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1684113                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2350636                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1688498                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2325164                       # number of overall hits
system.l3cache.overall_hits::total            8048411                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8606542                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8627972                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8610211                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          270                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8626663                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34472492                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8606542                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8627972                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8610211                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          270                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8626663                       # number of overall misses
system.l3cache.overall_misses::total         34472492                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39078547                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1468722329001                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     38256037                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1459260378316                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     38238390                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1469246336682                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     45167121                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1452027536112                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5849417320206                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39078547                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1468722329001                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     38256037                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1459260378316                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     38238390                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1469246336682                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     45167121                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1452027536112                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5849417320206                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     10290655                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10978608                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     10298709                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          270                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10951827                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        42520903                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     10290655                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10978608                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     10298709                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          270                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10951827                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       42520903                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.836345                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.785889                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.836048                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.787692                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.810719                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.836345                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.785889                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.836048                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.787692                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.810719                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 141588.938406                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 170651.851696                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 142746.406716                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 169131.329855                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 138544.891304                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 170639.992061                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 167285.633333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 168318.564909                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 169683.622530                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 141588.938406                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 170651.851696                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 142746.406716                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 169131.329855                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 138544.891304                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 170639.992061                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 167285.633333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 168318.564909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 169683.622530                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9202847                       # number of writebacks
system.l3cache.writebacks::total              9202847                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8606542                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8627972                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8610211                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          270                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8626663                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34472478                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8606542                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8627972                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8610211                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          270                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8626663                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34472478                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     37240387                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1411402759281                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     36471157                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1401798084796                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     36400230                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1411902331422                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     43368921                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1394573960532                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5619830616726                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     37240387                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1411402759281                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     36471157                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1401798084796                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     36400230                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1411902331422                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     43368921                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1394573960532                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5619830616726                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.836345                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.785889                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.836048                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.787692                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.810718                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.836345                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.785889                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.836048                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.787692                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.810718                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 134928.938406                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 163991.851696                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 136086.406716                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 162471.329855                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 131884.891304                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 163979.992061                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 160625.633333                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 161658.564909                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 163023.691442                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 134928.938406                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 163991.851696                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 136086.406716                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 162471.329855                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 131884.891304                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 163979.992061                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 160625.633333                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 161658.564909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 163023.691442                       # average overall mshr miss latency
system.l3cache.replacements                  34398527                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     10937007                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     10937007                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     10937007                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     10937007                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     31596483                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     31596483                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     31596483                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     31596483                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          330                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          253                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             583                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          330                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          253                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          583                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       226387                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       275717                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       226247                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       269866                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           998217                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2212496                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2215799                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2215496                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2215357                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8859148                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 337431003147                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 338337534967                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 337054495644                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 338397655517                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1351220689275                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2438883                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2491516                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2441743                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2485223                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9857365                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.907176                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.889338                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907342                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.891412                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.898734                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 152511.463590                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 152693.242919                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 152135.005274                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 152750.845808                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 152522.645437                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2212496                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2215799                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2215496                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2215357                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8859148                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 322695779787                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 323580313627                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 322299292284                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 323643377897                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1292218763595                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.907176                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.889338                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907342                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.891412                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.898734                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 145851.463590                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 146033.242919                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 145475.005274                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 146090.845808                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 145862.645437                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1457726                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2074919                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1462251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2055298                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7050194                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6394046                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6412173                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6394715                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6411306                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25613344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39078547                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1131291325854                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     38256037                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1120922843349                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     38238390                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1132191841038                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     45167121                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1113629880595                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4498196630931                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      7851772                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8487092                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      7856966                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8466604                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     32663538                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.814344                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.755521                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.813891                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.757246                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.784157                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 141588.938406                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 176928.868803                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 142746.406716                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 174811.696963                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 138544.891304                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 177051.180708                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 167285.633333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 173697.820786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 175619.264354                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6394046                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6412173                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6394715                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          270                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6411306                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25613330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37240387                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1088706979494                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36471157                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1078217771169                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     36400230                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1089603039138                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43368921                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1070930582635                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4327611853131                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.814344                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.755521                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.813891                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.757246                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.784157                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 134928.938406                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 170268.868803                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 136086.406716                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 168151.696963                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 131884.891304                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 170391.180708                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 160625.633333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 167037.820786                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 168959.360346                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64961.239526                       # Cycle average of tags in use
system.l3cache.tags.total_refs               50582484                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             42507227                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.189974                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219194581653                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64961.239526                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991230                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991230                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        59706                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         2878                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5893                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23533                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        27402                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.911041                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1403386843                       # Number of tag accesses
system.l3cache.tags.data_accesses          1403386843                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9202845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8606276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8627738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8609919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8626383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045914127104                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       574529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       574529                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50499435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8748915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34472478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9202845                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34472478                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9202845                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1072                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      62.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34472478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9202845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1957271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3036730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3714533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3798465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3277837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2687375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2109947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1628188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1226961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  974227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 805267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 703865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 642843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 608680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 588032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 577449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 570819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 568497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 564613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 558613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 545058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 521946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 489174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 446869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 396734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 341856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 285341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 230718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 180241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 136553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  99841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  70328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  47318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  31209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  19904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  12143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   7171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   4133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  79562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 161759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 259137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 356887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 441107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 504650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 550982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 581604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 604810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 622705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 636705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 642578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 646970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 653660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 641123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 184855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 112506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  74859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  52270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  38608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  30150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  24466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  20565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  15715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  14037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  12945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  11271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  12154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  12646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  13238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  13893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  14448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  14858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  15355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  23885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  37130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  49098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  57167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  61867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  64356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  65570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 66023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 66259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 66167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 65978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 65680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 65294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 64931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 64503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 65300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 24795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  9747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     4                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       574529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.999366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3412.533809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       574521    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        574529                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       574529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           570818     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1111      0.19%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1082      0.19%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              634      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              380      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              199      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              127      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               45      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::83                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        574529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   68608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2206238592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            588982080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4056.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1083.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  543844619658                       # Total gap between requests
system.mem_ctrls.avgGap                      12451.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    550801664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    552175232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    551034816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    552088512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    588978688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 32479.852151621213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1012791927.739297151566                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 31538.407161719148                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1015317589.285956859589                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 32479.852151621213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1013220638.251573801041                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 31773.768409194665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1015158132.040792226791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1082990302.688849687576                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8606542                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8627972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8610211                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8626663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9202845                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26884168                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1088419873084                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     26421340                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1078067405117                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     26043518                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1088790590421                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     33241166                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1070891906948                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 33642275734694                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     97406.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    126464.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     98587.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    124950.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     94360.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    126453.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    123115.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    124137.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3655638.64                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    550818688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    552190208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    551053504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    552106432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2206239488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    588982080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    588982080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8606542                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8627972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8610211                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8626663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34472492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9202845                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9202845                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        32480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1012823231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        31538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1015345127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        32480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1013255001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        31774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1015191083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4056744360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        32480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        31538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        32480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        31774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       129213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1082996540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1082996540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1082996540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        32480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1012823231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        31538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1015345127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        32480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1013255001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        31774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1015191083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5139740900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34471406                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9202792                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1087028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1088179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1058476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1073910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1060057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1062736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1072672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1066196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1081957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1079117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1079748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1080653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1078829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1078104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1080627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1103449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1102080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1064007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1067199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1069886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1080639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1083333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1086825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1099120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1101129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1084161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1076247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1050996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1050168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1067755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1068788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       286736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       288461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       283434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       284155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       286848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       287564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       289823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       289777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       287729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       287162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       288462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       287854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       290983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       291684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       286273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       286838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       287495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       289010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       291866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       287744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       287604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       283228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       283785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284685                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3723308532010                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          114858724792                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4326282365762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               108011.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          125503.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            14883471                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2089311                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           22.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     26701412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   104.681644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.451057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   109.041831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     18935298     70.91%     70.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      6019336     22.54%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       975931      3.65%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       305340      1.14%     98.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       154039      0.58%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        85879      0.32%     99.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        54775      0.21%     99.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        41627      0.16%     99.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       129187      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     26701412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2206169984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          588978688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4056.616559                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1082.990303                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.76                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               38.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    83275094552.836563                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    110713153993.199829                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   144997654177.417236                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34588656920.829086                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 193890525814.469910                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 458509797446.057251                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2720579236.841462                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1028695462142.004517                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1891.523807                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    172496768                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  48984250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 494688082347                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25613344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9202845                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25195680                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8859148                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8859148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25613344                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103343509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103343509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103343509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2795221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2795221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2795221568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34472492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34472492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34472492                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35192553873                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62880076580                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36877031                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34443556                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       611377                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19955279                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19949588                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.971481                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         916576                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       913507                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       900156                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13351                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          235                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    135456851                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       611092                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1614507364                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.276492                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.290913                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1507954248     93.40%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     37767280      2.34%     95.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5352128      0.33%     96.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9245321      0.57%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10534823      0.65%     97.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3178459      0.20%     97.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3877310      0.24%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3887465      0.24%     97.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     32710330      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1614507364                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249668508                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     446397841                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          107803927                       # Number of memory references committed
system.switch_cpus0.commit.loads             80127430                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23591583                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         286716845                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          242366558                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    187122736     41.92%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     72590026     16.26%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28526308      6.39%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29448534      6.60%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5668376      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14916771      3.34%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16922207      3.79%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7919876      1.77%     81.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63205223     14.16%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19756621      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    446397841                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     32710330                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15494684                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1533648537                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         52270602                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30022436                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1693171                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17727889                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          394                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     625343728                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2449                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          123315861                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           65068083                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2727508                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329542                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       850867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             359704604                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36877031                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21766320                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1630582684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3387098                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           99                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2240                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         46410909                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1633129439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.420916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.661993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1518627697     92.99%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4896591      0.30%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12922443      0.79%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7647317      0.47%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6729578      0.41%     94.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10243508      0.63%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6426877      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         8053354      0.49%     96.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        57582074      3.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1633129439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.022580                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.220250                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           46411092                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  211                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1086570                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35987490                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1392                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7167                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38959217                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      6842556                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8610                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 543844840104                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1693171                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26981869                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      912300651                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         68919512                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    623234227                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     611341147                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      9028265                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     139015513                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     278753330                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     306385113                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    624465004                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1460346890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       606563471                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        384424881                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    471896343                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       152568503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        165342536                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2149654002                       # The number of ROB reads
system.switch_cpus0.rob.writes             1182339538                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249668508                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          446397841                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       33860489                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32131404                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       533296                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18617301                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18613496                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.979562                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         709632                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       716269                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       704164                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12105                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    130313272                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          510                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       533044                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1615211114                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.256949                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.244575                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1515559602     93.83%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35671223      2.21%     96.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5070980      0.31%     96.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8695678      0.54%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9364224      0.58%     97.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3207548      0.20%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3895363      0.24%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3712764      0.23%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30033732      1.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1615211114                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    232867393                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     415026235                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          100125252                       # Number of memory references committed
system.switch_cpus1.commit.loads             74753840                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21316786                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         271029363                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          222008941                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       669798                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       132216      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    171889491     41.42%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     68325414     16.46%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        26460      0.01%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     57.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27116048      6.53%     64.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     27972099      6.74%     71.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5257763      1.27%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14181492      3.42%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15128964      3.65%     79.52% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6847823      1.65%     81.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     59624876     14.37%     95.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     18523589      4.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    415026235                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30033732                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        14749911                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1540010143                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         47997417                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     28777144                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1592690                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     16484257                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     586498061                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1561                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          117828481                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           62030901                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2709665                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               328436                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       791075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             338585246                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           33860489                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     20027292                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1630743101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3185892                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          179                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         43629409                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1633127308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.396134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.614427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1525147765     93.39%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4690232      0.29%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12255872      0.75%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7166652      0.44%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6461819      0.40%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         9599865      0.59%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6235227      0.38%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7581558      0.46%     96.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        53988318      3.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1633127308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.020733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.207318                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           43629457                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   76                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             798822                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       34937634                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          745                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4668                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      37981368                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7601317                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 543844840104                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1592690                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25923467                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      907488699                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         63747549                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    634374900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     573171460                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8808717                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     151029053                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     283696461                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     312166667                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    585403826                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1369141996                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       566519966                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        364214033                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    439433180                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       145970471                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        160578596                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2116786081                       # The number of ROB reads
system.switch_cpus1.rob.writes             1108600411                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        232867393                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          415026235                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36919660                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     34480147                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       611731                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19973876                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19968247                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.971818                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         919761                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       916501                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       903214                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13287                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          242                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    135561042                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       611456                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1614488330                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.276863                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.292144                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1507928565     93.40%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     37822280      2.34%     95.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5106915      0.32%     96.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9250260      0.57%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10708462      0.66%     97.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3142437      0.19%     97.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3860415      0.24%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3854946      0.24%     97.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     32814050      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1614488330                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     446992435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107949271                       # Number of memory references committed
system.switch_cpus2.commit.loads             80236816                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23624430                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         287099445                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          242688981                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187368802     41.92%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     72687698     16.26%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16947031      3.79%     79.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7929960      1.77%     81.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63289785     14.16%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    446992435                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     32814050                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15392847                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1533644161                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         52581368                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29812743                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1694603                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17745390                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          391                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     626080826                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2447                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          123302924                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           65133677                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2728240                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               329647                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       850507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             360119483                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36919660                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21791222                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1630578124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3389958                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          108                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2013                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         46465014                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1633125731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.421391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.663049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1518554630     92.98%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4863146      0.30%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12926100      0.79%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7647202      0.47%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6731365      0.41%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10243249      0.63%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6394478      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8105972      0.50%     96.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        57659589      3.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1633125731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.022606                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.220504                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           46465203                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1088166                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       36016517                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7480                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38989375                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      6671515                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8698                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 543844840104                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1694603                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26964806                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      910030832                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         68931208                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    625504273                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     612072317                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      9033616                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     140520894                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     280833589                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     306622342                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    625212525                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1462121618                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       607255580                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        384929943                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    472518032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       152694247                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        166014723                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2150219165                       # The number of ROB reads
system.switch_cpus2.rob.writes             1183752553                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          446992435                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       33661555                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31956312                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       529785                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18516026                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18512311                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.979936                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         701064                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       707086                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       695406                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        11680                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          201                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    129623465                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       529536                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1615293529                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.255548                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.239779                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1515762463     93.84%     93.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     35888815      2.22%     96.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4783487      0.30%     96.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8803918      0.55%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9764616      0.60%     97.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3144476      0.19%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3646994      0.23%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3736050      0.23%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     29762710      1.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1615293529                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    231625271                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412784381                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           99572550                       # Number of memory references committed
system.switch_cpus3.commit.loads             74349730                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21183903                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         269679610                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          220712078                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       662140                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       129938      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    170910598     41.40%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     67978358     16.47%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        26004      0.01%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     26987362      6.54%     64.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     27833169      6.74%     71.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5231560      1.27%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14114842      3.42%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15030503      3.64%     79.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6800706      1.65%     81.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     59319227     14.37%     95.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     18422114      4.46%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412784381                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     29762710                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        14800763                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1540400688                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         47335920                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     28996542                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1583198                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     16392529                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     583290856                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         1507                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          117107156                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           61691248                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2707137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               328251                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       786038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             336792962                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           33661555                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     19908781                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1630747438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3166902                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          180                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         43377652                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1633117114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.394010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.610237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1525745369     93.43%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4601897      0.28%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12189264      0.75%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7116695      0.44%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6478615      0.40%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         9572286      0.59%     95.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6183567      0.38%     96.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7579104      0.46%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53650317      3.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1633117114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.020611                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.206221                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43377697                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   74                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18763007084127                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             788397                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       34748389                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4283                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      37775523                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      7457561                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8545                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 543844840104                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1583198                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25925690                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      907864878                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         63346288                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    634397057                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     570033795                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8762856                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     143113394                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     281349554                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     314797299                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    582221432                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1361608196                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       563284034                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        362395140                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    437066072                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       145155355                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        160812335                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2114281957                       # The number of ROB reads
system.switch_cpus3.rob.writes             1102644486                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        231625271                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412784381                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
