5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.2.vcd) 2 -v (exclude10.2.v) 2 -o (exclude10.2.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.2.v 8 28 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 19 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 34f000a 1 1 0 3 1 0 8 19 0 ff 0 c0 0 c0 0 0
1 b 2 11 30f000a 1 1 0 3 1 0 8 19 0 ff 0 0 0 0 0 0
4 1 13 8 1 0 0 1
4 2 19 8 1 0 0 2
13 M 1 1251033126 This memory is not needed
3 1 main.$u0 "main.$u0" 0 exclude10.2.v 0 17 1
2 3 0 14 8000c 1 21004 0 0 2 16 0 0
2 4 0 14 30003 0 1400 0 0 32 48 0 0
2 5 23 14 10004 0 1410 0 4 2 18 0 3 0 0 0 0 a
2 6 37 14 1000c 1 16 3 5
2 7 0 15 20002 1 1008 0 0 32 48 5 0
2 8 2c 15 10002 2 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 0 16 8000c 1 21008 0 0 2 16 3 0
2 10 0 16 30003 1 1404 0 0 32 48 0 0
2 11 23 16 10004 0 1410 0 10 2 18 0 3 0 0 0 0 a
2 12 37 16 1000c 1 1a 9 11
4 6 14 1 11 8 8 6
4 8 15 1 0 12 0 6
4 12 16 1 0 0 0 6
3 1 main.$u1 "main.$u1" 0 exclude10.2.v 0 26 1
2 13 0 24 9000a 1 1008 0 0 32 48 a 0
2 14 2c 24 8000a 2 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 14 24 8 11 15 0 14
4 15 25 0 0 0 0 14
