<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>microprocessor chips | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/microprocessor-chips/</link><atom:link href="https://uoftactuarial.github.io/tag/microprocessor-chips/index.xml" rel="self" type="application/rss+xml"/><description>microprocessor chips</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Feb 2001 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>microprocessor chips</title><link>https://uoftactuarial.github.io/tag/microprocessor-chips/</link></image><item><title>An asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</guid><description/></item></channel></rss>