read -sv run_verilog_mid/adder_32b_12_96_36eff1ad528f0249915f477a87ffaab2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_96_36eff1ad528f0249915f477a87ffaab2_yosys.v
