<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="concept"/>
<meta name="DC.Title" content="External Feedback Delays"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_aqj_x3c_d5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>External Feedback Delays</title>
</head>
<body id="concept_aqj_x3c_d5">


 <h1 class="title topictitle1">External Feedback Delays</h1>

 <div class="body conbody">
  <div class="section"><h2 class="title sectiontitle">Understanding External Feedback Delays</h2>
   
   <div class="fig fignone" id="concept_aqj_x3c_d5__fig_vxf_xmc_d5"><p class="figcap"><span class="figtitleprefix">Figure: </span>Example of external MMCM compensation:</p>
    
    <br/><img class="image" id="concept_aqj_x3c_d5__image_wxf_xmc_d5" src="../../images/external_feedback_delays.png"/><br/>
   </div>

   <div class="p">The MMCM compensation property is set to EXTERNAL and the feedback pins, CLKFBIN and CLKFBOUT,
        are connected together outside the FPGA device on the board. By constraining the board delay
        between the feedback loop ports (clkFbIn and clkFbOut in the example above) with the
        set_external_delay command, the MMCM compensation delay can be accurately reported during
        timing analysis. For example:
        <pre Class="codeblock">set_external_delay -from [get_ports clkFbOut] -to [get_ports clkFbIn] -max 1.000
set_external_delay -from [get_ports clkFbOut] -to [get_ports clkFbIn] -min 0.500</pre>
</div>

  </div>

  <div class="section"><h2 class="title sectiontitle">Understanding Fields on the External Feedback Delays Page</h2>
   
   <ul class="ul" id="concept_aqj_x3c_d5__ul_nl4_qdh_45">
    <li class="li"><span Class="uicontrol">Recommended Constraints</span>: The Timing Constraints wizard analyzes the
          feedback loop connectivity of the MMCM cells, and recommends external delay constraints
          when the CLKFBIN and CLKFBOUT pins are connected to ports through I/O buffers (EXTERNAL
          compensation). </li>

    <li class="li"><span Class="uicontrol">Tcl Command Preview</span>: Displays the <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xset_external_delay" target="_blank">set_external_delay</a> commands used to define delays as
     listed in Recommended Constraints. These are the constraints that will be added to the design. </li>

    <li class="li"><span Class="uicontrol">Existing Constraints</span>: Displays currently defined external delay
     constraints. </li>

   </ul>

   <p class="p">Each of the preceding sections also has a toolbar menu that provides access to one or more of
        the following commands: </p>

      
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__table_rdz_bvv_y5" class="table" frame="void" border="0" rules="none">
          
          
          
          <tbody class="tbody">
            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_gdk_ts3_45" src="../../images/search_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Search</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Displays a text entry field to enter a search string. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_icv_zt3_45" src="../../images/select_all_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Select All</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Selects all recommended constraints. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_qwr_153_45" src="../../images/edit_selected_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Edit selected row</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Opens the External Feedback Constraints dialog box to define min and max delay
                values for the selected constraint. You can also edit these attributes by clicking
                directly on the field in the Recommended Constraints list. </td>

            </tr>

            <tr class="row">
              <td class="entry" align="center" valign="top" width="8.130081300813009%"><img class="image" id="concept_aqj_x3c_d5__image_wtn_b53_45" src="../../images/clock_networks_button.png"/></td>

              <td class="entry" align="left" valign="top" width="18.3739837398374%"><span Class="uicontrol">Report Clock Networks</span></td>

              <td class="entry" align="left" valign="top" width="73.4959349593496%">Runs the Report Clock Networks command to generate a new clock network report.
                  <div Class="note_tip"><span class="tiptitle">Tip:</span> The clock networks are reported in the <a class="xref" href="clock_networks_window.html">Clock Networks</a> window.
                </div>
</td>

            </tr>

          </tbody>

        </table>
</div>

  </div>

  <div class="section"><h2 class="title sectiontitle">See Also</h2>
   
   <table cellpadding="4" cellspacing="0" summary="" id="concept_aqj_x3c_d5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
     <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_aqj_x3c_d5__image_ujs_jrq_d5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry" width="95.23809523809524%">
            <cite class="cite">7 Series FPGAs Clocking Resources User Guide</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/ndoc?t=user_guides;d=ug472_7Series_Clocking.pdf" target="_blank">UG472</a>), COMPENSATION under MMCM and PLL
            attributes as described in Chapter 3</td>

    </tr>
<tr class="strow">
     <td valign="top" class="stentry"><img class="image" id="concept_aqj_x3c_d5__image_vvv_3pq_d5" src="../../images/book_icon.png" alt="Icon"/></td>

     <td valign="top" class="stentry"><cite class="cite">UltraFast™ Design Methodology Guide for the Vivado<sup>®</sup> Design Suite</cite> (UG949), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?d=ug949-vivado-design-methodology.pdf;a=xCreatingGeneratedClocks" target="_blank">Creating Generated Clocks</a>.</td>

    </tr>
</table>

  </div>

 </div>


</body>
</html>