Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 11:56:24 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  16          
SYNTH-9    Warning   Small multiplier                            8           
TIMING-18  Warning   Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                 1579        0.098        0.000                      0                 1579        4.500        0.000                       0                   878  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          0.648        0.000                      0                 1444        0.098        0.000                      0                 1444        4.500        0.000                       0                   855  
  vga_clk_gen       15.662        0.000                      0                   63        0.190        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         4.281        0.000                      0                   66        0.427        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.167        0.000                      0                    6        1.057        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.694ns (29.138%)  route 6.552ns (70.862%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 f  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 f  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 f  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          0.777    12.570    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y12         LUT3 (Prop_lut3_I1_O)        0.124    12.694 r  coin_sel0/rgb_reg[3]_i_7/O
                         net (fo=4, routed)           0.690    13.384    avail_disp0/font_rom/rgb_reg_reg[1]_4
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.508 r  avail_disp0/font_rom/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.718    14.226    avail_disp0/font_rom/rgb_reg[1]_i_2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124    14.350 r  avail_disp0/font_rom/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.350    avail_disp0_n_64
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.446    14.818    clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029    14.998    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 2.694ns (29.298%)  route 6.501ns (70.702%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 f  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 f  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 f  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          0.994    12.787    ram_coin10/rgb_reg[1]_i_2_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.911 f  ram_coin10/rgb_reg[2]_i_5/O
                         net (fo=1, routed)           0.697    13.608    avail_disp0/ram100/rgb_reg_reg[2]_5
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.732 r  avail_disp0/ram100/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.444    14.176    avail_disp0/ram100/rgb_reg[2]_i_2_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    14.300 r  avail_disp0/ram100/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.300    avail_disp0_n_63
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.029    14.997    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 2.922ns (31.779%)  route 6.273ns (68.221%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 f  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 f  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 f  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          0.641    12.434    ram_selectbox/RAM_reg_2
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.150    12.584 r  ram_selectbox/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.962    13.546    price_disp0/rgb_reg_reg[7]_4
    SLICE_X28Y14         LUT6 (Prop_lut6_I4_O)        0.326    13.872 r  price_disp0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.303    14.176    price_disp0/rgb_reg[7]_i_2_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.300 r  price_disp0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.300    price_disp0_n_0
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.444    14.816    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)        0.032    14.999    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 2.570ns (28.313%)  route 6.507ns (71.687%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 r  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          1.139    12.932    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=12, routed)          1.002    14.058    coin_sel0/pixel_x_core_reg[3]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.182 r  coin_sel0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.182    coin_sel0_n_16
    SLICE_X28Y11         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)        0.029    14.999    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.570ns (28.335%)  route 6.500ns (71.665%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 r  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          1.139    12.932    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=12, routed)          0.995    14.051    ram_selectbox/rgb_reg_reg[3]_1
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  ram_selectbox/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.175    ram_selectbox_n_5
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.031    14.999    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.570ns (28.456%)  route 6.461ns (71.544%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 r  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          1.139    12.932    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=12, routed)          0.956    14.012    avail_disp0/ram100/rgb_reg_reg[2]_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    14.136 r  avail_disp0/ram100/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.136    avail_disp0_n_65
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.446    14.818    clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.031    15.000    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 dispensed_coins_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_change_disp0/coin_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 3.852ns (42.342%)  route 5.245ns (57.658%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    clk_IBUF_BUFG
    SLICE_X29Y23         FDCE                                         r  dispensed_coins_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.419     5.521 f  dispensed_coins_reg[0][5]/Q
                         net (fo=7, routed)           0.546     6.067    disp_change_disp0/font_rom/text_line_sel_reg[0]_i_10[5]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.296     6.363 f  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_41__1/O
                         net (fo=1, routed)           0.296     6.659    disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_41__1_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.783 r  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_36__2/O
                         net (fo=22, routed)          0.611     7.394    disp_change_disp0/font_rom/p_0_in0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.518 r  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_34__2/O
                         net (fo=40, routed)          0.861     8.380    disp_change_disp0/font_rom/dispensed_coins_reg[0][3]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.504 r  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_33__0/O
                         net (fo=40, routed)          0.487     8.991    disp_change_disp0/font_rom_n_1
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124     9.115 r  disp_change_disp0/coin_addr[2]_i_49/O
                         net (fo=1, routed)           0.000     9.115    disp_change_disp0/coin_addr[2]_i_49_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.345 r  disp_change_disp0/coin_addr_reg[2]_i_25/O[1]
                         net (fo=3, routed)           0.745    10.090    disp_change_disp0/coin_addr_reg[2]_i_25_n_6
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.306    10.396 r  disp_change_disp0/coin_addr[2]_i_29/O
                         net (fo=1, routed)           0.000    10.396    disp_change_disp0/coin_addr[2]_i_29_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.946 r  disp_change_disp0/coin_addr_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.946    disp_change_disp0/coin_addr_reg[2]_i_19_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.168 r  disp_change_disp0/coin_addr_reg[8]_i_68/O[0]
                         net (fo=2, routed)           0.608    11.776    disp_change_disp0/coin_addr_reg[8]_i_68_n_7
    SLICE_X11Y15         LUT4 (Prop_lut4_I2_O)        0.299    12.075 r  disp_change_disp0/coin_addr[8]_i_39__0/O
                         net (fo=1, routed)           0.000    12.075    disp_change_disp0/coin_addr[8]_i_39__0_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.655 r  disp_change_disp0/coin_addr_reg[8]_i_17__0/O[2]
                         net (fo=1, routed)           0.434    13.089    disp_change_disp0/coin_addr_reg[8]_i_17__0_n_5
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.302    13.391 r  disp_change_disp0/coin_addr[8]_i_6/O
                         net (fo=1, routed)           0.656    14.047    disp_change_disp0/coin_addr[8]_i_6_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.152    14.199 r  disp_change_disp0/coin_addr[8]_i_2/O
                         net (fo=1, routed)           0.000    14.199    disp_change_disp0/p_1_in[8]
    SLICE_X11Y13         FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.449    14.821    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.075    15.119    disp_change_disp0/coin_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 2.570ns (28.797%)  route 6.355ns (71.203%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 r  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          1.139    12.932    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=12, routed)          0.850    13.905    ram_selectbox/rgb_reg_reg[3]_1
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.029 r  ram_selectbox/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    14.029    ram_selectbox_n_3
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)        0.029    14.997    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 avail_disp0/ram10/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 3.322ns (37.253%)  route 5.595ns (62.747%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.603     5.154    avail_disp0/ram10/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  avail_disp0/ram10/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.608 f  avail_disp0/ram10/RAM_reg/DOADO[3]
                         net (fo=2, routed)           1.399     9.008    avail_disp0/ram10/RAM_reg_0[3]
    SLICE_X7Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.132 r  avail_disp0/ram10/rgb_reg[11]_i_169/O
                         net (fo=1, routed)           0.433     9.565    avail_disp0/ram10/rgb_reg[11]_i_169_n_0
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.689 r  avail_disp0/ram10/rgb_reg[11]_i_98/O
                         net (fo=5, routed)           0.723    10.411    avail_disp0/ram1/rgb_reg[3]_i_8_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  avail_disp0/ram1/rgb_reg[11]_i_46/O
                         net (fo=2, routed)           0.736    11.272    avail_disp0/ram100/rgb_reg[3]_i_5_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.396 r  avail_disp0/ram100/rgb_reg[11]_i_19/O
                         net (fo=15, routed)          0.566    11.962    avail_disp0/font_rom/rgb_reg[6]_i_2_2
    SLICE_X10Y14         LUT5 (Prop_lut5_I4_O)        0.124    12.086 f  avail_disp0/font_rom/rgb_reg[8]_i_5/O
                         net (fo=1, routed)           1.090    13.176    ram_selectbox/rgb_reg_reg[8]_1
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.300 r  ram_selectbox/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.648    13.948    coin_sel0/rgb_reg_reg[8]
    SLICE_X28Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.072 r  coin_sel0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.072    coin_sel0_n_17
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)        0.029    15.069    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.570ns (29.106%)  route 6.260ns (70.894%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.553     5.105    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  fsm0/selection_index_reg[0]/Q
                         net (fo=47, routed)          1.529     7.090    fsm0/selection_index[0]
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     7.214 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     7.214    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.764 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.233     8.997    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  fsm0/selectbox_addr[6]_i_40/O
                         net (fo=2, routed)           0.508     9.629    fsm0/selectbox_addr[6]_i_40_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.124     9.753 r  fsm0/selectbox_addr[6]_i_12/O
                         net (fo=1, routed)           0.000     9.753    fsm0/selectbox_addr[6]_i_12_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.244 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.460    10.704    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.329    11.033 r  fsm0/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.636    11.669    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X32Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.793 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=14, routed)          1.139    12.932    coin_sel0/rgb_reg_reg[10]
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=12, routed)          0.755    13.811    coin_sel0/pixel_x_core_reg[3]
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.935 r  coin_sel0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.935    coin_sel0_n_15
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.446    14.818    clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.187    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.031    15.000    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 coin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.182%)  route 0.219ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  coin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  coin_addr_reg[5]/Q
                         net (fo=4, routed)           0.219     1.840    ram_coin1/Q[5]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.742    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 coin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.182%)  route 0.219ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  coin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  coin_addr_reg[5]/Q
                         net (fo=4, routed)           0.219     1.840    ram_coin10/Q[5]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.742    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 coin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.172%)  route 0.216ns (56.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  coin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  coin_addr_reg[6]/Q
                         net (fo=4, routed)           0.216     1.861    ram_coin1/Q[6]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.742    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 coin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.172%)  route 0.216ns (56.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  coin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  coin_addr_reg[6]/Q
                         net (fo=4, routed)           0.216     1.861    ram_coin10/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.742    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 coin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.883%)  route 0.218ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  coin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  coin_addr_reg[0]/Q
                         net (fo=4, routed)           0.218     1.863    ram_coin1/Q[0]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.742    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 coin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.883%)  route 0.218ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  coin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  coin_addr_reg[0]/Q
                         net (fo=4, routed)           0.218     1.863    ram_coin10/Q[0]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.742    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.734%)  route 0.220ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.220     1.864    ram_coin1/Q[1]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.742    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.734%)  route 0.220ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.220     1.864    ram_coin10/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.742    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 price_calc0/product_regs_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.702%)  route 0.318ns (69.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.556     1.469    price_calc0/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  price_calc0/product_regs_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  price_calc0/product_regs_reg[8][0]/Q
                         net (fo=2, routed)           0.318     1.929    price_calc0/product_regs_reg[8]_2[0]
    SLICE_X33Y27         FDCE                                         r  price_calc0/total_due_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.821     1.979    price_calc0/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  price_calc0/total_due_reg[0]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X33Y27         FDCE (Hold_fdce_C_D)         0.075     1.804    price_calc0/total_due_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 coin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  coin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  coin_addr_reg[7]/Q
                         net (fo=4, routed)           0.237     1.882    ram_coin1/Q[7]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.879     2.037    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.742    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  avail_disp0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram10/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram100/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram100/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram5/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y11  anim_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y11  anim_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y11  anim_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y11  anim_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y12  anim_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       15.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.662ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.126ns (30.663%)  route 2.546ns (69.337%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 25.774 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.812    10.032    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.528    25.774    vs0/CLK
    SLICE_X5Y17          FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism              0.384    26.158    
                         clock uncertainty           -0.035    26.122    
    SLICE_X5Y17          FDRE (Setup_fdre_C_R)       -0.429    25.693    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.693    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 15.662    

Slack (MET) :             15.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.126ns (31.316%)  route 2.470ns (68.684%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.735     9.955    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.616    25.862    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism              0.415    26.277    
                         clock uncertainty           -0.035    26.242    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    25.718    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.718    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 15.763    

Slack (MET) :             15.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.126ns (31.316%)  route 2.470ns (68.684%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.735     9.955    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.616    25.862    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.415    26.277    
                         clock uncertainty           -0.035    26.242    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    25.718    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.718    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 15.763    

Slack (MET) :             15.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.126ns (31.316%)  route 2.470ns (68.684%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.735     9.955    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.616    25.862    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.415    26.277    
                         clock uncertainty           -0.035    26.242    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    25.718    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.718    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 15.763    

Slack (MET) :             15.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.126ns (31.316%)  route 2.470ns (68.684%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.735     9.955    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.616    25.862    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.415    26.277    
                         clock uncertainty           -0.035    26.242    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    25.718    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.718    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 15.763    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.126ns (33.366%)  route 2.249ns (66.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.514     9.734    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.631    25.876    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.483    26.359    
                         clock uncertainty           -0.035    26.324    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    25.800    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.126ns (33.366%)  route 2.249ns (66.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.514     9.734    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.631    25.876    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.483    26.359    
                         clock uncertainty           -0.035    26.324    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    25.800    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.126ns (33.366%)  route 2.249ns (66.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.514     9.734    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.631    25.876    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.483    26.359    
                         clock uncertainty           -0.035    26.324    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    25.800    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.126ns (33.366%)  route 2.249ns (66.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.730     6.359    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     6.877 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.892     7.770    vs0/pixel_x[0]
    SLICE_X6Y17          LUT5 (Prop_lut5_I2_O)        0.153     7.923 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.669     8.592    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.331     8.923 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.173     9.096    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.514     9.734    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.631    25.876    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism              0.483    26.359    
                         clock uncertainty           -0.035    26.324    
    SLICE_X6Y17          FDRE (Setup_fdre_C_R)       -0.524    25.800    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.339%)  route 2.447ns (77.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.782ns = ( 25.782 - 20.000 ) 
    Source Clock Delay      (SCD):    6.378ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.748     6.378    vs0/CLK
    SLICE_X4Y15          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     6.834 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          1.388     8.222    vs0/pixel_tick
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124     8.346 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.502     8.847    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.124     8.971 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.558     9.529    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.507    24.879    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    25.246 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.536    25.782    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.417    26.199    
                         clock uncertainty           -0.035    26.164    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    25.640    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                 16.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     2.095 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.085     2.181    vs0/pixel_y[7]
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.045     2.226 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.226    vs0/p_0_in__0[9]
    SLICE_X3Y16          FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     2.516    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.572     1.944    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091     2.035    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.254%)  route 0.104ns (29.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.314     1.953    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.148     2.101 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.104     2.206    vs0/pixel_x[8]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.098     2.304 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.304    vs0/p_0_in[9]
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.547    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.594     1.953    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.121     2.074    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.713%)  route 0.212ns (48.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     2.059 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.212     2.271    vs0/pixel_y[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.099     2.370 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.370    vs0/p_0_in__0[5]
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.394     2.580    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.562     2.018    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     2.139    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.020%)  route 0.145ns (40.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.346     1.985    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     2.149 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.145     2.294    vs0/pixel_y[1]
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.045     2.339 r  vs0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.339    vs0/v_sync_next
    SLICE_X3Y15          FDRE                                         r  vs0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.394     2.580    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_sync_reg_reg/C
                         clock pessimism             -0.582     1.998    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     2.089    vs0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.346     1.985    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     2.149 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.175     2.325    vs0/pixel_y[1]
    SLICE_X2Y15          LUT4 (Prop_lut4_I2_O)        0.043     2.368 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.368    vs0/p_0_in__0[3]
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.394     2.580    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism             -0.595     1.985    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.131     2.116    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.280     1.919    vs0/CLK
    SLICE_X5Y17          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     2.060 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.242     2.302    vs0/pixel_x[6]
    SLICE_X6Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.347 r  vs0/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.347    vs0/h_sync_next
    SLICE_X6Y18          FDRE                                         r  vs0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     2.516    vs0/CLK
    SLICE_X6Y18          FDRE                                         r  vs0/h_sync_reg_reg/C
                         clock pessimism             -0.547     1.969    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     2.089    vs0/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.346     1.985    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     2.149 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.175     2.325    vs0/pixel_y[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.045     2.370 r  vs0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.370    vs0/p_0_in__0[1]
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.394     2.580    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism             -0.595     1.985    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     2.105    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.272%)  route 0.186ns (46.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.326     1.965    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     2.129 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.186     2.315    vs0/pixel_x[2]
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.048     2.363 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.363    vs0/p_0_in[3]
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.373     2.558    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism             -0.594     1.965    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.131     2.096    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.187ns (38.930%)  route 0.293ns (61.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.280     1.919    vs0/CLK
    SLICE_X5Y17          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     2.060 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.293     2.354    vs0/pixel_x[6]
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.046     2.400 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.400    vs0/p_0_in[8]
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.361     2.547    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.547     2.000    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.131     2.131    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.917%)  route 0.186ns (47.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.326     1.965    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     2.129 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.186     2.315    vs0/pixel_x[2]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.045     2.360 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.360    vs0/p_0_in[2]
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.853     2.011    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.175     2.186 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.373     2.558    vs0/CLK
    SLICE_X6Y17          FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.594     1.965    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     2.086    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y17  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y17  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y17  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y17  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y17  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y16  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y17  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y16  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y16  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y16  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y17  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y17  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y17  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y17  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y17  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.766ns (19.801%)  route 3.102ns (80.199%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.533    10.253    rgb_reg
    SLICE_X28Y11         FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.429    14.534    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.766ns (20.064%)  route 3.052ns (79.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.483    10.202    rgb_reg
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.766ns (20.064%)  route 3.052ns (79.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.483    10.202    rgb_reg
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.766ns (20.087%)  route 3.047ns (79.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.478    10.198    rgb_reg
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X29Y14         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.766ns (20.087%)  route 3.047ns (79.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.478    10.198    rgb_reg
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X29Y14         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.766ns (20.371%)  route 2.994ns (79.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.425    10.145    rgb_reg
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.444    14.816    clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X28Y15         FDRE (Setup_fdre_C_R)       -0.429    14.531    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.766ns (20.881%)  route 2.902ns (79.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.333    10.053    rgb_reg
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.961    
    SLICE_X28Y13         FDRE (Setup_fdre_C_R)       -0.429    14.532    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.766ns (21.632%)  route 2.775ns (78.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.206     9.926    rgb_reg
    SLICE_X15Y11         FDRE                                         r  rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X15Y11         FDRE (Setup_fdre_C_R)       -0.429    14.537    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.766ns (21.632%)  route 2.775ns (78.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.206     9.926    rgb_reg
    SLICE_X15Y11         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.450    14.822    clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X15Y11         FDRE (Setup_fdre_C_R)       -0.429    14.537    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.766ns (21.831%)  route 2.743ns (78.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.622     5.174    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.755     6.385    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.903 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.730     7.633    vs0/pixel_y[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.757 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.839     8.596    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.174     9.894    rgb_reg
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.446    14.818    clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.962    
    SLICE_X28Y12         FDRE (Setup_fdre_C_R)       -0.429    14.533    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.984%)  route 0.203ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.280     1.919    vs0/CLK
    SLICE_X5Y17          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     2.060 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.203     2.263    coin_count_disp0/pixel_x[6]
    SLICE_X7Y18          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.857     2.015    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[6]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.066     1.836    coin_count_disp0/pixel_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.162%)  route 0.177ns (51.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     2.095 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.177     2.272    coin_count_disp0/pixel_y[7]
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.859     2.017    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.066     1.838    coin_count_disp0/pixel_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.736%)  route 0.240ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     2.059 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.240     2.300    coin_count_disp0/pixel_y[2]
    SLICE_X6Y19          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.856     2.014    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[2]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.009     1.778    coin_count_disp0/pixel_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.706%)  route 0.260ns (61.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     2.095 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.260     2.355    coin_count_disp0/pixel_y[4]
    SLICE_X4Y18          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.857     2.015    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.057     1.827    coin_count_disp0/pixel_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.611%)  route 0.246ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     2.079 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.246     2.325    coin_count_disp0/pixel_y[8]
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.859     2.017    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.017     1.789    coin_count_disp0/pixel_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.207%)  route 0.342ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     2.072 r  vs0/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.342     2.414    coin_count_disp0/pixel_y[9]
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.859     2.017    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[9]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.072     1.844    coin_count_disp0/pixel_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.230%)  route 0.277ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.346     1.985    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     2.149 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.277     2.426    coin_count_disp0/pixel_y[0]
    SLICE_X6Y15          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.860     2.018    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[0]/C
                         clock pessimism             -0.245     1.773    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.060     1.833    coin_count_disp0/pixel_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.922%)  route 0.253ns (63.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.346     1.985    vs0/CLK
    SLICE_X2Y15          FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     2.133 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.253     2.386    coin_count_disp0/pixel_y[3]
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.859     2.017    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.017     1.789    coin_count_disp0/pixel_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.719%)  route 0.370ns (69.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.292     1.931    vs0/CLK
    SLICE_X2Y16          FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     2.095 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.370     2.465    coin_count_disp0/pixel_y[6]
    SLICE_X5Y18          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.857     2.015    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.060     1.830    coin_count_disp0/pixel_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.357%)  route 0.359ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.585     1.498    clk_divider0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.314     1.953    vs0/CLK
    SLICE_X6Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     2.117 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.359     2.476    coin_count_disp0/pixel_x[7]
    SLICE_X6Y19          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.856     2.014    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.059     1.828    coin_count_disp0/pixel_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.580ns (17.665%)  route 2.703ns (82.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.087     8.385    fsm0/reset
    SLICE_X36Y22         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.434    14.806    fsm0/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.187    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X36Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.552    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.580ns (18.468%)  route 2.561ns (81.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.944     8.242    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.580ns (18.468%)  route 2.561ns (81.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.944     8.242    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.580ns (18.468%)  route 2.561ns (81.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.944     8.242    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.436    14.808    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.554    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.296%)  route 2.278ns (79.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.661     7.960    fsm0/reset
    SLICE_X35Y21         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.435    14.807    fsm0/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.625    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.296%)  route 2.278ns (79.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.550     5.102    main_state_machine/clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  main_state_machine/current_state_reg/Q
                         net (fo=60, routed)          1.616     7.174    main_state_machine/current_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.298 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.661     7.960    fsm0/reset
    SLICE_X34Y21         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         1.435    14.807    fsm0/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X34Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.711    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.246ns (19.982%)  route 0.985ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.360     2.695    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.246ns (19.982%)  route 0.985ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.360     2.695    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.246ns (19.982%)  route 0.985ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.360     2.695    fsm0/reset
    SLICE_X37Y21         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.822     1.980    fsm0/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.638    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.246ns (19.086%)  route 1.043ns (80.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.418     2.753    fsm0/reset
    SLICE_X36Y22         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.821     1.979    fsm0/clk_IBUF_BUFG
    SLICE_X36Y22         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.250     1.729    
    SLICE_X36Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.637    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.246ns (21.899%)  route 0.877ns (78.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.252     2.588    fsm0/reset
    SLICE_X34Y21         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.821     1.979    fsm0/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.246ns (21.899%)  route 0.877ns (78.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.551     1.464    clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 f  prev_state_reg/Q
                         net (fo=50, routed)          0.625     2.237    main_state_machine/prev_state
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.098     2.335 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.252     2.588    fsm0/reset
    SLICE_X35Y21         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=854, routed)         0.821     1.979    fsm0/clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X35Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  1.179    





