{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1718182571106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718182571124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182571124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:26:08 2024 " "Processing started: Wed Jun 12 14:26:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182571124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718182571124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718182571124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718182571786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/mega_jsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/mega_jsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC " "Found entity 1: Mega_JSoC" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_irq_mapper " "Found entity 1: Mega_JSoC_irq_mapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0 " "Found entity 1: Mega_JSoC_mm_interconnect_0" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Mega_JSoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Mega_JSoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Mega_JSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572372 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Mega_JSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_053.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_053.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_053.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_053.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_053.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_053.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_053_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_053_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572503 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_053 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_053" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_052.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_052.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_052.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_052.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_052_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_052_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572507 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_052 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_052" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_051.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_051.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_051.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_051.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_051.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_051.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_051_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_051_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572510 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_051 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_051" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_045.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_045.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_045.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_045.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_045_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_045_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572513 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_045 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_045" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_044.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_044.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_044_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_044_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572516 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_044 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_044" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_042.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_042.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_042.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_042.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_042_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_042_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572519 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_042 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_042" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_037.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_037.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_037_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_037_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572523 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_037 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_037" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_035.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_035.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_035.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_035.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_035.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_035.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_035_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_035_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572526 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_035 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_035" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_033.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_033.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_033.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_033.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_033_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_033_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572531 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_033 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_033" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_027.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_027.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_027_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_027_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572534 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_027 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_027" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_026.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_026.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_026_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_026_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572545 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_026 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_026" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_024.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_024.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_024_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_024_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572548 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_024 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_024" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_020.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_020.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_020_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_020_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572551 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_020 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_020" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_018.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_018.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_018_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_018_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572555 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_018 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_018" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_017.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_017.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_017_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_017_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572559 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_017 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_017" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_015.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_015.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_015_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_015_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572563 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_015 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_015" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_013.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_013.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_013_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_013_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_013 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_013" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_007_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_007 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_007" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_005_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572574 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_005 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_005" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572577 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router_002 " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_id_router_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572581 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_id_router " "Found entity 2: Mega_JSoC_mm_interconnect_0_id_router" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_011.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_011.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572592 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_011 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_011" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_010.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_010.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572605 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_010 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_010" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_009.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_009.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572616 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_009 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_009" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_008.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_008.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572626 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_008 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_008" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_007.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_007.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572638 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_007 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_007" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_006.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_006.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572650 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_006 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_006" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_005.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_005.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572663 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_005 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_005" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_004.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_004.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572676 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_004 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_004" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572686 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_003 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_003" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572697 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_002 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_002" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572708 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router_001" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Mega_JSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Mega_JSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Mega_JSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718182572717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Mega_JSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572718 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_mm_interconnect_0_addr_router " "Found entity 2: Mega_JSoC_mm_interconnect_0_addr_router" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Mega_JSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sysid_1f " "Found entity 1: Mega_JSoC_sysid_1f" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1f.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_onchip_mem_1f " "Found entity 1: Mega_JSoC_onchip_mem_1f" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_1f_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_1f_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_1f_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_1f_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_1f_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_1f_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_1f_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_1f_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_1f_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_1f_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_1f_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_1f_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_1f_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_1f_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_1f_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_1f_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_1f_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_1f_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_1f_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_1f_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_1f_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_1f_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_1f_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_1f_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_1f_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_1f_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_1f_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_1f_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_1f_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_1f_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_1f_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_1f_nios2_oci " "Found entity 20: Mega_JSoC_cpu_1f_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu_1f " "Found entity 21: Mega_JSoC_cpu_1f" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_1f_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_1f_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_1f_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_1f_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1f_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1f_test_bench " "Found entity 1: Mega_JSoC_cpu_1f_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sysid_1e " "Found entity 1: Mega_JSoC_sysid_1e" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1e.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_onchip_mem_1e " "Found entity 1: Mega_JSoC_onchip_mem_1e" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_1e_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_1e_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_1e_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_1e_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_1e_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_1e_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_1e_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_1e_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_1e_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_1e_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_1e_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_1e_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_1e_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_1e_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_1e_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_1e_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_1e_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_1e_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_1e_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_1e_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_1e_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_1e_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_1e_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_1e_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_1e_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_1e_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_1e_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_1e_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_1e_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_1e_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_1e_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_1e_nios2_oci " "Found entity 20: Mega_JSoC_cpu_1e_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu_1e " "Found entity 21: Mega_JSoC_cpu_1e" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_1e_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_1e_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_1e_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_1e_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1e_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1e_test_bench " "Found entity 1: Mega_JSoC_cpu_1e_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sysid_1d " "Found entity 1: Mega_JSoC_sysid_1d" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1d.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_onchip_mem_1d " "Found entity 1: Mega_JSoC_onchip_mem_1d" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_1d_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_1d_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_1d_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_1d_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_1d_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_1d_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_1d_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_1d_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_1d_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_1d_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_1d_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_1d_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_1d_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_1d_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_1d_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_1d_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_1d_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_1d_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_1d_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_1d_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_1d_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_1d_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_1d_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_1d_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_1d_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_1d_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_1d_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_1d_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_1d_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_1d_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_1d_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_1d_nios2_oci " "Found entity 20: Mega_JSoC_cpu_1d_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu_1d " "Found entity 21: Mega_JSoC_cpu_1d" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_1d_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_1d_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_1d_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_1d_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1d_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1d_test_bench " "Found entity 1: Mega_JSoC_cpu_1d_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sysid_1c " "Found entity 1: Mega_JSoC_sysid_1c" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1c.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_onchip_mem_1c " "Found entity 1: Mega_JSoC_onchip_mem_1c" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_1c_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_1c_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_1c_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_1c_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_1c_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_1c_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_1c_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_1c_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_1c_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_1c_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_1c_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_1c_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_1c_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_1c_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_1c_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_1c_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_1c_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_1c_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_1c_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_1c_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_1c_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_1c_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_1c_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_1c_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_1c_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_1c_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_1c_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_1c_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_1c_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_1c_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_1c_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_1c_nios2_oci " "Found entity 20: Mega_JSoC_cpu_1c_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu_1c " "Found entity 21: Mega_JSoC_cpu_1c" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_1c_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_1c_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_1c_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_1c_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1c_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1c_test_bench " "Found entity 1: Mega_JSoC_cpu_1c_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_fifo_1b.v 3 3 " "Found 3 design units, including 3 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_fifo_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_fifo_1b_single_clock_fifo " "Found entity 1: Mega_JSoC_fifo_1b_single_clock_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572919 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_fifo_1b_scfifo_with_controls " "Found entity 2: Mega_JSoC_fifo_1b_scfifo_with_controls" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572919 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_fifo_1b " "Found entity 3: Mega_JSoC_fifo_1b" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sysid_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sysid_1b " "Found entity 1: Mega_JSoC_sysid_1b" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sysid_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_onchip_mem_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_onchip_mem_1b " "Found entity 1: Mega_JSoC_onchip_mem_1b" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_1b_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_1b_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_1b_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_1b_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_1b_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_1b_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_1b_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_1b_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_1b_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_1b_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_1b_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_1b_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_1b_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_1b_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_1b_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_1b_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_1b_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_1b_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_1b_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_1b_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_1b_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_1b_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_1b_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_1b_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_1b_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_1b_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_1b_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_1b_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_1b_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_1b_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_1b_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_1b_nios2_oci " "Found entity 20: Mega_JSoC_cpu_1b_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu_1b " "Found entity 21: Mega_JSoC_cpu_1b" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_1b_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_1b_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_1b_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_1b_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_1b_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_1b_test_bench " "Found entity 1: Mega_JSoC_cpu_1b_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_pll_dffpipe_l2c " "Found entity 1: Mega_JSoC_pll_dffpipe_l2c" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_pll_stdsync_sv6 " "Found entity 2: Mega_JSoC_pll_stdsync_sv6" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572955 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_pll_altpll_5ra2 " "Found entity 3: Mega_JSoC_pll_altpll_5ra2" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572955 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_pll " "Found entity 4: Mega_JSoC_pll" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sdram_controller_input_efifo_module " "Found entity 1: Mega_JSoC_sdram_controller_input_efifo_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572959 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_sdram_controller " "Found entity 2: Mega_JSoC_sdram_controller" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_register_bank_a_module " "Found entity 1: Mega_JSoC_cpu_register_bank_a_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_cpu_register_bank_b_module " "Found entity 2: Mega_JSoC_cpu_register_bank_b_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_cpu_nios2_oci_debug " "Found entity 3: Mega_JSoC_cpu_nios2_oci_debug" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_cpu_ociram_sp_ram_module " "Found entity 4: Mega_JSoC_cpu_ociram_sp_ram_module" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_cpu_nios2_ocimem " "Found entity 5: Mega_JSoC_cpu_nios2_ocimem" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mega_JSoC_cpu_nios2_avalon_reg " "Found entity 6: Mega_JSoC_cpu_nios2_avalon_reg" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mega_JSoC_cpu_nios2_oci_break " "Found entity 7: Mega_JSoC_cpu_nios2_oci_break" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mega_JSoC_cpu_nios2_oci_xbrk " "Found entity 8: Mega_JSoC_cpu_nios2_oci_xbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mega_JSoC_cpu_nios2_oci_dbrk " "Found entity 9: Mega_JSoC_cpu_nios2_oci_dbrk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mega_JSoC_cpu_nios2_oci_itrace " "Found entity 10: Mega_JSoC_cpu_nios2_oci_itrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mega_JSoC_cpu_nios2_oci_td_mode " "Found entity 11: Mega_JSoC_cpu_nios2_oci_td_mode" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mega_JSoC_cpu_nios2_oci_dtrace " "Found entity 12: Mega_JSoC_cpu_nios2_oci_dtrace" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "16 Mega_JSoC_cpu_nios2_oci_fifo " "Found entity 16: Mega_JSoC_cpu_nios2_oci_fifo" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mega_JSoC_cpu_nios2_oci_pib " "Found entity 17: Mega_JSoC_cpu_nios2_oci_pib" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mega_JSoC_cpu_nios2_oci_im " "Found entity 18: Mega_JSoC_cpu_nios2_oci_im" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mega_JSoC_cpu_nios2_performance_monitors " "Found entity 19: Mega_JSoC_cpu_nios2_performance_monitors" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "20 Mega_JSoC_cpu_nios2_oci " "Found entity 20: Mega_JSoC_cpu_nios2_oci" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""} { "Info" "ISGN_ENTITY_NAME" "21 Mega_JSoC_cpu " "Found entity 21: Mega_JSoC_cpu" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_jtag_debug_module_sysclk " "Found entity 1: Mega_JSoC_cpu_jtag_debug_module_sysclk" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_jtag_debug_module_tck " "Found entity 1: Mega_JSoC_cpu_jtag_debug_module_tck" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_jtag_debug_module_wrapper " "Found entity 1: Mega_JSoC_cpu_jtag_debug_module_wrapper" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_oci_test_bench " "Found entity 1: Mega_JSoC_cpu_oci_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_cpu_test_bench " "Found entity 1: Mega_JSoC_cpu_test_bench" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_jtag_uart_sim_scfifo_w " "Found entity 1: Mega_JSoC_jtag_uart_sim_scfifo_w" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mega_JSoC_jtag_uart_scfifo_w " "Found entity 2: Mega_JSoC_jtag_uart_scfifo_w" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mega_JSoC_jtag_uart_sim_scfifo_r " "Found entity 3: Mega_JSoC_jtag_uart_sim_scfifo_r" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mega_JSoC_jtag_uart_scfifo_r " "Found entity 4: Mega_JSoC_jtag_uart_scfifo_r" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mega_JSoC_jtag_uart " "Found entity 5: Mega_JSoC_jtag_uart" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_sys_id " "Found entity 1: Mega_JSoC_sys_id" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sys_id.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sys_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_jsoc/synthesis/submodules/mega_jsoc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_jsoc/synthesis/submodules/mega_jsoc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mega_JSoC_timer " "Found entity 1: Mega_JSoC_timer" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182572996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182572996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/HARDWARE/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182573009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182573009 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573026 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at Mega_JSoC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at Mega_JSoC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at Mega_JSoC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at Mega_JSoC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1b.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1b.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573041 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1b.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1b.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573041 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1b.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1b.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573041 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1b.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1b.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573045 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1c.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1c.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1c.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1c.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1c.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1c.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1c.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1c.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573063 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1d.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1d.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1d.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1d.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1d.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1d.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1d.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1d.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1e.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1e.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1e.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1e.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1e.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1e.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1e.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1e.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1f.v(1605) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1f.v(1605): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573109 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1f.v(1607) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1f.v(1607): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573109 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1f.v(1763) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1f.v(1763): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mega_JSoC_cpu_1f.v(2587) " "Verilog HDL or VHDL warning at Mega_JSoC_cpu_1f.v(2587): conditional expression evaluates to a constant" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718182573113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718182573773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC Mega_JSoC:inst3 " "Elaborating entity \"Mega_JSoC\" for hierarchy \"Mega_JSoC:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "D:/SEM6/CO503/Lab04/HARDWARE/TopLevel.bdf" { { 192 480 896 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182573791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_timer Mega_JSoC:inst3\|Mega_JSoC_timer:timer " "Elaborating entity \"Mega_JSoC_timer\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_timer:timer\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "timer" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182573995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sys_id Mega_JSoC:inst3\|Mega_JSoC_sys_id:sys_id " "Elaborating entity \"Mega_JSoC_sys_id\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sys_id:sys_id\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sys_id" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_jtag_uart Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart " "Elaborating entity \"Mega_JSoC_jtag_uart\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "jtag_uart" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_jtag_uart_scfifo_w Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w " "Elaborating entity \"Mega_JSoC_jtag_uart_scfifo_w\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "the_Mega_JSoC_jtag_uart_scfifo_w" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "wfifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182574223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574224 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182574224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_w:the_Mega_JSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_jtag_uart_scfifo_r Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_r:the_Mega_JSoC_jtag_uart_scfifo_r " "Elaborating entity \"Mega_JSoC_jtag_uart_scfifo_r\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|Mega_JSoC_jtag_uart_scfifo_r:the_Mega_JSoC_jtag_uart_scfifo_r\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "the_Mega_JSoC_jtag_uart_scfifo_r" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "Mega_JSoC_jtag_uart_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182574762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:Mega_JSoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574762 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182574762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu " "Elaborating entity \"Mega_JSoC_cpu\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_test_bench:the_Mega_JSoC_cpu_test_bench " "Elaborating entity \"Mega_JSoC_cpu_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_test_bench:the_Mega_JSoC_cpu_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "Mega_JSoC_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574875 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182574875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bg1 " "Found entity 1: altsyncram_9bg1" {  } { { "db/altsyncram_9bg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_9bg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182574939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182574939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bg1 Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9bg1:auto_generated " "Elaborating entity \"altsyncram_9bg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_a_module:Mega_JSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9bg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "Mega_JSoC_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182574991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575046 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abg1 " "Found entity 1: altsyncram_abg1" {  } { { "db/altsyncram_abg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_abg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182575102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182575102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abg1 Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_abg1:auto_generated " "Elaborating entity \"altsyncram_abg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_register_bank_b_module:Mega_JSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_abg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_debug:the_Mega_JSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575202 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "Mega_JSoC_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575249 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sh81 " "Found entity 1: altsyncram_sh81" {  } { { "db/altsyncram_sh81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_sh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182575305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182575305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sh81 Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sh81:auto_generated " "Elaborating entity \"altsyncram_sh81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_ocimem:the_Mega_JSoC_cpu_nios2_ocimem\|Mega_JSoC_cpu_ociram_sp_ram_module:Mega_JSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sh81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_avalon_reg:the_Mega_JSoC_cpu_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_avalon_reg:the_Mega_JSoC_cpu_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_break:the_Mega_JSoC_cpu_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_break:the_Mega_JSoC_cpu_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_xbrk:the_Mega_JSoC_cpu_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_xbrk:the_Mega_JSoC_cpu_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dbrk:the_Mega_JSoC_cpu_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dbrk:the_Mega_JSoC_cpu_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_itrace:the_Mega_JSoC_cpu_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_itrace:the_Mega_JSoC_cpu_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dtrace:the_Mega_JSoC_cpu_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dtrace:the_Mega_JSoC_cpu_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dtrace:the_Mega_JSoC_cpu_nios2_oci_dtrace\|Mega_JSoC_cpu_nios2_oci_td_mode:Mega_JSoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_dtrace:the_Mega_JSoC_cpu_nios2_oci_dtrace\|Mega_JSoC_cpu_nios2_oci_td_mode:Mega_JSoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "Mega_JSoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_oci_test_bench:the_Mega_JSoC_cpu_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_fifo:the_Mega_JSoC_cpu_nios2_oci_fifo\|Mega_JSoC_cpu_oci_test_bench:the_Mega_JSoC_cpu_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_pib:the_Mega_JSoC_cpu_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_pib:the_Mega_JSoC_cpu_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_im:the_Mega_JSoC_cpu_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_nios2_oci_im:the_Mega_JSoC_cpu_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "the_Mega_JSoC_cpu_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|Mega_JSoC_cpu_jtag_debug_module_tck:the_Mega_JSoC_cpu_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|Mega_JSoC_cpu_jtag_debug_module_tck:the_Mega_JSoC_cpu_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|Mega_JSoC_cpu_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|Mega_JSoC_cpu_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "Mega_JSoC_cpu_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575646 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|Mega_JSoC_cpu_nios2_oci:the_Mega_JSoC_cpu_nios2_oci\|Mega_JSoC_cpu_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Mega_JSoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sdram_controller Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller " "Elaborating entity \"Mega_JSoC_sdram_controller\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sdram_controller" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sdram_controller_input_efifo_module Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|Mega_JSoC_sdram_controller_input_efifo_module:the_Mega_JSoC_sdram_controller_input_efifo_module " "Elaborating entity \"Mega_JSoC_sdram_controller_input_efifo_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|Mega_JSoC_sdram_controller_input_efifo_module:the_Mega_JSoC_sdram_controller_input_efifo_module\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "the_Mega_JSoC_sdram_controller_input_efifo_module" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_pll Mega_JSoC:inst3\|Mega_JSoC_pll:pll " "Elaborating entity \"Mega_JSoC_pll\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_pll:pll\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "pll" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_pll_stdsync_sv6 Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Mega_JSoC_pll_stdsync_sv6\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_stdsync_sv6:stdsync2\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "stdsync2" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_pll_dffpipe_l2c Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_stdsync_sv6:stdsync2\|Mega_JSoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Mega_JSoC_pll_dffpipe_l2c\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_stdsync_sv6:stdsync2\|Mega_JSoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "dffpipe3" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_pll_altpll_5ra2 Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1 " "Elaborating entity \"Mega_JSoC_pll_altpll_5ra2\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "sd1" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b " "Elaborating entity \"Mega_JSoC_cpu_1b\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu_1b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_test_bench:the_Mega_JSoC_cpu_1b_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1b_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_test_bench:the_Mega_JSoC_cpu_1b_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_1b_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "Mega_JSoC_cpu_1b_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1b_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1b_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575837 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rig1 " "Found entity 1: altsyncram_rig1" {  } { { "db/altsyncram_rig1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_rig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182575904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182575904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rig1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rig1:auto_generated " "Elaborating entity \"altsyncram_rig1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_a_module:Mega_JSoC_cpu_1b_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_1b_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "Mega_JSoC_cpu_1b_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1b_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1b_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182575983 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182575983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sig1 " "Found entity 1: altsyncram_sig1" {  } { { "db/altsyncram_sig1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_sig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182576047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182576047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sig1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sig1:auto_generated " "Elaborating entity \"altsyncram_sig1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_register_bank_b_module:Mega_JSoC_cpu_1b_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_debug:the_Mega_JSoC_cpu_1b_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_debug:the_Mega_JSoC_cpu_1b_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_1b_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "Mega_JSoC_cpu_1b_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1b_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1b_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576174 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182576174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ep81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ep81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ep81 " "Found entity 1: altsyncram_ep81" {  } { { "db/altsyncram_ep81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_ep81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182576238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182576238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ep81 Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated " "Elaborating entity \"altsyncram_ep81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_ocimem:the_Mega_JSoC_cpu_1b_nios2_ocimem\|Mega_JSoC_cpu_1b_ociram_sp_ram_module:Mega_JSoC_cpu_1b_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_avalon_reg:the_Mega_JSoC_cpu_1b_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_avalon_reg:the_Mega_JSoC_cpu_1b_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_break:the_Mega_JSoC_cpu_1b_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_break:the_Mega_JSoC_cpu_1b_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_xbrk:the_Mega_JSoC_cpu_1b_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_xbrk:the_Mega_JSoC_cpu_1b_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dbrk:the_Mega_JSoC_cpu_1b_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dbrk:the_Mega_JSoC_cpu_1b_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_itrace:the_Mega_JSoC_cpu_1b_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_itrace:the_Mega_JSoC_cpu_1b_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dtrace:the_Mega_JSoC_cpu_1b_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dtrace:the_Mega_JSoC_cpu_1b_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dtrace:the_Mega_JSoC_cpu_1b_nios2_oci_dtrace\|Mega_JSoC_cpu_1b_nios2_oci_td_mode:Mega_JSoC_cpu_1b_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_dtrace:the_Mega_JSoC_cpu_1b_nios2_oci_dtrace\|Mega_JSoC_cpu_1b_nios2_oci_td_mode:Mega_JSoC_cpu_1b_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "Mega_JSoC_cpu_1b_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_oci_test_bench:the_Mega_JSoC_cpu_1b_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1b_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_fifo:the_Mega_JSoC_cpu_1b_nios2_oci_fifo\|Mega_JSoC_cpu_1b_oci_test_bench:the_Mega_JSoC_cpu_1b_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_pib:the_Mega_JSoC_cpu_1b_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_pib:the_Mega_JSoC_cpu_1b_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_im:the_Mega_JSoC_cpu_1b_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_1b_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_nios2_oci_im:the_Mega_JSoC_cpu_1b_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1b_jtag_debug_module_tck:the_Mega_JSoC_cpu_1b_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_1b_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1b_jtag_debug_module_tck:the_Mega_JSoC_cpu_1b_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1b_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1b_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1b_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1b_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_1b_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|Mega_JSoC_cpu_1b_nios2_oci:the_Mega_JSoC_cpu_1b_nios2_oci\|Mega_JSoC_cpu_1b_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1b_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1b_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1b_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1b_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_onchip_mem_1b Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b " "Elaborating entity \"Mega_JSoC_onchip_mem_1b\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "onchip_mem_1b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_onchip_mem_1b.hex " "Parameter \"init_file\" = \"Mega_JSoC_onchip_mem_1b.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576568 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1b.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182576568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13d1 " "Found entity 1: altsyncram_13d1" {  } { { "db/altsyncram_13d1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_13d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182576635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182576635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13d1 Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated " "Elaborating entity \"altsyncram_13d1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182576717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182576717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_13d1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_13d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182576786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182576786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1b:onchip_mem_1b\|altsyncram:the_altsyncram\|altsyncram_13d1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_13d1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_13d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sysid_1b Mega_JSoC:inst3\|Mega_JSoC_sysid_1b:sysid_1b " "Elaborating entity \"Mega_JSoC_sysid_1b\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sysid_1b:sysid_1b\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sysid_1b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_fifo_1b Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b " "Elaborating entity \"Mega_JSoC_fifo_1b\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "fifo_1b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_fifo_1b_scfifo_with_controls Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"Mega_JSoC_fifo_1b_scfifo_with_controls\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_fifo_1b_single_clock_fifo Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo " "Elaborating entity \"Mega_JSoC_fifo_1b_single_clock_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182576976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577024 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182577024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e611 " "Found entity 1: dpram_e611" {  } { { "db/dpram_e611.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/dpram_e611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e611 Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram " "Elaborating entity \"dpram_e611\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3k1 " "Found entity 1: altsyncram_k3k1" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_k3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3k1 Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1 " "Elaborating entity \"altsyncram_k3k1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1\"" {  } { { "db/dpram_e611.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/dpram_e611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_fifo_1b:fifo_1b\|Mega_JSoC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|Mega_JSoC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c " "Elaborating entity \"Mega_JSoC_cpu_1c\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu_1c" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_test_bench:the_Mega_JSoC_cpu_1c_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1c_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_test_bench:the_Mega_JSoC_cpu_1c_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_1c_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "Mega_JSoC_cpu_1c_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1c_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1c_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577478 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182577478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tig1 " "Found entity 1: altsyncram_tig1" {  } { { "db/altsyncram_tig1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_tig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tig1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tig1:auto_generated " "Elaborating entity \"altsyncram_tig1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_a_module:Mega_JSoC_cpu_1c_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_1c_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "Mega_JSoC_cpu_1c_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182577635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1c_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1c_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577636 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182577636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uig1 " "Found entity 1: altsyncram_uig1" {  } { { "db/altsyncram_uig1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_uig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uig1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_uig1:auto_generated " "Elaborating entity \"altsyncram_uig1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_register_bank_b_module:Mega_JSoC_cpu_1c_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_uig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_debug:the_Mega_JSoC_cpu_1c_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_debug:the_Mega_JSoC_cpu_1c_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_1c_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "Mega_JSoC_cpu_1c_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1c_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1c_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577820 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182577820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fp81 " "Found entity 1: altsyncram_fp81" {  } { { "db/altsyncram_fp81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_fp81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182577883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182577883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fp81 Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fp81:auto_generated " "Elaborating entity \"altsyncram_fp81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_ocimem:the_Mega_JSoC_cpu_1c_nios2_ocimem\|Mega_JSoC_cpu_1c_ociram_sp_ram_module:Mega_JSoC_cpu_1c_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_fp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_avalon_reg:the_Mega_JSoC_cpu_1c_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_avalon_reg:the_Mega_JSoC_cpu_1c_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_break:the_Mega_JSoC_cpu_1c_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_break:the_Mega_JSoC_cpu_1c_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_xbrk:the_Mega_JSoC_cpu_1c_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_xbrk:the_Mega_JSoC_cpu_1c_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dbrk:the_Mega_JSoC_cpu_1c_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dbrk:the_Mega_JSoC_cpu_1c_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_itrace:the_Mega_JSoC_cpu_1c_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_itrace:the_Mega_JSoC_cpu_1c_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182577987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dtrace:the_Mega_JSoC_cpu_1c_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dtrace:the_Mega_JSoC_cpu_1c_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dtrace:the_Mega_JSoC_cpu_1c_nios2_oci_dtrace\|Mega_JSoC_cpu_1c_nios2_oci_td_mode:Mega_JSoC_cpu_1c_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_dtrace:the_Mega_JSoC_cpu_1c_nios2_oci_dtrace\|Mega_JSoC_cpu_1c_nios2_oci_td_mode:Mega_JSoC_cpu_1c_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "Mega_JSoC_cpu_1c_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_oci_test_bench:the_Mega_JSoC_cpu_1c_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1c_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_fifo:the_Mega_JSoC_cpu_1c_nios2_oci_fifo\|Mega_JSoC_cpu_1c_oci_test_bench:the_Mega_JSoC_cpu_1c_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_pib:the_Mega_JSoC_cpu_1c_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_pib:the_Mega_JSoC_cpu_1c_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_im:the_Mega_JSoC_cpu_1c_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_1c_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_nios2_oci_im:the_Mega_JSoC_cpu_1c_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1c_jtag_debug_module_tck:the_Mega_JSoC_cpu_1c_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_1c_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1c_jtag_debug_module_tck:the_Mega_JSoC_cpu_1c_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1c_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1c_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1c_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1c_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_1c_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1c:cpu_1c\|Mega_JSoC_cpu_1c_nios2_oci:the_Mega_JSoC_cpu_1c_nios2_oci\|Mega_JSoC_cpu_1c_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1c_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1c_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1c_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1c_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_onchip_mem_1c Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c " "Elaborating entity \"Mega_JSoC_onchip_mem_1c\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "onchip_mem_1c" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_onchip_mem_1c.hex " "Parameter \"init_file\" = \"Mega_JSoC_onchip_mem_1c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578247 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1c.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182578247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_23d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182578309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182578309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_23d1 Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram\|altsyncram_23d1:auto_generated " "Elaborating entity \"altsyncram_23d1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1c:onchip_mem_1c\|altsyncram:the_altsyncram\|altsyncram_23d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sysid_1c Mega_JSoC:inst3\|Mega_JSoC_sysid_1c:sysid_1c " "Elaborating entity \"Mega_JSoC_sysid_1c\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sysid_1c:sysid_1c\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sysid_1c" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d " "Elaborating entity \"Mega_JSoC_cpu_1d\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu_1d" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_test_bench:the_Mega_JSoC_cpu_1d_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1d_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_test_bench:the_Mega_JSoC_cpu_1d_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_1d_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "Mega_JSoC_cpu_1d_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1d_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1d_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578608 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182578608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vig1 " "Found entity 1: altsyncram_vig1" {  } { { "db/altsyncram_vig1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_vig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182578670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182578670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vig1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vig1:auto_generated " "Elaborating entity \"altsyncram_vig1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_a_module:Mega_JSoC_cpu_1d_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_1d_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "Mega_JSoC_cpu_1d_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1d_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1d_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578754 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182578754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jg1 " "Found entity 1: altsyncram_0jg1" {  } { { "db/altsyncram_0jg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_0jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182578817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182578817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jg1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0jg1:auto_generated " "Elaborating entity \"altsyncram_0jg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_register_bank_b_module:Mega_JSoC_cpu_1d_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_debug:the_Mega_JSoC_cpu_1d_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_debug:the_Mega_JSoC_cpu_1d_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_1d_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "Mega_JSoC_cpu_1d_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1d_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1d_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182578943 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182578943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp81 " "Found entity 1: altsyncram_gp81" {  } { { "db/altsyncram_gp81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_gp81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182579004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182579004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gp81 Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gp81:auto_generated " "Elaborating entity \"altsyncram_gp81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_ocimem:the_Mega_JSoC_cpu_1d_nios2_ocimem\|Mega_JSoC_cpu_1d_ociram_sp_ram_module:Mega_JSoC_cpu_1d_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_avalon_reg:the_Mega_JSoC_cpu_1d_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_avalon_reg:the_Mega_JSoC_cpu_1d_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_break:the_Mega_JSoC_cpu_1d_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_break:the_Mega_JSoC_cpu_1d_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_xbrk:the_Mega_JSoC_cpu_1d_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_xbrk:the_Mega_JSoC_cpu_1d_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dbrk:the_Mega_JSoC_cpu_1d_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dbrk:the_Mega_JSoC_cpu_1d_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_itrace:the_Mega_JSoC_cpu_1d_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_itrace:the_Mega_JSoC_cpu_1d_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dtrace:the_Mega_JSoC_cpu_1d_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dtrace:the_Mega_JSoC_cpu_1d_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dtrace:the_Mega_JSoC_cpu_1d_nios2_oci_dtrace\|Mega_JSoC_cpu_1d_nios2_oci_td_mode:Mega_JSoC_cpu_1d_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_dtrace:the_Mega_JSoC_cpu_1d_nios2_oci_dtrace\|Mega_JSoC_cpu_1d_nios2_oci_td_mode:Mega_JSoC_cpu_1d_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "Mega_JSoC_cpu_1d_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_oci_test_bench:the_Mega_JSoC_cpu_1d_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1d_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_fifo:the_Mega_JSoC_cpu_1d_nios2_oci_fifo\|Mega_JSoC_cpu_1d_oci_test_bench:the_Mega_JSoC_cpu_1d_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_pib:the_Mega_JSoC_cpu_1d_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_pib:the_Mega_JSoC_cpu_1d_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_im:the_Mega_JSoC_cpu_1d_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_1d_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_nios2_oci_im:the_Mega_JSoC_cpu_1d_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1d_jtag_debug_module_tck:the_Mega_JSoC_cpu_1d_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_1d_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1d_jtag_debug_module_tck:the_Mega_JSoC_cpu_1d_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1d_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1d_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1d_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1d_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_1d_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1d:cpu_1d\|Mega_JSoC_cpu_1d_nios2_oci:the_Mega_JSoC_cpu_1d_nios2_oci\|Mega_JSoC_cpu_1d_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1d_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1d_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1d_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1d_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_onchip_mem_1d Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d " "Elaborating entity \"Mega_JSoC_onchip_mem_1d\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "onchip_mem_1d" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_onchip_mem_1d.hex " "Parameter \"init_file\" = \"Mega_JSoC_onchip_mem_1d.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579332 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1d.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182579332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33d1 " "Found entity 1: altsyncram_33d1" {  } { { "db/altsyncram_33d1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_33d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182579399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182579399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33d1 Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram\|altsyncram_33d1:auto_generated " "Elaborating entity \"altsyncram_33d1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1d:onchip_mem_1d\|altsyncram:the_altsyncram\|altsyncram_33d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sysid_1d Mega_JSoC:inst3\|Mega_JSoC_sysid_1d:sysid_1d " "Elaborating entity \"Mega_JSoC_sysid_1d\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sysid_1d:sysid_1d\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sysid_1d" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e " "Elaborating entity \"Mega_JSoC_cpu_1e\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu_1e" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_test_bench:the_Mega_JSoC_cpu_1e_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1e_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_test_bench:the_Mega_JSoC_cpu_1e_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_1e_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "Mega_JSoC_cpu_1e_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1e_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1e_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579702 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182579702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jg1 " "Found entity 1: altsyncram_1jg1" {  } { { "db/altsyncram_1jg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_1jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182579764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182579764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jg1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1jg1:auto_generated " "Elaborating entity \"altsyncram_1jg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_a_module:Mega_JSoC_cpu_1e_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_1e_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "Mega_JSoC_cpu_1e_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1e_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1e_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579850 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182579850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jg1 " "Found entity 1: altsyncram_2jg1" {  } { { "db/altsyncram_2jg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_2jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182579908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182579908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jg1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2jg1:auto_generated " "Elaborating entity \"altsyncram_2jg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_register_bank_b_module:Mega_JSoC_cpu_1e_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_debug:the_Mega_JSoC_cpu_1e_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_debug:the_Mega_JSoC_cpu_1e_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182579986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_1e_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "Mega_JSoC_cpu_1e_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1e_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1e_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580042 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182580042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hp81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hp81 " "Found entity 1: altsyncram_hp81" {  } { { "db/altsyncram_hp81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_hp81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182580104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182580104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hp81 Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hp81:auto_generated " "Elaborating entity \"altsyncram_hp81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_ocimem:the_Mega_JSoC_cpu_1e_nios2_ocimem\|Mega_JSoC_cpu_1e_ociram_sp_ram_module:Mega_JSoC_cpu_1e_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_avalon_reg:the_Mega_JSoC_cpu_1e_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_avalon_reg:the_Mega_JSoC_cpu_1e_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_break:the_Mega_JSoC_cpu_1e_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_break:the_Mega_JSoC_cpu_1e_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_xbrk:the_Mega_JSoC_cpu_1e_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_xbrk:the_Mega_JSoC_cpu_1e_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dbrk:the_Mega_JSoC_cpu_1e_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dbrk:the_Mega_JSoC_cpu_1e_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_itrace:the_Mega_JSoC_cpu_1e_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_itrace:the_Mega_JSoC_cpu_1e_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dtrace:the_Mega_JSoC_cpu_1e_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dtrace:the_Mega_JSoC_cpu_1e_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dtrace:the_Mega_JSoC_cpu_1e_nios2_oci_dtrace\|Mega_JSoC_cpu_1e_nios2_oci_td_mode:Mega_JSoC_cpu_1e_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_dtrace:the_Mega_JSoC_cpu_1e_nios2_oci_dtrace\|Mega_JSoC_cpu_1e_nios2_oci_td_mode:Mega_JSoC_cpu_1e_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "Mega_JSoC_cpu_1e_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_oci_test_bench:the_Mega_JSoC_cpu_1e_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1e_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_fifo:the_Mega_JSoC_cpu_1e_nios2_oci_fifo\|Mega_JSoC_cpu_1e_oci_test_bench:the_Mega_JSoC_cpu_1e_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_pib:the_Mega_JSoC_cpu_1e_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_pib:the_Mega_JSoC_cpu_1e_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_im:the_Mega_JSoC_cpu_1e_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_1e_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_nios2_oci_im:the_Mega_JSoC_cpu_1e_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1e_jtag_debug_module_tck:the_Mega_JSoC_cpu_1e_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_1e_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1e_jtag_debug_module_tck:the_Mega_JSoC_cpu_1e_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1e_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1e_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1e_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1e_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_1e_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|Mega_JSoC_cpu_1e_nios2_oci:the_Mega_JSoC_cpu_1e_nios2_oci\|Mega_JSoC_cpu_1e_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1e_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1e_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1e_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1e_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_onchip_mem_1e Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e " "Elaborating entity \"Mega_JSoC_onchip_mem_1e\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "onchip_mem_1e" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_onchip_mem_1e.hex " "Parameter \"init_file\" = \"Mega_JSoC_onchip_mem_1e.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580450 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1e.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182580450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43d1 " "Found entity 1: altsyncram_43d1" {  } { { "db/altsyncram_43d1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_43d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182580512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182580512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43d1 Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram\|altsyncram_43d1:auto_generated " "Elaborating entity \"altsyncram_43d1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1e:onchip_mem_1e\|altsyncram:the_altsyncram\|altsyncram_43d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sysid_1e Mega_JSoC:inst3\|Mega_JSoC_sysid_1e:sysid_1e " "Elaborating entity \"Mega_JSoC_sysid_1e\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sysid_1e:sysid_1e\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sysid_1e" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f " "Elaborating entity \"Mega_JSoC_cpu_1f\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "cpu_1f" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_test_bench:the_Mega_JSoC_cpu_1f_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1f_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_test_bench:the_Mega_JSoC_cpu_1f_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_register_bank_a_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a " "Elaborating entity \"Mega_JSoC_cpu_1f_register_bank_a_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "Mega_JSoC_cpu_1f_register_bank_a" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1f_rf_ram_a.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1f_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580877 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182580877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jg1 " "Found entity 1: altsyncram_3jg1" {  } { { "db/altsyncram_3jg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_3jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182580936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182580936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jg1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3jg1:auto_generated " "Elaborating entity \"altsyncram_3jg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_a_module:Mega_JSoC_cpu_1f_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_register_bank_b_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b " "Elaborating entity \"Mega_JSoC_cpu_1f_register_bank_b_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "Mega_JSoC_cpu_1f_register_bank_b" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182580995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1f_rf_ram_b.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1f_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581018 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182581018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jg1 " "Found entity 1: altsyncram_4jg1" {  } { { "db/altsyncram_4jg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_4jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182581079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182581079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jg1 Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4jg1:auto_generated " "Elaborating entity \"altsyncram_4jg1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_register_bank_b_module:Mega_JSoC_cpu_1f_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_debug Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_debug:the_Mega_JSoC_cpu_1f_nios2_oci_debug " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_debug\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_debug:the_Mega_JSoC_cpu_1f_nios2_oci_debug\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_ocimem Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_ocimem\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_ociram_sp_ram_module Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram " "Elaborating entity \"Mega_JSoC_cpu_1f_ociram_sp_ram_module\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "Mega_JSoC_cpu_1f_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_cpu_1f_ociram_default_contents.mif " "Parameter \"init_file\" = \"Mega_JSoC_cpu_1f_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581217 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182581217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ip81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ip81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ip81 " "Found entity 1: altsyncram_ip81" {  } { { "db/altsyncram_ip81.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_ip81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182581273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182581273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ip81 Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ip81:auto_generated " "Elaborating entity \"altsyncram_ip81\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_ocimem:the_Mega_JSoC_cpu_1f_nios2_ocimem\|Mega_JSoC_cpu_1f_ociram_sp_ram_module:Mega_JSoC_cpu_1f_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ip81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_avalon_reg Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_avalon_reg:the_Mega_JSoC_cpu_1f_nios2_avalon_reg " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_avalon_reg\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_avalon_reg:the_Mega_JSoC_cpu_1f_nios2_avalon_reg\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_break Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_break:the_Mega_JSoC_cpu_1f_nios2_oci_break " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_break\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_break:the_Mega_JSoC_cpu_1f_nios2_oci_break\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_xbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_xbrk:the_Mega_JSoC_cpu_1f_nios2_oci_xbrk " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_xbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_xbrk:the_Mega_JSoC_cpu_1f_nios2_oci_xbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_dbrk Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dbrk:the_Mega_JSoC_cpu_1f_nios2_oci_dbrk " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_dbrk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dbrk:the_Mega_JSoC_cpu_1f_nios2_oci_dbrk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_itrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_itrace:the_Mega_JSoC_cpu_1f_nios2_oci_itrace " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_itrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_itrace:the_Mega_JSoC_cpu_1f_nios2_oci_itrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_dtrace Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dtrace:the_Mega_JSoC_cpu_1f_nios2_oci_dtrace " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_dtrace\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dtrace:the_Mega_JSoC_cpu_1f_nios2_oci_dtrace\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_td_mode Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dtrace:the_Mega_JSoC_cpu_1f_nios2_oci_dtrace\|Mega_JSoC_cpu_1f_nios2_oci_td_mode:Mega_JSoC_cpu_1f_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_td_mode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_dtrace:the_Mega_JSoC_cpu_1f_nios2_oci_dtrace\|Mega_JSoC_cpu_1f_nios2_oci_td_mode:Mega_JSoC_cpu_1f_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "Mega_JSoC_cpu_1f_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_fifo Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt:the_Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc:the_Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc:the_Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_oci_test_bench Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_oci_test_bench:the_Mega_JSoC_cpu_1f_oci_test_bench " "Elaborating entity \"Mega_JSoC_cpu_1f_oci_test_bench\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_fifo:the_Mega_JSoC_cpu_1f_nios2_oci_fifo\|Mega_JSoC_cpu_1f_oci_test_bench:the_Mega_JSoC_cpu_1f_oci_test_bench\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_oci_test_bench" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_pib Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_pib:the_Mega_JSoC_cpu_1f_nios2_oci_pib " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_pib\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_pib:the_Mega_JSoC_cpu_1f_nios2_oci_pib\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_nios2_oci_im Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_im:the_Mega_JSoC_cpu_1f_nios2_oci_im " "Elaborating entity \"Mega_JSoC_cpu_1f_nios2_oci_im\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_nios2_oci_im:the_Mega_JSoC_cpu_1f_nios2_oci_im\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_jtag_debug_module_wrapper Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper " "Elaborating entity \"Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_jtag_debug_module_tck Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1f_jtag_debug_module_tck:the_Mega_JSoC_cpu_1f_jtag_debug_module_tck " "Elaborating entity \"Mega_JSoC_cpu_1f_jtag_debug_module_tck\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1f_jtag_debug_module_tck:the_Mega_JSoC_cpu_1f_jtag_debug_module_tck\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1f_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_cpu_1f_jtag_debug_module_sysclk Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1f_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1f_jtag_debug_module_sysclk " "Elaborating entity \"Mega_JSoC_cpu_1f_jtag_debug_module_sysclk\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_cpu_1f:cpu_1f\|Mega_JSoC_cpu_1f_nios2_oci:the_Mega_JSoC_cpu_1f_nios2_oci\|Mega_JSoC_cpu_1f_jtag_debug_module_wrapper:the_Mega_JSoC_cpu_1f_jtag_debug_module_wrapper\|Mega_JSoC_cpu_1f_jtag_debug_module_sysclk:the_Mega_JSoC_cpu_1f_jtag_debug_module_sysclk\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" "the_Mega_JSoC_cpu_1f_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_onchip_mem_1f Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f " "Elaborating entity \"Mega_JSoC_onchip_mem_1f\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "onchip_mem_1f" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram " "Instantiated megafunction \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mega_JSoC_onchip_mem_1f.hex " "Parameter \"init_file\" = \"Mega_JSoC_onchip_mem_1f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581715 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_onchip_mem_1f.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718182581715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d1 " "Found entity 1: altsyncram_e3d1" {  } { { "db/altsyncram_e3d1.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_e3d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182581785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182581785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3d1 Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated " "Elaborating entity \"altsyncram_e3d1\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182581786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182582812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182582812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_e3d1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_e3d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182582814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718182582872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718182582872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_onchip_mem_1f:onchip_mem_1f\|altsyncram:the_altsyncram\|altsyncram_e3d1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_e3d1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab04/HARDWARE/db/altsyncram_e3d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182582873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_sysid_1f Mega_JSoC:inst3\|Mega_JSoC_sysid_1f:sysid_1f " "Elaborating entity \"Mega_JSoC_sysid_1f\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_sysid_1f:sysid_1f\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "sysid_1f" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182583089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182583391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 4288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 4350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1c_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1c_data_master_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1c_data_master_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 4598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1b_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1b_instruction_master_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1b_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 4722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1f_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1f_instruction_master_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1f_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "fifo_q_1_in_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "fifo_q_1_in_csr_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 5498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_1f_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_1f_s1_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "onchip_mem_1f_s1_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "fifo_1e_out_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 6554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_1e_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_1e_s1_translator\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "onchip_mem_1e_s1_translator" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 6884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1f_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1e_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1d_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1c_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1b_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1b_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1c_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1d_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1e_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_1f_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 9980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 10063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 10104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 10228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 10765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182586849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router:addr_router\|Mega_JSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router:addr_router\|Mega_JSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_001 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_001:addr_router_001\|Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_001:addr_router_001\|Mega_JSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_002:addr_router_002\|Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_002:addr_router_002\|Mega_JSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_002.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_003 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_003\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_003" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_003:addr_router_003\|Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_003:addr_router_003\|Mega_JSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_003.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_004 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_004:addr_router_004 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_004\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_004:addr_router_004\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_004" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_004:addr_router_004\|Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_004:addr_router_004\|Mega_JSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_004.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_005 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_005:addr_router_005 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_005\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_005:addr_router_005\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_005" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_005:addr_router_005\|Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_005:addr_router_005\|Mega_JSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_005.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_006 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_006:addr_router_006 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_006\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_006:addr_router_006\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_006" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_006:addr_router_006\|Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_006:addr_router_006\|Mega_JSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_006.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_007 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_007:addr_router_007 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_007\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_007:addr_router_007\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_007" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_007:addr_router_007\|Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_007:addr_router_007\|Mega_JSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_007.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_008 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_008:addr_router_008 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_008\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_008:addr_router_008\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_008" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_008:addr_router_008\|Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_008:addr_router_008\|Mega_JSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_008.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_009 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_009:addr_router_009 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_009\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_009:addr_router_009\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_009" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_009:addr_router_009\|Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_009:addr_router_009\|Mega_JSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_009.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_010 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_010:addr_router_010 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_010\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_010:addr_router_010\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_010" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_010:addr_router_010\|Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_010:addr_router_010\|Mega_JSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_010.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_011 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_011:addr_router_011 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_011\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_011:addr_router_011\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "addr_router_011" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_011:addr_router_011\|Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_addr_router_011:addr_router_011\|Mega_JSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_addr_router_011.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router:id_router\|Mega_JSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router:id_router\|Mega_JSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_002_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_002:id_router_002\|Mega_JSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_002:id_router_002\|Mega_JSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_005 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_005\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_005" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_005_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_005:id_router_005\|Mega_JSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_005:id_router_005\|Mega_JSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_007 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_007\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_007" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 17905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_007_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_007:id_router_007\|Mega_JSoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_007:id_router_007\|Mega_JSoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_013 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_013:id_router_013 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_013\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_013:id_router_013\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_013" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_013_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_013:id_router_013\|Mega_JSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_013_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_013:id_router_013\|Mega_JSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_015 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_015:id_router_015 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_015\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_015:id_router_015\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_015" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_015_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_015:id_router_015\|Mega_JSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_015_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_015:id_router_015\|Mega_JSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_015.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_017 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_017:id_router_017 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_017\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_017:id_router_017\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_017" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_017_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_017:id_router_017\|Mega_JSoC_mm_interconnect_0_id_router_017_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_017_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_017:id_router_017\|Mega_JSoC_mm_interconnect_0_id_router_017_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_017.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_018 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_018:id_router_018 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_018\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_018:id_router_018\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_018" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_018_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_018:id_router_018\|Mega_JSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_018_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_018:id_router_018\|Mega_JSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_018.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_020 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_020:id_router_020 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_020\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_020:id_router_020\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_020" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_020_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_020:id_router_020\|Mega_JSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_020_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_020:id_router_020\|Mega_JSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_020.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_024 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_024:id_router_024 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_024\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_024:id_router_024\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_024" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_024_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_024:id_router_024\|Mega_JSoC_mm_interconnect_0_id_router_024_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_024_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_024:id_router_024\|Mega_JSoC_mm_interconnect_0_id_router_024_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_024.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_026 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_026:id_router_026 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_026\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_026:id_router_026\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_026" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_026_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_026:id_router_026\|Mega_JSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_026_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_026:id_router_026\|Mega_JSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_026.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_027 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_027:id_router_027 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_027\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_027:id_router_027\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_027" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_027_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_027:id_router_027\|Mega_JSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_027_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_027:id_router_027\|Mega_JSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_027.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_033 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_033:id_router_033 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_033\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_033:id_router_033\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_033" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_033_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_033:id_router_033\|Mega_JSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_033_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_033:id_router_033\|Mega_JSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_033.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_035 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_035:id_router_035 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_035\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_035:id_router_035\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_035" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_035_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_035:id_router_035\|Mega_JSoC_mm_interconnect_0_id_router_035_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_035_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_035:id_router_035\|Mega_JSoC_mm_interconnect_0_id_router_035_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_035.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_037 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_037:id_router_037 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_037\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_037:id_router_037\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_037" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_037_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_037:id_router_037\|Mega_JSoC_mm_interconnect_0_id_router_037_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_037_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_037:id_router_037\|Mega_JSoC_mm_interconnect_0_id_router_037_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_037.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_042 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_042:id_router_042 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_042\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_042:id_router_042\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_042" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_042_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_042:id_router_042\|Mega_JSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_042_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_042:id_router_042\|Mega_JSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_042.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_044 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_044:id_router_044 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_044\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_044:id_router_044\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_044" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_044_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_044:id_router_044\|Mega_JSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_044_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_044:id_router_044\|Mega_JSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_044.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_045 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_045:id_router_045 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_045\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_045:id_router_045\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_045" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182587988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_045_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_045:id_router_045\|Mega_JSoC_mm_interconnect_0_id_router_045_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_045_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_045:id_router_045\|Mega_JSoC_mm_interconnect_0_id_router_045_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_045.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_051 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_051:id_router_051 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_051\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_051:id_router_051\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_051" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_051_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_051:id_router_051\|Mega_JSoC_mm_interconnect_0_id_router_051_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_051_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_051:id_router_051\|Mega_JSoC_mm_interconnect_0_id_router_051_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_051.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_052 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_052:id_router_052 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_052\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_052:id_router_052\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_052" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_052_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_052:id_router_052\|Mega_JSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_052_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_052:id_router_052\|Mega_JSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_052.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_053 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_053:id_router_053 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_053\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_053:id_router_053\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "id_router_053" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_id_router_053_default_decode Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_053:id_router_053\|Mega_JSoC_mm_interconnect_0_id_router_053_default_decode:the_default_decode " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_id_router_053_default_decode\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_id_router_053:id_router_053\|Mega_JSoC_mm_interconnect_0_id_router_053_default_decode:the_default_decode\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_id_router_053.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_demux Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 18960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_demux_003" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 19037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006:cmd_xbar_demux_006 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_demux_006:cmd_xbar_demux_006\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_demux_006" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 19268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_mux Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 19406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 19446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "cmd_xbar_mux_005" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 19497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 20615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_demux_005" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 20666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_mux Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 21744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 21863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 21928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_mux_003" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 22005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006 Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006 " "Elaborating entity \"Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "rsp_xbar_mux_006" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 22236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006.sv" "arb" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|Mega_JSoC_mm_interconnect_0_rsp_xbar_mux_006:rsp_xbar_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" "crosser" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_mm_interconnect_0.v" 22385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mega_JSoC_irq_mapper Mega_JSoC:inst3\|Mega_JSoC_irq_mapper:irq_mapper " "Elaborating entity \"Mega_JSoC_irq_mapper\" for hierarchy \"Mega_JSoC:inst3\|Mega_JSoC_irq_mapper:irq_mapper\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Mega_JSoC:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Mega_JSoC:inst3\|altera_reset_controller:rst_controller\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001\"" {  } { { "Mega_JSoC/synthesis/Mega_JSoC.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/Mega_JSoC.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718182588801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718182618470 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 440 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 354 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 304 -1 0 } } { "Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 348 -1 0 } } { "Mega_JSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_jtag_uart.v" 393 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3780 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3780 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3780 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3780 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3780 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 4172 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 4172 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 4172 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 4172 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 3205 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 4172 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.v" 611 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" 166 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_timer.v" 175 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 267 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_fifo_1b.v" 258 -1 0 } } { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718182619005 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718182619006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/HARDWARE/TopLevel.bdf" { { 384 152 328 400 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182626323 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718182626323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182628166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "567 " "567 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718182636822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718182637356 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718182637356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718182637546 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718182637546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182637684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/HARDWARE/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/HARDWARE/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718182638707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718182641327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718182641327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16101 " "Implemented 16101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718182643766 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718182643766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1718182643766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14661 " "Implemented 14661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718182643766 ""} { "Info" "ICUT_CUT_TM_RAMS" "1376 " "Implemented 1376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718182643766 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1718182643766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718182643766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182643983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:27:23 2024 " "Processing ended: Wed Jun 12 14:27:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182643983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182643983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182643983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718182643983 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1718182647436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718182648022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182648022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:27:25 2024 " "Processing started: Wed Jun 12 14:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182648022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718182648022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JSoc -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718182648022 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718182649200 ""}
{ "Info" "0" "" "Project  = JSoc" {  } {  } 0 0 "Project  = JSoc" 0 0 "Fitter" 0 0 1718182649200 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1718182649200 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1718182649619 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718182649767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718182649800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718182649802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718182649802 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11510 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1718182649979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] 3 2 -64 -2381 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of -64 degrees (-2381 ps) for Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11511 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1718182649979 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11510 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718182649979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718182650874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718182650895 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718182651426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718182651426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55574 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718182651465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55576 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718182651465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55578 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718182651465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55580 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718182651465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55582 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718182651465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718182651465 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718182651471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718182651684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182654734 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1718182654734 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182654930 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182654971 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182655019 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182655072 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182655123 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182655175 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718182655220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718182655308 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182655598 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182655598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1718182655598 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182655599 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182655599 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182655599 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1718182655599 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718182655599 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718182655600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718182655600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718182655600 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718182655600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656641 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/HARDWARE/TopLevel.bdf" { { 240 152 328 256 "INPUT_CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55559 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656641 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 192 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_pll:pll|Mega_JSoC_pll_altpll_5ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11510 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|Mega_JSoC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 192 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_pll:pll|Mega_JSoC_pll_altpll_5ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11510 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 54431 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_rnw~2 " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_rnw~2" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 213 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|active_rnw~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 22325 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 210 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 22329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 210 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 22330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Mega_JSoC:inst3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 22339 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11780 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11778 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node Mega_JSoC:inst3\|Mega_JSoC_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_sdram_controller.v" 354 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|W_rf_wren " "Destination node Mega_JSoC:inst3\|Mega_JSoC_cpu:cpu\|W_rf_wren" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 13777 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|W_rf_wren " "Destination node Mega_JSoC:inst3\|Mega_JSoC_cpu_1b:cpu_1b\|W_rf_wren" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_cpu_1b:cpu_1b|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|W_rf_wren " "Destination node Mega_JSoC:inst3\|Mega_JSoC_cpu_1e:cpu_1e\|W_rf_wren" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_cpu_1e:cpu_1e|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 5773 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1718182656642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718182656642 ""}  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 1486 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 55499 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718182656643 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 54756 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656643 ""}  } { { "Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 14176 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001\|merged_reset~1  " "Automatically promoted node Mega_JSoC:inst3\|altera_reset_controller:rst_controller_001\|merged_reset~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656644 ""}  } { { "Mega_JSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|altera_reset_controller:rst_controller_001|merged_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 22866 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|prev_reset  " "Automatically promoted node Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718182656644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|readdata\[0\]~2 " "Destination node Mega_JSoC:inst3\|Mega_JSoC_pll:pll\|readdata\[0\]~2" {  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 239 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_pll:pll|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 31326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718182656644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718182656644 ""}  } { { "Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/HARDWARE/Mega_JSoC/synthesis/submodules/Mega_JSoC_pll.v" 250 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mega_JSoC:inst3|Mega_JSoC_pll:pll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 0 { 0 ""} 0 11541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718182656644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718182659535 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718182659562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718182659563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718182659607 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718182661774 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718182661774 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1718182661774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718182661777 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718182661802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718182661803 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718182661829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718182664260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718182664290 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718182664290 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718182664290 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1718182664290 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718182664290 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718182665499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718182671852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718182680106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718182680236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718182687395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718182687395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718182690473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/SEM6/CO503/Lab04/HARDWARE/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1718182699614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718182699614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718182701709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1718182701716 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1718182701716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718182701716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.63 " "Total time spent on timing analysis during the Fitter is 2.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1718182702265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718182702333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718182704588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718182704653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718182706898 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718182710665 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718182712862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/HARDWARE/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/HARDWARE/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718182714575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182719066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:28:39 2024 " "Processing ended: Wed Jun 12 14:28:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182719066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182719066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182719066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718182719066 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1718182722650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718182722658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182722658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:28:40 2024 " "Processing started: Wed Jun 12 14:28:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182722658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718182722658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JSoc -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718182722658 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718182726909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718182726997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182728296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:28:48 2024 " "Processing ended: Wed Jun 12 14:28:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182728296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182728296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182728296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718182728296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718182729101 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1718182731640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718182731945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182731945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:28:49 2024 " "Processing started: Wed Jun 12 14:28:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182731945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718182731945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JSoc -c TopLevel " "Command: quartus_sta JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718182731945 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1718182732033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718182732792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718182732793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718182732832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718182732832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718182733938 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1718182733938 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734060 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1f.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734091 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1e.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734116 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1d.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734139 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734163 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu_1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734187 ""}
{ "Info" "ISTA_SDC_FOUND" "Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.sdc " "Reading SDC File: 'Mega_JSoC/synthesis/submodules/Mega_JSoC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718182734212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718182734270 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734738 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734738 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734738 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182734738 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182734738 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182734738 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718182734738 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1718182734749 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1718182734831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.096 " "Worst-case setup slack is 43.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.096               0.000 altera_reserved_tck  " "   43.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182734880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182734889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 43.915 " "Worst-case recovery slack is 43.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.915               0.000 altera_reserved_tck  " "   43.915               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182734893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.774 " "Worst-case removal slack is 1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.774               0.000 altera_reserved_tck  " "    1.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182734897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.622 " "Worst-case minimum pulse width slack is 49.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 altera_reserved_tck  " "   49.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182734899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182734899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.900 ns " "Worst Case Available Settling Time: 196.900 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182735105 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1718182735113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1718182735164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1718182737558 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718182738231 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738259 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738259 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738259 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182738259 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182738259 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182738259 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718182738259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.763 " "Worst-case setup slack is 43.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.763               0.000 altera_reserved_tck  " "   43.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182738311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182738329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.569 " "Worst-case recovery slack is 44.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.569               0.000 altera_reserved_tck  " "   44.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182738336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.586 " "Worst-case removal slack is 1.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.586               0.000 altera_reserved_tck  " "    1.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182738344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.564 " "Worst-case minimum pulse width slack is 49.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.564               0.000 altera_reserved_tck  " "   49.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182738348 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.209 ns " "Worst Case Available Settling Time: 197.209 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182738512 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1718182738522 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718182739067 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739097 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739097 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739097 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182739098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182739098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718182739098 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718182739098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.622 " "Worst-case setup slack is 46.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.622               0.000 altera_reserved_tck  " "   46.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182739111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182739127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.888 " "Worst-case recovery slack is 46.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.888               0.000 altera_reserved_tck  " "   46.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182739135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 altera_reserved_tck  " "    0.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182739143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.472 " "Worst-case minimum pulse width slack is 49.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718182739148 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.524 ns " "Worst Case Available Settling Time: 198.524 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718182739317 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718182739694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718182739695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182740049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:29:00 2024 " "Processing ended: Wed Jun 12 14:29:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182740049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182740049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182740049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718182740049 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1718182743654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718182743661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718182743661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:29:01 2024 " "Processing started: Wed Jun 12 14:29:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718182743661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718182743661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off JSoc -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718182743661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_slow.vho D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_slow.vho in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182746984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_slow.vho D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_slow.vho in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182748555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_fast.vho D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_fast.vho in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182750153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel.vho D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel.vho in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182751738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_vhd_slow.sdo D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182753173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_vhd_slow.sdo D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182754635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_vhd_fast.sdo D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_vhd_fast.sdo in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182756062 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_vhd.sdo D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/ simulation " "Generated file TopLevel_vhd.sdo in folder \"D:/SEM6/CO503/Lab04/HARDWARE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1718182757488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718182757871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:29:17 2024 " "Processing ended: Wed Jun 12 14:29:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718182757871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718182757871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718182757871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718182757871 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718182758694 ""}
