#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 19 18:34:35 2019
# Process ID: 19500
# Current directory: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1
# Command line: vivado.exe -log design_1_AXI_UART_DRIVER_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_UART_DRIVER_0_0.tcl
# Log file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/design_1_AXI_UART_DRIVER_0_0.vds
# Journal file: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_AXI_UART_DRIVER_0_0.tcl -notrace
Command: synth_design -top design_1_AXI_UART_DRIVER_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.770 ; gain = 104.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_UART_DRIVER_0_0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_0/synth/design_1_AXI_UART_DRIVER_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER.v:12]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UART_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UART_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UART_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UART_TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter C_M_AXI_UART_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UART_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UART_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter C_M_AXI_OUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_UART_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER.v:334]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_CTRL_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_CTRL_s_axi' (1#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_throttl' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_throttl' (2#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_write' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo' (3#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_reg_slice' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_reg_slice' (4#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized0' (4#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_buffer' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_buffer' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized1' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized1' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized2' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_fifo__parameterized2' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_write' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_read' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1136656384 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi_read' (7#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_UART_m_axi' (8#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_throttl' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_throttl' (9#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_write' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo' (10#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_decoder' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_decoder' (11#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized0' (12#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_buffer' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_buffer' (13#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized1' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized1' (13#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized2' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized2' (13#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_write' (14#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_read' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 1136787488 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_buffer__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_buffer__parameterized0' (14#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0' [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:314]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0' (14#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi_read' (15#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER_OUT_r_m_axi' (16#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXI_UART_DRIVER' (17#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_UART_DRIVER_0_0' (18#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_0/synth/design_1_AXI_UART_DRIVER_0_0.v:59]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_OUT_r_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_UART_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design AXI_UART_DRIVER_CTRL_s_axi has unconnected port WDATA[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.453 ; gain = 183.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.453 ; gain = 183.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.453 ; gain = 183.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_0/constraints/AXI_UART_DRIVER_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_0/constraints/AXI_UART_DRIVER_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 858.883 ; gain = 3.238
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'AXI_UART_DRIVER_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'AXI_UART_DRIVER_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXI_UART_DRIVER_UART_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'AXI_UART_DRIVER_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'AXI_UART_DRIVER_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AXI_UART_DRIVER_UART_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     20 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 12    
	               59 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 28    
	               20 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 23    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 122   
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 80    
	   3 Input      2 Bit        Muxes := 18    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 140   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_UART_DRIVER_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AXI_UART_DRIVER_UART_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXI_UART_DRIVER_UART_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_UART_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module AXI_UART_DRIVER_OUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXI_UART_DRIVER_OUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module AXI_UART_DRIVER_OUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module AXI_UART_DRIVER_OUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI_UART_DRIVER_OUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module AXI_UART_DRIVER 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_UART_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ipshared/613e/hdl/verilog/AXI_UART_DRIVER_OUT_r_m_axi.v:456]
INFO: [Synth 8-5546] ROM "tmp_fu_529_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_CTRL_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_UART_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/fifo_rreq/pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/fifo_rreq/pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/fifo_rreq/pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_UART_DRIVER_OUT_r_m_axi_U/\bus_read/start_addr_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[29]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[28]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[27]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[26]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[25]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[24]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[23]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[22]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[21]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[20]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[19]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[18]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[17]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[16]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[15]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[14]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[13]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[12]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[11]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[10]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[9]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[8]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[29]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[28]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[27]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[26]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[25]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[24]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[23]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[22]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[21]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[20]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[19]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[18]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[17]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[16]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[15]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[14]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[13]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[12]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[11]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[10]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[9]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[8]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[31]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[30]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[29]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[28]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[27]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[26]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[25]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[24]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[23]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[22]) is unused and will be removed from module AXI_UART_DRIVER_UART_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AXI_UART_DRIVER_UART_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|AXI_UART_DRIVER_OUT_r_m_axi_buffer:                | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_UART_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_UART_m_axi_U/i_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_OUT_r_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 858.883 ; gain = 569.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AXI_UART_DRIVER_UART_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|AXI_UART_DRIVER_OUT_r_m_axi_buffer:                | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AXI_UART_DRIVER | ap_CS_fsm_reg[56] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|AXI_UART_DRIVER | ap_CS_fsm_reg[19] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    90|
|2     |LUT1       |    32|
|3     |LUT2       |   269|
|4     |LUT3       |   205|
|5     |LUT4       |   152|
|6     |LUT5       |   154|
|7     |LUT6       |   211|
|8     |RAMB18E1   |     2|
|9     |RAMB18E1_1 |     1|
|10    |SRL16E     |    30|
|11    |FDRE       |   972|
|12    |FDSE       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------------------------+------+
|      |Instance                           |Module                                                |Cells |
+------+-----------------------------------+------------------------------------------------------+------+
|1     |top                                |                                                      |  2127|
|2     |  inst                             |AXI_UART_DRIVER                                       |  2127|
|3     |    AXI_UART_DRIVER_CTRL_s_axi_U   |AXI_UART_DRIVER_CTRL_s_axi                            |    63|
|4     |    AXI_UART_DRIVER_OUT_r_m_axi_U  |AXI_UART_DRIVER_OUT_r_m_axi                           |   725|
|5     |      bus_read                     |AXI_UART_DRIVER_OUT_r_m_axi_read                      |    46|
|6     |        buff_rdata                 |AXI_UART_DRIVER_OUT_r_m_axi_buffer__parameterized0    |    31|
|7     |        rs_rdata                   |AXI_UART_DRIVER_OUT_r_m_axi_reg_slice__parameterized0 |     7|
|8     |        rs_rreq                    |AXI_UART_DRIVER_OUT_r_m_axi_reg_slice_3               |     3|
|9     |      bus_write                    |AXI_UART_DRIVER_OUT_r_m_axi_write                     |   655|
|10    |        buff_wdata                 |AXI_UART_DRIVER_OUT_r_m_axi_buffer                    |   160|
|11    |        \bus_wide_gen.fifo_burst   |AXI_UART_DRIVER_OUT_r_m_axi_fifo                      |    52|
|12    |        fifo_resp                  |AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized1      |    27|
|13    |        fifo_resp_to_user          |AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized2      |    18|
|14    |        fifo_wreq                  |AXI_UART_DRIVER_OUT_r_m_axi_fifo__parameterized0      |    58|
|15    |        rs_wreq                    |AXI_UART_DRIVER_OUT_r_m_axi_reg_slice                 |    16|
|16    |      wreq_throttl                 |AXI_UART_DRIVER_OUT_r_m_axi_throttl                   |    24|
|17    |    AXI_UART_DRIVER_UART_m_axi_U   |AXI_UART_DRIVER_UART_m_axi                            |  1231|
|18    |      bus_read                     |AXI_UART_DRIVER_UART_m_axi_read                       |   514|
|19    |        buff_rdata                 |AXI_UART_DRIVER_UART_m_axi_buffer__parameterized0     |   102|
|20    |        fifo_rctl                  |AXI_UART_DRIVER_UART_m_axi_fifo__parameterized1_0     |    65|
|21    |        fifo_rreq                  |AXI_UART_DRIVER_UART_m_axi_fifo__parameterized0_1     |    36|
|22    |        rs_rdata                   |AXI_UART_DRIVER_UART_m_axi_reg_slice__parameterized0  |    39|
|23    |        rs_rreq                    |AXI_UART_DRIVER_UART_m_axi_reg_slice_2                |    11|
|24    |      bus_write                    |AXI_UART_DRIVER_UART_m_axi_write                      |   698|
|25    |        buff_wdata                 |AXI_UART_DRIVER_UART_m_axi_buffer                     |   166|
|26    |        \bus_equal_gen.fifo_burst  |AXI_UART_DRIVER_UART_m_axi_fifo                       |    67|
|27    |        fifo_resp                  |AXI_UART_DRIVER_UART_m_axi_fifo__parameterized1       |    26|
|28    |        fifo_resp_to_user          |AXI_UART_DRIVER_UART_m_axi_fifo__parameterized2       |    42|
|29    |        fifo_wreq                  |AXI_UART_DRIVER_UART_m_axi_fifo__parameterized0       |    41|
|30    |        rs_wreq                    |AXI_UART_DRIVER_UART_m_axi_reg_slice                  |    33|
|31    |      wreq_throttl                 |AXI_UART_DRIVER_UART_m_axi_throttl                    |    19|
+------+-----------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 868 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.496 ; gain = 187.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 862.496 ; gain = 572.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
363 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 862.496 ; gain = 580.262
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/design_1_AXI_UART_DRIVER_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.srcs/sources_1/bd/design_1/ip/design_1_AXI_UART_DRIVER_0_0/design_1_AXI_UART_DRIVER_0_0.xci
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_UART_SBUS_RX/AXI_UART_SBUS_RX.runs/design_1_AXI_UART_DRIVER_0_0_synth_1/design_1_AXI_UART_DRIVER_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_UART_DRIVER_0_0_utilization_synth.rpt -pb design_1_AXI_UART_DRIVER_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 862.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 19 18:35:24 2019...
