// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "11/05/2012 15:41:57"

// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	SEG_OUT,
	SEG_SEL,
	CLK,
	N_RST);
output 	[63:0] SEG_OUT;
output 	[7:0] SEG_SEL;
input 	CLK;
input 	N_RST;

// Design Ports Information
// SEG_OUT[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[1]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[2]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[3]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[4]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[5]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[6]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[7]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[8]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[9]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[10]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[11]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[12]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[13]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[14]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[15]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[16]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[17]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[18]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[19]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[20]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[21]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[22]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[23]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[24]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[25]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[26]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[27]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[28]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[29]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[30]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[31]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[32]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[33]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[34]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[35]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[36]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[37]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[38]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[39]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[40]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[41]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[42]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[43]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[44]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[45]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[46]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[47]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[48]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[49]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[50]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[51]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[52]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[53]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[54]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[55]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[56]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[57]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[58]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[59]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[60]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[61]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[62]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_OUT[63]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[0]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[1]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[2]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[4]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[5]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[6]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEG_SEL[7]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N_RST	=>  Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_top_v.sdo");
// synopsys translate_on

wire \CLK~combout ;
wire \N_RST~combout ;
wire \Selector55~1 ;
wire \Decoder65~0 ;
wire \Selector55~3 ;
wire \Selector55~4 ;
wire \Decoder0~0_combout ;
wire \Decoder0~2_combout ;
wire \Decoder0~1_combout ;
wire \dr[0]~1 ;
wire \register|rf[0][1]~regout ;
wire \dr[1]~3 ;
wire \dr[1]~3COUT1_90 ;
wire \dr[2]~5 ;
wire \dr[2]~5COUT1_92 ;
wire \register|rf[0][3]~regout ;
wire \register|rf[0][0]~regout ;
wire \register|rf[0][2]~regout ;
wire \WideOr55~0 ;
wire \Selector55~0 ;
wire \Selector54~0 ;
wire \Selector55~2_combout ;
wire \Decoder65~1 ;
wire \Decoder65~2_combout ;
wire \Selector55~5_combout ;
wire \WideOr54~0 ;
wire \Selector54~1_combout ;
wire \WideOr53~0 ;
wire \Selector55~6_combout ;
wire \Selector53~0_combout ;
wire \WideOr52~0 ;
wire \Selector52~0_combout ;
wire \Selector52~1_combout ;
wire \Selector52~2_combout ;
wire \Selector51~3_combout ;
wire \Selector51~4_combout ;
wire \r_controller~3_combout ;
wire \Selector51~5_combout ;
wire \WideOr51~0_combout ;
wire \Selector51~6_combout ;
wire \WideOr50~0_combout ;
wire \Selector50~0_combout ;
wire \Selector50~1_combout ;
wire \Selector50~2_combout ;
wire \Selector50~3_combout ;
wire \Selector51~2_combout ;
wire \Selector49~1_combout ;
wire \WideOr49~0_combout ;
wire \Selector49~0_combout ;
wire \Selector49~2_combout ;
wire \dr[3]~7 ;
wire \dr[3]~7COUT1_94 ;
wire \dr[4]~15 ;
wire \dr[4]~15COUT1_96 ;
wire \dr[5]~13 ;
wire \dr[6]~11 ;
wire \dr[6]~11COUT1_98 ;
wire \register|rf[0][7]~regout ;
wire \register|rf[0][6]~regout ;
wire \register|rf[0][4]~regout ;
wire \register|rf[0][5]~regout ;
wire \Selector48~0 ;
wire \Selector48~1_combout ;
wire \WideOr47~0 ;
wire \Selector47~1_combout ;
wire \Selector47~0_combout ;
wire \Selector47~2_combout ;
wire \Selector47~3_combout ;
wire \Selector47~4_combout ;
wire \WideOr46~0 ;
wire \Selector46~0_combout ;
wire \WideOr45~0 ;
wire \Selector45~0_combout ;
wire \WideOr44~0_combout ;
wire \Selector44~0_combout ;
wire \WideOr43~0_combout ;
wire \Selector43~0_combout ;
wire \WideOr42~0_combout ;
wire \Selector42~0_combout ;
wire \dr[7]~9 ;
wire \dr[7]~9COUT1_100 ;
wire \dr[8]~23 ;
wire \dr[8]~23COUT1_102 ;
wire \register|rf[0][9]~regout ;
wire \dr[9]~21 ;
wire \dr[9]~21COUT1_104 ;
wire \register|rf[0][10]~regout ;
wire \dr[10]~19 ;
wire \register|rf[0][11]~regout ;
wire \register|rf[0][8]~regout ;
wire \Selector41~0 ;
wire \Selector41~1_combout ;
wire \WideOr40~0 ;
wire \Selector40~0_combout ;
wire \WideOr39~0 ;
wire \Selector39~0_combout ;
wire \WideOr38~0 ;
wire \Selector38~0_combout ;
wire \WideOr37~0_combout ;
wire \Selector37~0_combout ;
wire \WideOr36~0_combout ;
wire \Selector36~0_combout ;
wire \WideOr35~0_combout ;
wire \Selector35~0_combout ;
wire \dr[11]~17 ;
wire \dr[11]~17COUT1_106 ;
wire \dr[12]~31 ;
wire \dr[12]~31COUT1_108 ;
wire \dr[13]~29 ;
wire \dr[13]~29COUT1_110 ;
wire \dr[14]~27 ;
wire \dr[14]~27COUT1_112 ;
wire \register|rf[0][15]~regout ;
wire \register|rf[0][12]~regout ;
wire \register|rf[0][14]~regout ;
wire \register|rf[0][13]~regout ;
wire \Selector34~0 ;
wire \Selector34~1_combout ;
wire \WideOr33~0 ;
wire \Selector33~0_combout ;
wire \WideOr32~0 ;
wire \Selector32~0_combout ;
wire \WideOr31~0 ;
wire \Selector31~0_combout ;
wire \WideOr30~0_combout ;
wire \Selector30~0_combout ;
wire \WideOr29~0_combout ;
wire \Selector29~0_combout ;
wire \WideOr28~0_combout ;
wire \Selector28~0_combout ;
wire \dr[15]~25 ;
wire \dr[16]~39 ;
wire \dr[16]~39COUT1_114 ;
wire \dr[17]~37 ;
wire \dr[17]~37COUT1_116 ;
wire \register|rf[0][18]~regout ;
wire \dr[18]~35 ;
wire \dr[18]~35COUT1_118 ;
wire \register|rf[0][19]~regout ;
wire \register|rf[0][17]~regout ;
wire \register|rf[0][16]~regout ;
wire \Selector27~0 ;
wire \Selector27~1_combout ;
wire \WideOr26~0 ;
wire \Selector26~0_combout ;
wire \WideOr25~0 ;
wire \Selector25~0_combout ;
wire \WideOr24~0 ;
wire \Selector24~0_combout ;
wire \WideOr23~0_combout ;
wire \Selector23~0_combout ;
wire \WideOr22~0_combout ;
wire \Selector22~0_combout ;
wire \WideOr21~0_combout ;
wire \Selector21~0_combout ;
wire \dr[19]~33 ;
wire \dr[19]~33COUT1_120 ;
wire \register|rf[0][20]~regout ;
wire \dr[20]~47 ;
wire \register|rf[0][21]~regout ;
wire \dr[21]~45 ;
wire \dr[21]~45COUT1_122 ;
wire \dr[22]~43 ;
wire \dr[22]~43COUT1_124 ;
wire \register|rf[0][23]~regout ;
wire \register|rf[0][22]~regout ;
wire \Selector20~0 ;
wire \Selector20~1_combout ;
wire \WideOr19~0 ;
wire \Selector19~0_combout ;
wire \WideOr18~0 ;
wire \Selector18~0_combout ;
wire \WideOr17~0 ;
wire \Selector17~0_combout ;
wire \WideOr16~0_combout ;
wire \Selector16~0_combout ;
wire \WideOr15~0_combout ;
wire \Selector15~0_combout ;
wire \WideOr14~0_combout ;
wire \Selector14~0_combout ;
wire \dr[23]~41 ;
wire \dr[23]~41COUT1_126 ;
wire \register|rf[0][24]~regout ;
wire \dr[24]~55 ;
wire \dr[24]~55COUT1_128 ;
wire \dr[25]~53 ;
wire \register|rf[0][26]~regout ;
wire \dr[26]~51 ;
wire \dr[26]~51COUT1_130 ;
wire \register|rf[0][27]~regout ;
wire \register|rf[0][25]~regout ;
wire \Selector13~0 ;
wire \Selector13~1_combout ;
wire \WideOr12~0 ;
wire \Selector12~0_combout ;
wire \WideOr11~0 ;
wire \Selector11~0_combout ;
wire \WideOr10~0 ;
wire \Selector10~0_combout ;
wire \WideOr9~0_combout ;
wire \Selector9~0_combout ;
wire \WideOr8~0_combout ;
wire \Selector8~0_combout ;
wire \WideOr7~0_combout ;
wire \Selector7~0_combout ;
wire \dr[27]~49 ;
wire \dr[27]~49COUT1_132 ;
wire \dr[28]~63 ;
wire \dr[28]~63COUT1_134 ;
wire \dr[29]~61 ;
wire \dr[29]~61COUT1_136 ;
wire \register|rf[0][30]~regout ;
wire \dr[30]~59 ;
wire \register|rf[0][31]~regout ;
wire \register|rf[0][28]~regout ;
wire \register|rf[0][29]~regout ;
wire \Selector6~0 ;
wire \Selector6~1_combout ;
wire \WideOr5~0 ;
wire \Selector5~0_combout ;
wire \WideOr4~0 ;
wire \Selector4~0_combout ;
wire \WideOr3~0 ;
wire \Selector3~0_combout ;
wire \WideOr2~0_combout ;
wire \Selector2~0_combout ;
wire \WideOr1~0_combout ;
wire \Selector1~0_combout ;
wire \WideOr0~0_combout ;
wire \Selector0~0_combout ;
wire [2:0] \pg|n_rst_d ;
wire [4:0] \pg|phase ;
wire [31:0] dr;
wire [31:0] ir;
wire [7:0] r_controller;
wire [31:0] sr;
wire [31:0] tr;


// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_240,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \N_RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N_RST~combout ),
	.regout(),
	.padio(N_RST));
// synopsys translate_off
defparam \N_RST~I .input_async_reset = "none";
defparam \N_RST~I .input_power_up = "low";
defparam \N_RST~I .input_register_mode = "none";
defparam \N_RST~I .input_sync_reset = "none";
defparam \N_RST~I .oe_async_reset = "none";
defparam \N_RST~I .oe_power_up = "low";
defparam \N_RST~I .oe_register_mode = "none";
defparam \N_RST~I .oe_sync_reset = "none";
defparam \N_RST~I .operation_mode = "input";
defparam \N_RST~I .output_async_reset = "none";
defparam \N_RST~I .output_power_up = "low";
defparam \N_RST~I .output_register_mode = "none";
defparam \N_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X6_Y6_N5
cyclone_lcell \r_controller[2] (
// Equation(s):
// \Selector55~0  = (!r_controller[0] & (!r_controller[1] & (r_controller[3] $ (r_controller[2]))))
// r_controller[2] = DFFEAS(\Selector55~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[3]),
	.datab(r_controller[0]),
	.datac(r_controller[1]),
	.datad(r_controller[1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~0 ),
	.regout(r_controller[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[2] .lut_mask = "0012";
defparam \r_controller[2] .operation_mode = "normal";
defparam \r_controller[2] .output_mode = "reg_and_comb";
defparam \r_controller[2] .register_cascade_mode = "off";
defparam \r_controller[2] .sum_lutc_input = "qfbk";
defparam \r_controller[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
cyclone_lcell \r_controller[3] (
// Equation(s):
// \Selector55~1  = (r_controller[1]) # ((r_controller[0]) # ((r_controller[3]) # (r_controller[2])))
// r_controller[3] = DFFEAS(\Selector55~1 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[2], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[1]),
	.datab(r_controller[0]),
	.datac(r_controller[2]),
	.datad(r_controller[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~1 ),
	.regout(r_controller[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[3] .lut_mask = "fffe";
defparam \r_controller[3] .operation_mode = "normal";
defparam \r_controller[3] .output_mode = "reg_and_comb";
defparam \r_controller[3] .register_cascade_mode = "off";
defparam \r_controller[3] .sum_lutc_input = "qfbk";
defparam \r_controller[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
cyclone_lcell \r_controller[5] (
// Equation(s):
// \Decoder65~0  = (((!r_controller[5] & !r_controller[2])))
// r_controller[5] = DFFEAS(\Decoder65~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(r_controller[4]),
	.datad(r_controller[2]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder65~0 ),
	.regout(r_controller[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[5] .lut_mask = "000f";
defparam \r_controller[5] .operation_mode = "normal";
defparam \r_controller[5] .output_mode = "reg_and_comb";
defparam \r_controller[5] .register_cascade_mode = "off";
defparam \r_controller[5] .sum_lutc_input = "qfbk";
defparam \r_controller[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
cyclone_lcell \r_controller[6] (
// Equation(s):
// \Selector54~0  = (!r_controller[6] & ((\Selector55~1 ) # (r_controller[5] $ (!r_controller[4]))))
// r_controller[6] = DFFEAS(\Selector54~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\Selector55~1 ),
	.datab(r_controller[5]),
	.datac(r_controller[5]),
	.datad(r_controller[4]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector54~0 ),
	.regout(r_controller[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[6] .lut_mask = "0e0b";
defparam \r_controller[6] .operation_mode = "normal";
defparam \r_controller[6] .output_mode = "reg_and_comb";
defparam \r_controller[6] .register_cascade_mode = "off";
defparam \r_controller[6] .sum_lutc_input = "qfbk";
defparam \r_controller[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
cyclone_lcell \r_controller[7] (
// Equation(s):
// \Selector55~4  = (!r_controller[7] & (((\Selector55~3  & \Decoder65~0 )) # (!r_controller[6])))
// r_controller[7] = DFFEAS(\Selector55~4 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\Selector55~3 ),
	.datab(r_controller[6]),
	.datac(r_controller[6]),
	.datad(\Decoder65~0 ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~4 ),
	.regout(r_controller[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[7] .lut_mask = "0b03";
defparam \r_controller[7] .operation_mode = "normal";
defparam \r_controller[7] .output_mode = "reg_and_comb";
defparam \r_controller[7] .register_cascade_mode = "off";
defparam \r_controller[7] .sum_lutc_input = "qfbk";
defparam \r_controller[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
cyclone_lcell \r_controller[0] (
// Equation(s):
// r_controller[0] = DFFEAS((r_controller[7]) # ((!r_controller[6] & (\Decoder65~0  & \Selector55~3 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(r_controller[6]),
	.datab(\Decoder65~0 ),
	.datac(r_controller[7]),
	.datad(\Selector55~3 ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(r_controller[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[0] .lut_mask = "f4f0";
defparam \r_controller[0] .operation_mode = "normal";
defparam \r_controller[0] .output_mode = "reg_only";
defparam \r_controller[0] .register_cascade_mode = "off";
defparam \r_controller[0] .sum_lutc_input = "datac";
defparam \r_controller[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
cyclone_lcell \r_controller[4] (
// Equation(s):
// \Selector55~3  = (!r_controller[3] & (!r_controller[0] & (!r_controller[4] & !r_controller[1])))
// r_controller[4] = DFFEAS(\Selector55~3 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[3]),
	.datab(r_controller[0]),
	.datac(r_controller[3]),
	.datad(r_controller[1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~3 ),
	.regout(r_controller[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[4] .lut_mask = "0001";
defparam \r_controller[4] .operation_mode = "normal";
defparam \r_controller[4] .output_mode = "reg_and_comb";
defparam \r_controller[4] .register_cascade_mode = "off";
defparam \r_controller[4] .sum_lutc_input = "qfbk";
defparam \r_controller[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
cyclone_lcell \r_controller[1] (
// Equation(s):
// \Decoder65~1  = (!r_controller[3] & (!r_controller[4] & (!r_controller[1] & !r_controller[6])))
// r_controller[1] = DFFEAS(\Decoder65~1 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , r_controller[0], , , VCC)

	.clk(\CLK~combout ),
	.dataa(r_controller[3]),
	.datab(r_controller[4]),
	.datac(r_controller[0]),
	.datad(r_controller[6]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder65~1 ),
	.regout(r_controller[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller[1] .lut_mask = "0001";
defparam \r_controller[1] .operation_mode = "normal";
defparam \r_controller[1] .output_mode = "reg_and_comb";
defparam \r_controller[1] .register_cascade_mode = "off";
defparam \r_controller[1] .sum_lutc_input = "qfbk";
defparam \r_controller[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N2
cyclone_lcell \pg|n_rst_d[0] (
// Equation(s):
// \pg|n_rst_d [0] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \N_RST~combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\N_RST~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[0] .lut_mask = "0000";
defparam \pg|n_rst_d[0] .operation_mode = "normal";
defparam \pg|n_rst_d[0] .output_mode = "reg_only";
defparam \pg|n_rst_d[0] .register_cascade_mode = "off";
defparam \pg|n_rst_d[0] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N4
cyclone_lcell \pg|n_rst_d[1] (
// Equation(s):
// \pg|n_rst_d [1] = DFFEAS((((\pg|n_rst_d [0]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pg|n_rst_d [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[1] .lut_mask = "ff00";
defparam \pg|n_rst_d[1] .operation_mode = "normal";
defparam \pg|n_rst_d[1] .output_mode = "reg_only";
defparam \pg|n_rst_d[1] .register_cascade_mode = "off";
defparam \pg|n_rst_d[1] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
cyclone_lcell \pg|n_rst_d[2] (
// Equation(s):
// \pg|n_rst_d [2] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \pg|n_rst_d [1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pg|n_rst_d [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|n_rst_d [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|n_rst_d[2] .lut_mask = "0000";
defparam \pg|n_rst_d[2] .operation_mode = "normal";
defparam \pg|n_rst_d[2] .output_mode = "reg_only";
defparam \pg|n_rst_d[2] .register_cascade_mode = "off";
defparam \pg|n_rst_d[2] .sum_lutc_input = "datac";
defparam \pg|n_rst_d[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N3
cyclone_lcell \pg|phase[1] (
// Equation(s):
// \pg|phase [1] = DFFEAS(((\pg|phase [0] & ((\pg|n_rst_d [2]) # (!\pg|n_rst_d [1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(vcc),
	.datac(\pg|n_rst_d [1]),
	.datad(\pg|phase [0]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[1] .lut_mask = "af00";
defparam \pg|phase[1] .operation_mode = "normal";
defparam \pg|phase[1] .output_mode = "reg_only";
defparam \pg|phase[1] .register_cascade_mode = "off";
defparam \pg|phase[1] .sum_lutc_input = "datac";
defparam \pg|phase[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
cyclone_lcell \pg|phase[2] (
// Equation(s):
// \pg|phase [2] = DFFEAS(((\pg|phase [1] & ((\pg|n_rst_d [2]) # (!\pg|n_rst_d [1])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(vcc),
	.datac(\pg|n_rst_d [1]),
	.datad(\pg|phase [1]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[2] .lut_mask = "af00";
defparam \pg|phase[2] .operation_mode = "normal";
defparam \pg|phase[2] .output_mode = "reg_only";
defparam \pg|phase[2] .register_cascade_mode = "off";
defparam \pg|phase[2] .sum_lutc_input = "datac";
defparam \pg|phase[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
cyclone_lcell \pg|phase[3] (
// Equation(s):
// \pg|phase [3] = DFFEAS((\pg|phase [2] & (((\pg|n_rst_d [2])) # (!\pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|phase [2]),
	.datab(\pg|n_rst_d [1]),
	.datac(\pg|n_rst_d [2]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[3] .lut_mask = "a2a2";
defparam \pg|phase[3] .operation_mode = "normal";
defparam \pg|phase[3] .output_mode = "reg_only";
defparam \pg|phase[3] .register_cascade_mode = "off";
defparam \pg|phase[3] .sum_lutc_input = "datac";
defparam \pg|phase[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
cyclone_lcell \pg|phase[4] (
// Equation(s):
// \pg|phase [4] = DFFEAS((\pg|phase [3] & (((\pg|n_rst_d [2])) # (!\pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|phase [3]),
	.datab(\pg|n_rst_d [1]),
	.datac(\pg|n_rst_d [2]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[4] .lut_mask = "a2a2";
defparam \pg|phase[4] .operation_mode = "normal";
defparam \pg|phase[4] .output_mode = "reg_only";
defparam \pg|phase[4] .register_cascade_mode = "off";
defparam \pg|phase[4] .sum_lutc_input = "datac";
defparam \pg|phase[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N2
cyclone_lcell \pg|phase[0] (
// Equation(s):
// \pg|phase [0] = DFFEAS(((\pg|phase [4]) # ((!\pg|n_rst_d [2] & \pg|n_rst_d [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|n_rst_d [2]),
	.datab(vcc),
	.datac(\pg|n_rst_d [1]),
	.datad(\pg|phase [4]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pg|phase [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pg|phase[0] .lut_mask = "ff50";
defparam \pg|phase[0] .operation_mode = "normal";
defparam \pg|phase[0] .output_mode = "reg_only";
defparam \pg|phase[0] .register_cascade_mode = "off";
defparam \pg|phase[0] .sum_lutc_input = "datac";
defparam \pg|phase[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
cyclone_lcell \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ((!\pg|phase [4] & (!\pg|phase [2] & !\pg|phase [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pg|phase [4]),
	.datac(\pg|phase [2]),
	.datad(\pg|phase [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = "0003";
defparam \Decoder0~0 .operation_mode = "normal";
defparam \Decoder0~0 .output_mode = "comb_only";
defparam \Decoder0~0 .register_cascade_mode = "off";
defparam \Decoder0~0 .sum_lutc_input = "datac";
defparam \Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
cyclone_lcell \ir[16] (
// Equation(s):
// ir[16] = DFFEAS((ir[16]) # ((!\pg|phase [0] & (\Decoder0~0_combout  & !\pg|phase [1]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , , , , , )

	.clk(\CLK~combout ),
	.dataa(\pg|phase [0]),
	.datab(\Decoder0~0_combout ),
	.datac(\pg|phase [1]),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(ir[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir[16] .lut_mask = "ff04";
defparam \ir[16] .operation_mode = "normal";
defparam \ir[16] .output_mode = "reg_only";
defparam \ir[16] .register_cascade_mode = "off";
defparam \ir[16] .sum_lutc_input = "datac";
defparam \ir[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
cyclone_lcell \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ((!\pg|phase [1] & (\pg|phase [0] & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pg|phase [1]),
	.datac(\pg|phase [0]),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = "3000";
defparam \Decoder0~2 .operation_mode = "normal";
defparam \Decoder0~2 .output_mode = "comb_only";
defparam \Decoder0~2 .register_cascade_mode = "off";
defparam \Decoder0~2 .sum_lutc_input = "datac";
defparam \Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
cyclone_lcell \sr[1] (
// Equation(s):
// sr[1] = DFFEAS((((!ir[16] & \register|rf[0][1]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[1] .lut_mask = "0f00";
defparam \sr[1] .operation_mode = "normal";
defparam \sr[1] .output_mode = "reg_only";
defparam \sr[1] .register_cascade_mode = "off";
defparam \sr[1] .sum_lutc_input = "datac";
defparam \sr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
cyclone_lcell \tr[1] (
// Equation(s):
// tr[1] = DFFEAS((((\register|rf[0][1]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[1] .lut_mask = "ff00";
defparam \tr[1] .operation_mode = "normal";
defparam \tr[1] .output_mode = "reg_only";
defparam \tr[1] .register_cascade_mode = "off";
defparam \tr[1] .sum_lutc_input = "datac";
defparam \tr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
cyclone_lcell \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ((\pg|phase [1] & (!\pg|phase [0] & \Decoder0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pg|phase [1]),
	.datac(\pg|phase [0]),
	.datad(\Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = "0c00";
defparam \Decoder0~1 .operation_mode = "normal";
defparam \Decoder0~1 .output_mode = "comb_only";
defparam \Decoder0~1 .register_cascade_mode = "off";
defparam \Decoder0~1 .sum_lutc_input = "datac";
defparam \Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
cyclone_lcell \tr[0] (
// Equation(s):
// tr[0] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][0]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][0]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[0] .lut_mask = "0000";
defparam \tr[0] .operation_mode = "normal";
defparam \tr[0] .output_mode = "reg_only";
defparam \tr[0] .register_cascade_mode = "off";
defparam \tr[0] .sum_lutc_input = "datac";
defparam \tr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
cyclone_lcell \sr[0] (
// Equation(s):
// sr[0] = DFFEAS(((ir[16]) # ((\register|rf[0][0]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(\register|rf[0][0]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[0] .lut_mask = "fcfc";
defparam \sr[0] .operation_mode = "normal";
defparam \sr[0] .output_mode = "reg_only";
defparam \sr[0] .register_cascade_mode = "off";
defparam \sr[0] .sum_lutc_input = "datac";
defparam \sr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
cyclone_lcell \dr[0] (
// Equation(s):
// dr[0] = DFFEAS(tr[0] $ ((sr[0])), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[0]~1  = CARRY((tr[0] & (sr[0])))

	.clk(\CLK~combout ),
	.dataa(tr[0]),
	.datab(sr[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[0]),
	.cout(\dr[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[0] .lut_mask = "6688";
defparam \dr[0] .operation_mode = "arithmetic";
defparam \dr[0] .output_mode = "reg_only";
defparam \dr[0] .register_cascade_mode = "off";
defparam \dr[0] .sum_lutc_input = "datac";
defparam \dr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
cyclone_lcell \dr[1] (
// Equation(s):
// dr[1] = DFFEAS(sr[1] $ (tr[1] $ ((\dr[0]~1 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[1]~3  = CARRY((sr[1] & (!tr[1] & !\dr[0]~1 )) # (!sr[1] & ((!\dr[0]~1 ) # (!tr[1]))))
// \dr[1]~3COUT1_90  = CARRY((sr[1] & (!tr[1] & !\dr[0]~1 )) # (!sr[1] & ((!\dr[0]~1 ) # (!tr[1]))))

	.clk(\CLK~combout ),
	.dataa(sr[1]),
	.datab(tr[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[1]),
	.cout(),
	.cout0(\dr[1]~3 ),
	.cout1(\dr[1]~3COUT1_90 ));
// synopsys translate_off
defparam \dr[1] .cin_used = "true";
defparam \dr[1] .lut_mask = "9617";
defparam \dr[1] .operation_mode = "arithmetic";
defparam \dr[1] .output_mode = "reg_only";
defparam \dr[1] .register_cascade_mode = "off";
defparam \dr[1] .sum_lutc_input = "cin";
defparam \dr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
cyclone_lcell \register|rf[0][1] (
// Equation(s):
// \WideOr54~0  = (\register|rf[0][2]~regout  & ((\register|rf[0][3]~regout  & (!E1_rf[0][1])) # (!\register|rf[0][3]~regout  & (E1_rf[0][1] & \register|rf[0][0]~regout )))) # (!\register|rf[0][2]~regout  & (!\register|rf[0][3]~regout  & ((E1_rf[0][1]) # 
// (\register|rf[0][0]~regout ))))
// \register|rf[0][1]~regout  = DFFEAS(\WideOr54~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[1], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(dr[1]),
	.datad(\register|rf[0][0]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr54~0 ),
	.regout(\register|rf[0][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][1] .lut_mask = "3918";
defparam \register|rf[0][1] .operation_mode = "normal";
defparam \register|rf[0][1] .output_mode = "reg_and_comb";
defparam \register|rf[0][1] .register_cascade_mode = "off";
defparam \register|rf[0][1] .sum_lutc_input = "qfbk";
defparam \register|rf[0][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
cyclone_lcell \sr[3] (
// Equation(s):
// sr[3] = DFFEAS((((\register|rf[0][3]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][3]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[3] .lut_mask = "00f0";
defparam \sr[3] .operation_mode = "normal";
defparam \sr[3] .output_mode = "reg_only";
defparam \sr[3] .register_cascade_mode = "off";
defparam \sr[3] .sum_lutc_input = "datac";
defparam \sr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
cyclone_lcell \tr[3] (
// Equation(s):
// tr[3] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][3]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][3]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[3] .lut_mask = "0000";
defparam \tr[3] .operation_mode = "normal";
defparam \tr[3] .output_mode = "reg_only";
defparam \tr[3] .register_cascade_mode = "off";
defparam \tr[3] .sum_lutc_input = "datac";
defparam \tr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N6
cyclone_lcell \tr[2] (
// Equation(s):
// tr[2] = DFFEAS((((\register|rf[0][2]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][2]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[2] .lut_mask = "ff00";
defparam \tr[2] .operation_mode = "normal";
defparam \tr[2] .output_mode = "reg_only";
defparam \tr[2] .register_cascade_mode = "off";
defparam \tr[2] .sum_lutc_input = "datac";
defparam \tr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
cyclone_lcell \sr[2] (
// Equation(s):
// sr[2] = DFFEAS((((!ir[16] & \register|rf[0][2]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][2]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[2] .lut_mask = "0f00";
defparam \sr[2] .operation_mode = "normal";
defparam \sr[2] .output_mode = "reg_only";
defparam \sr[2] .register_cascade_mode = "off";
defparam \sr[2] .sum_lutc_input = "datac";
defparam \sr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
cyclone_lcell \dr[2] (
// Equation(s):
// dr[2] = DFFEAS(tr[2] $ (sr[2] $ ((!(!\dr[0]~1  & \dr[1]~3 ) # (\dr[0]~1  & \dr[1]~3COUT1_90 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[2]~5  = CARRY((tr[2] & ((sr[2]) # (!\dr[1]~3 ))) # (!tr[2] & (sr[2] & !\dr[1]~3 )))
// \dr[2]~5COUT1_92  = CARRY((tr[2] & ((sr[2]) # (!\dr[1]~3COUT1_90 ))) # (!tr[2] & (sr[2] & !\dr[1]~3COUT1_90 )))

	.clk(\CLK~combout ),
	.dataa(tr[2]),
	.datab(sr[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[0]~1 ),
	.cin0(\dr[1]~3 ),
	.cin1(\dr[1]~3COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[2]),
	.cout(),
	.cout0(\dr[2]~5 ),
	.cout1(\dr[2]~5COUT1_92 ));
// synopsys translate_off
defparam \dr[2] .cin0_used = "true";
defparam \dr[2] .cin1_used = "true";
defparam \dr[2] .cin_used = "true";
defparam \dr[2] .lut_mask = "698e";
defparam \dr[2] .operation_mode = "arithmetic";
defparam \dr[2] .output_mode = "reg_only";
defparam \dr[2] .register_cascade_mode = "off";
defparam \dr[2] .sum_lutc_input = "cin";
defparam \dr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
cyclone_lcell \dr[3] (
// Equation(s):
// dr[3] = DFFEAS(sr[3] $ (tr[3] $ (((!\dr[0]~1  & \dr[2]~5 ) # (\dr[0]~1  & \dr[2]~5COUT1_92 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[3]~7  = CARRY((sr[3] & (!tr[3] & !\dr[2]~5 )) # (!sr[3] & ((!\dr[2]~5 ) # (!tr[3]))))
// \dr[3]~7COUT1_94  = CARRY((sr[3] & (!tr[3] & !\dr[2]~5COUT1_92 )) # (!sr[3] & ((!\dr[2]~5COUT1_92 ) # (!tr[3]))))

	.clk(\CLK~combout ),
	.dataa(sr[3]),
	.datab(tr[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[0]~1 ),
	.cin0(\dr[2]~5 ),
	.cin1(\dr[2]~5COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[3]),
	.cout(),
	.cout0(\dr[3]~7 ),
	.cout1(\dr[3]~7COUT1_94 ));
// synopsys translate_off
defparam \dr[3] .cin0_used = "true";
defparam \dr[3] .cin1_used = "true";
defparam \dr[3] .cin_used = "true";
defparam \dr[3] .lut_mask = "9617";
defparam \dr[3] .operation_mode = "arithmetic";
defparam \dr[3] .output_mode = "reg_only";
defparam \dr[3] .register_cascade_mode = "off";
defparam \dr[3] .sum_lutc_input = "cin";
defparam \dr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
cyclone_lcell \register|rf[0][3] (
// Equation(s):
// \WideOr52~0  = (\register|rf[0][1]~regout  & ((\register|rf[0][2]~regout  & ((\register|rf[0][0]~regout ))) # (!\register|rf[0][2]~regout  & (E1_rf[0][3] & !\register|rf[0][0]~regout )))) # (!\register|rf[0][1]~regout  & (!E1_rf[0][3] & 
// (\register|rf[0][2]~regout  $ (\register|rf[0][0]~regout ))))
// \register|rf[0][3]~regout  = DFFEAS(\WideOr52~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[3], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][1]~regout ),
	.datac(dr[3]),
	.datad(\register|rf[0][0]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr52~0 ),
	.regout(\register|rf[0][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][3] .lut_mask = "8942";
defparam \register|rf[0][3] .operation_mode = "normal";
defparam \register|rf[0][3] .output_mode = "reg_and_comb";
defparam \register|rf[0][3] .register_cascade_mode = "off";
defparam \register|rf[0][3] .sum_lutc_input = "qfbk";
defparam \register|rf[0][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
cyclone_lcell \register|rf[0][0] (
// Equation(s):
// \WideOr55~0  = (\register|rf[0][3]~regout ) # ((\register|rf[0][2]~regout  & ((!\register|rf[0][1]~regout ) # (!E1_rf[0][0]))) # (!\register|rf[0][2]~regout  & ((\register|rf[0][1]~regout ))))
// \register|rf[0][0]~regout  = DFFEAS(\WideOr55~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[0], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][2]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(dr[0]),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr55~0 ),
	.regout(\register|rf[0][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][0] .lut_mask = "dfee";
defparam \register|rf[0][0] .operation_mode = "normal";
defparam \register|rf[0][0] .output_mode = "reg_and_comb";
defparam \register|rf[0][0] .register_cascade_mode = "off";
defparam \register|rf[0][0] .sum_lutc_input = "qfbk";
defparam \register|rf[0][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
cyclone_lcell \register|rf[0][2] (
// Equation(s):
// \WideOr53~0  = (\register|rf[0][1]~regout  & (\register|rf[0][0]~regout  & (!\register|rf[0][3]~regout ))) # (!\register|rf[0][1]~regout  & ((E1_rf[0][2] & ((!\register|rf[0][3]~regout ))) # (!E1_rf[0][2] & (\register|rf[0][0]~regout ))))
// \register|rf[0][2]~regout  = DFFEAS(\WideOr53~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[2], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][0]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(dr[2]),
	.datad(\register|rf[0][1]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr53~0 ),
	.regout(\register|rf[0][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][2] .lut_mask = "223a";
defparam \register|rf[0][2] .operation_mode = "normal";
defparam \register|rf[0][2] .output_mode = "reg_and_comb";
defparam \register|rf[0][2] .register_cascade_mode = "off";
defparam \register|rf[0][2] .sum_lutc_input = "qfbk";
defparam \register|rf[0][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
cyclone_lcell \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ((\Selector55~0  & (!r_controller[5] & !r_controller[4]))) # (!\Selector54~0 )

	.clk(gnd),
	.dataa(\Selector55~0 ),
	.datab(r_controller[5]),
	.datac(r_controller[4]),
	.datad(\Selector54~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector55~2 .lut_mask = "02ff";
defparam \Selector55~2 .operation_mode = "normal";
defparam \Selector55~2 .output_mode = "comb_only";
defparam \Selector55~2 .register_cascade_mode = "off";
defparam \Selector55~2 .sum_lutc_input = "datac";
defparam \Selector55~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
cyclone_lcell \Decoder65~2 (
// Equation(s):
// \Decoder65~2_combout  = (!r_controller[7] & (r_controller[0] & (\Decoder65~0  & \Decoder65~1 )))

	.clk(gnd),
	.dataa(r_controller[7]),
	.datab(r_controller[0]),
	.datac(\Decoder65~0 ),
	.datad(\Decoder65~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder65~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder65~2 .lut_mask = "4000";
defparam \Decoder65~2 .operation_mode = "normal";
defparam \Decoder65~2 .output_mode = "comb_only";
defparam \Decoder65~2 .register_cascade_mode = "off";
defparam \Decoder65~2 .sum_lutc_input = "datac";
defparam \Decoder65~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
cyclone_lcell \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = (\Decoder65~2_combout  & (((\WideOr55~0 )))) # (!\Decoder65~2_combout  & (\Selector55~4  & ((\Selector55~2_combout ))))

	.clk(gnd),
	.dataa(\Selector55~4 ),
	.datab(\WideOr55~0 ),
	.datac(\Selector55~2_combout ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector55~5 .lut_mask = "cca0";
defparam \Selector55~5 .operation_mode = "normal";
defparam \Selector55~5 .output_mode = "comb_only";
defparam \Selector55~5 .register_cascade_mode = "off";
defparam \Selector55~5 .sum_lutc_input = "datac";
defparam \Selector55~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
cyclone_lcell \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = (\Decoder65~2_combout  & (((!\WideOr54~0 )))) # (!\Decoder65~2_combout  & (\Selector55~4  & (!\Selector54~0 )))

	.clk(gnd),
	.dataa(\Selector55~4 ),
	.datab(\Selector54~0 ),
	.datac(\WideOr54~0 ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector54~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector54~1 .lut_mask = "0f22";
defparam \Selector54~1 .operation_mode = "normal";
defparam \Selector54~1 .output_mode = "comb_only";
defparam \Selector54~1 .register_cascade_mode = "off";
defparam \Selector54~1 .sum_lutc_input = "datac";
defparam \Selector54~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
cyclone_lcell \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = (!r_controller[5] & (!r_controller[7] & (r_controller[6] $ (r_controller[2]))))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(r_controller[5]),
	.datac(r_controller[7]),
	.datad(r_controller[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector55~6 .lut_mask = "0102";
defparam \Selector55~6 .operation_mode = "normal";
defparam \Selector55~6 .output_mode = "comb_only";
defparam \Selector55~6 .register_cascade_mode = "off";
defparam \Selector55~6 .sum_lutc_input = "datac";
defparam \Selector55~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
cyclone_lcell \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\Decoder65~2_combout  & (((\Selector55~6_combout  & \Selector55~3 )) # (!\WideOr53~0 ))) # (!\Decoder65~2_combout  & (((\Selector55~6_combout  & \Selector55~3 ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\WideOr53~0 ),
	.datac(\Selector55~6_combout ),
	.datad(\Selector55~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = "f222";
defparam \Selector53~0 .operation_mode = "normal";
defparam \Selector53~0 .output_mode = "comb_only";
defparam \Selector53~0 .register_cascade_mode = "off";
defparam \Selector53~0 .sum_lutc_input = "datac";
defparam \Selector53~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
cyclone_lcell \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (r_controller[4]) # ((r_controller[5] & (\Selector55~1 )) # (!r_controller[5] & ((!\Selector55~0 ))))

	.clk(gnd),
	.dataa(\Selector55~1 ),
	.datab(r_controller[5]),
	.datac(r_controller[4]),
	.datad(\Selector55~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = "f8fb";
defparam \Selector52~0 .operation_mode = "normal";
defparam \Selector52~0 .output_mode = "comb_only";
defparam \Selector52~0 .register_cascade_mode = "off";
defparam \Selector52~0 .sum_lutc_input = "datac";
defparam \Selector52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
cyclone_lcell \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = (\Selector55~4  & ((r_controller[6]) # ((!\Decoder65~2_combout  & !\Selector52~0_combout ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(r_controller[6]),
	.datac(\Selector55~4 ),
	.datad(\Selector52~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector52~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector52~1 .lut_mask = "c0d0";
defparam \Selector52~1 .operation_mode = "normal";
defparam \Selector52~1 .output_mode = "comb_only";
defparam \Selector52~1 .register_cascade_mode = "off";
defparam \Selector52~1 .sum_lutc_input = "datac";
defparam \Selector52~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
cyclone_lcell \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ((\Selector52~1_combout ) # ((\Decoder65~2_combout  & !\WideOr52~0 )))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\WideOr52~0 ),
	.datac(vcc),
	.datad(\Selector52~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector52~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector52~2 .lut_mask = "ff22";
defparam \Selector52~2 .operation_mode = "normal";
defparam \Selector52~2 .output_mode = "comb_only";
defparam \Selector52~2 .register_cascade_mode = "off";
defparam \Selector52~2 .sum_lutc_input = "datac";
defparam \Selector52~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
cyclone_lcell \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = (!r_controller[0] & (!r_controller[2] & (r_controller[1] $ (r_controller[3]))))

	.clk(gnd),
	.dataa(r_controller[1]),
	.datab(r_controller[0]),
	.datac(r_controller[3]),
	.datad(r_controller[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~3 .lut_mask = "0012";
defparam \Selector51~3 .operation_mode = "normal";
defparam \Selector51~3 .output_mode = "comb_only";
defparam \Selector51~3 .register_cascade_mode = "off";
defparam \Selector51~3 .sum_lutc_input = "datac";
defparam \Selector51~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
cyclone_lcell \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = (r_controller[4] & (!\Selector55~1  & (!r_controller[5]))) # (!r_controller[4] & ((r_controller[5] & (!\Selector55~1 )) # (!r_controller[5] & ((\Selector51~3_combout )))))

	.clk(gnd),
	.dataa(\Selector55~1 ),
	.datab(r_controller[4]),
	.datac(r_controller[5]),
	.datad(\Selector51~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~4 .lut_mask = "1714";
defparam \Selector51~4 .operation_mode = "normal";
defparam \Selector51~4 .output_mode = "comb_only";
defparam \Selector51~4 .register_cascade_mode = "off";
defparam \Selector51~4 .sum_lutc_input = "datac";
defparam \Selector51~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
cyclone_lcell \r_controller~3 (
// Equation(s):
// \r_controller~3_combout  = ((\Selector55~3  & (!r_controller[5] & !r_controller[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector55~3 ),
	.datac(r_controller[5]),
	.datad(r_controller[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\r_controller~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \r_controller~3 .lut_mask = "000c";
defparam \r_controller~3 .operation_mode = "normal";
defparam \r_controller~3 .output_mode = "comb_only";
defparam \r_controller~3 .register_cascade_mode = "off";
defparam \r_controller~3 .sum_lutc_input = "datac";
defparam \r_controller~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
cyclone_lcell \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = (r_controller[6] & (((!r_controller[7] & \r_controller~3_combout )))) # (!r_controller[6] & ((r_controller[7] & ((\r_controller~3_combout ))) # (!r_controller[7] & (\Selector51~4_combout ))))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(\Selector51~4_combout ),
	.datac(r_controller[7]),
	.datad(\r_controller~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~5 .lut_mask = "5e04";
defparam \Selector51~5 .operation_mode = "normal";
defparam \Selector51~5 .output_mode = "comb_only";
defparam \Selector51~5 .register_cascade_mode = "off";
defparam \Selector51~5 .sum_lutc_input = "datac";
defparam \Selector51~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
cyclone_lcell \WideOr51~0 (
// Equation(s):
// \WideOr51~0_combout  = (\register|rf[0][3]~regout  & (\register|rf[0][2]~regout  & ((\register|rf[0][1]~regout ) # (!\register|rf[0][0]~regout )))) # (!\register|rf[0][3]~regout  & (\register|rf[0][1]~regout  & (!\register|rf[0][0]~regout  & 
// !\register|rf[0][2]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][1]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(\register|rf[0][0]~regout ),
	.datad(\register|rf[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr51~0 .lut_mask = "8c02";
defparam \WideOr51~0 .operation_mode = "normal";
defparam \WideOr51~0 .output_mode = "comb_only";
defparam \WideOr51~0 .register_cascade_mode = "off";
defparam \WideOr51~0 .sum_lutc_input = "datac";
defparam \WideOr51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
cyclone_lcell \Selector51~6 (
// Equation(s):
// \Selector51~6_combout  = (\Decoder65~2_combout  & (((!\WideOr51~0_combout )))) # (!\Decoder65~2_combout  & (((\Selector51~5_combout ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(vcc),
	.datac(\Selector51~5_combout ),
	.datad(\WideOr51~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~6 .lut_mask = "50fa";
defparam \Selector51~6 .operation_mode = "normal";
defparam \Selector51~6 .output_mode = "comb_only";
defparam \Selector51~6 .register_cascade_mode = "off";
defparam \Selector51~6 .sum_lutc_input = "datac";
defparam \Selector51~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
cyclone_lcell \WideOr50~0 (
// Equation(s):
// \WideOr50~0_combout  = (\register|rf[0][1]~regout  & ((\register|rf[0][0]~regout  & (\register|rf[0][3]~regout )) # (!\register|rf[0][0]~regout  & ((\register|rf[0][2]~regout ))))) # (!\register|rf[0][1]~regout  & (\register|rf[0][2]~regout  & 
// (\register|rf[0][3]~regout  $ (\register|rf[0][0]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][1]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(\register|rf[0][0]~regout ),
	.datad(\register|rf[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr50~0 .lut_mask = "9e80";
defparam \WideOr50~0 .operation_mode = "normal";
defparam \WideOr50~0 .output_mode = "comb_only";
defparam \WideOr50~0 .register_cascade_mode = "off";
defparam \WideOr50~0 .sum_lutc_input = "datac";
defparam \WideOr50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
cyclone_lcell \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (!r_controller[6] & (((\Selector55~3  & \Decoder65~0 )) # (!r_controller[7])))

	.clk(gnd),
	.dataa(\Selector55~3 ),
	.datab(\Decoder65~0 ),
	.datac(r_controller[6]),
	.datad(r_controller[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = "080f";
defparam \Selector50~0 .operation_mode = "normal";
defparam \Selector50~0 .output_mode = "comb_only";
defparam \Selector50~0 .register_cascade_mode = "off";
defparam \Selector50~0 .sum_lutc_input = "datac";
defparam \Selector50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
cyclone_lcell \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = (r_controller[2] & ((r_controller[1]) # ((r_controller[4]) # (r_controller[3])))) # (!r_controller[2] & ((r_controller[1] & ((r_controller[4]) # (r_controller[3]))) # (!r_controller[1] & (r_controller[4] $ (!r_controller[3])))))

	.clk(gnd),
	.dataa(r_controller[2]),
	.datab(r_controller[1]),
	.datac(r_controller[4]),
	.datad(r_controller[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~1 .lut_mask = "fee9";
defparam \Selector50~1 .operation_mode = "normal";
defparam \Selector50~1 .output_mode = "comb_only";
defparam \Selector50~1 .register_cascade_mode = "off";
defparam \Selector50~1 .sum_lutc_input = "datac";
defparam \Selector50~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
cyclone_lcell \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = (!r_controller[7] & ((r_controller[5]) # ((\Selector50~1_combout ) # (r_controller[0]))))

	.clk(gnd),
	.dataa(r_controller[5]),
	.datab(\Selector50~1_combout ),
	.datac(r_controller[7]),
	.datad(r_controller[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~2 .lut_mask = "0f0e";
defparam \Selector50~2 .operation_mode = "normal";
defparam \Selector50~2 .output_mode = "comb_only";
defparam \Selector50~2 .register_cascade_mode = "off";
defparam \Selector50~2 .sum_lutc_input = "datac";
defparam \Selector50~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
cyclone_lcell \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = (\Decoder65~2_combout  & (!\WideOr50~0_combout )) # (!\Decoder65~2_combout  & (((\Selector50~0_combout  & !\Selector50~2_combout ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\WideOr50~0_combout ),
	.datac(\Selector50~0_combout ),
	.datad(\Selector50~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~3 .lut_mask = "2272";
defparam \Selector50~3 .operation_mode = "normal";
defparam \Selector50~3 .output_mode = "comb_only";
defparam \Selector50~3 .register_cascade_mode = "off";
defparam \Selector50~3 .sum_lutc_input = "datac";
defparam \Selector50~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
cyclone_lcell \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = r_controller[6] $ ((((r_controller[7]))))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(vcc),
	.datac(r_controller[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~2 .lut_mask = "5a5a";
defparam \Selector51~2 .operation_mode = "normal";
defparam \Selector51~2 .output_mode = "comb_only";
defparam \Selector51~2 .register_cascade_mode = "off";
defparam \Selector51~2 .sum_lutc_input = "datac";
defparam \Selector51~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
cyclone_lcell \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = (!\Decoder65~2_combout  & ((\Selector51~2_combout  & (!\r_controller~3_combout )) # (!\Selector51~2_combout  & ((\Selector52~0_combout )))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\r_controller~3_combout ),
	.datac(\Selector51~2_combout ),
	.datad(\Selector52~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector49~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector49~1 .lut_mask = "1510";
defparam \Selector49~1 .operation_mode = "normal";
defparam \Selector49~1 .output_mode = "comb_only";
defparam \Selector49~1 .register_cascade_mode = "off";
defparam \Selector49~1 .sum_lutc_input = "datac";
defparam \Selector49~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
cyclone_lcell \WideOr49~0 (
// Equation(s):
// \WideOr49~0_combout  = (\register|rf[0][1]~regout  & (\register|rf[0][3]~regout  & (\register|rf[0][0]~regout  & !\register|rf[0][2]~regout ))) # (!\register|rf[0][1]~regout  & (\register|rf[0][2]~regout  $ (((!\register|rf[0][3]~regout  & 
// \register|rf[0][0]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][1]~regout ),
	.datab(\register|rf[0][3]~regout ),
	.datac(\register|rf[0][0]~regout ),
	.datad(\register|rf[0][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr49~0 .lut_mask = "4590";
defparam \WideOr49~0 .operation_mode = "normal";
defparam \WideOr49~0 .output_mode = "comb_only";
defparam \WideOr49~0 .register_cascade_mode = "off";
defparam \WideOr49~0 .sum_lutc_input = "datac";
defparam \WideOr49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N1
cyclone_lcell \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (((r_controller[7] & r_controller[6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(r_controller[7]),
	.datad(r_controller[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = "f000";
defparam \Selector49~0 .operation_mode = "normal";
defparam \Selector49~0 .output_mode = "comb_only";
defparam \Selector49~0 .register_cascade_mode = "off";
defparam \Selector49~0 .sum_lutc_input = "datac";
defparam \Selector49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N2
cyclone_lcell \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = (\Selector49~1_combout ) # ((\Selector49~0_combout ) # ((\Decoder65~2_combout  & \WideOr49~0_combout )))

	.clk(gnd),
	.dataa(\Selector49~1_combout ),
	.datab(\Decoder65~2_combout ),
	.datac(\WideOr49~0_combout ),
	.datad(\Selector49~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector49~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector49~2 .lut_mask = "ffea";
defparam \Selector49~2 .operation_mode = "normal";
defparam \Selector49~2 .output_mode = "comb_only";
defparam \Selector49~2 .register_cascade_mode = "off";
defparam \Selector49~2 .sum_lutc_input = "datac";
defparam \Selector49~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
cyclone_lcell \tr[6] (
// Equation(s):
// tr[6] = DFFEAS((((\register|rf[0][6]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[6] .lut_mask = "ff00";
defparam \tr[6] .operation_mode = "normal";
defparam \tr[6] .output_mode = "reg_only";
defparam \tr[6] .register_cascade_mode = "off";
defparam \tr[6] .sum_lutc_input = "datac";
defparam \tr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
cyclone_lcell \sr[6] (
// Equation(s):
// sr[6] = DFFEAS((!ir[16] & (((\register|rf[0][6]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[6] .lut_mask = "5500";
defparam \sr[6] .operation_mode = "normal";
defparam \sr[6] .output_mode = "reg_only";
defparam \sr[6] .register_cascade_mode = "off";
defparam \sr[6] .sum_lutc_input = "datac";
defparam \sr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
cyclone_lcell \sr[5] (
// Equation(s):
// sr[5] = DFFEAS((!ir[16] & (((\register|rf[0][5]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][5]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[5] .lut_mask = "5500";
defparam \sr[5] .operation_mode = "normal";
defparam \sr[5] .output_mode = "reg_only";
defparam \sr[5] .register_cascade_mode = "off";
defparam \sr[5] .sum_lutc_input = "datac";
defparam \sr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
cyclone_lcell \tr[5] (
// Equation(s):
// tr[5] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][5]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][5]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[5] .lut_mask = "0000";
defparam \tr[5] .operation_mode = "normal";
defparam \tr[5] .output_mode = "reg_only";
defparam \tr[5] .register_cascade_mode = "off";
defparam \tr[5] .sum_lutc_input = "datac";
defparam \tr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N3
cyclone_lcell \sr[4] (
// Equation(s):
// sr[4] = DFFEAS(((\register|rf[0][4]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][4]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[4] .lut_mask = "00cc";
defparam \sr[4] .operation_mode = "normal";
defparam \sr[4] .output_mode = "reg_only";
defparam \sr[4] .register_cascade_mode = "off";
defparam \sr[4] .sum_lutc_input = "datac";
defparam \sr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
cyclone_lcell \tr[4] (
// Equation(s):
// tr[4] = DFFEAS((((\register|rf[0][4]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][4]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[4] .lut_mask = "ff00";
defparam \tr[4] .operation_mode = "normal";
defparam \tr[4] .output_mode = "reg_only";
defparam \tr[4] .register_cascade_mode = "off";
defparam \tr[4] .sum_lutc_input = "datac";
defparam \tr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
cyclone_lcell \dr[4] (
// Equation(s):
// dr[4] = DFFEAS(sr[4] $ (tr[4] $ ((!(!\dr[0]~1  & \dr[3]~7 ) # (\dr[0]~1  & \dr[3]~7COUT1_94 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[4]~15  = CARRY((sr[4] & ((tr[4]) # (!\dr[3]~7 ))) # (!sr[4] & (tr[4] & !\dr[3]~7 )))
// \dr[4]~15COUT1_96  = CARRY((sr[4] & ((tr[4]) # (!\dr[3]~7COUT1_94 ))) # (!sr[4] & (tr[4] & !\dr[3]~7COUT1_94 )))

	.clk(\CLK~combout ),
	.dataa(sr[4]),
	.datab(tr[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[0]~1 ),
	.cin0(\dr[3]~7 ),
	.cin1(\dr[3]~7COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[4]),
	.cout(),
	.cout0(\dr[4]~15 ),
	.cout1(\dr[4]~15COUT1_96 ));
// synopsys translate_off
defparam \dr[4] .cin0_used = "true";
defparam \dr[4] .cin1_used = "true";
defparam \dr[4] .cin_used = "true";
defparam \dr[4] .lut_mask = "698e";
defparam \dr[4] .operation_mode = "arithmetic";
defparam \dr[4] .output_mode = "reg_only";
defparam \dr[4] .register_cascade_mode = "off";
defparam \dr[4] .sum_lutc_input = "cin";
defparam \dr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
cyclone_lcell \dr[5] (
// Equation(s):
// dr[5] = DFFEAS(sr[5] $ (tr[5] $ (((!\dr[0]~1  & \dr[4]~15 ) # (\dr[0]~1  & \dr[4]~15COUT1_96 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[5]~13  = CARRY((sr[5] & (!tr[5] & !\dr[4]~15COUT1_96 )) # (!sr[5] & ((!\dr[4]~15COUT1_96 ) # (!tr[5]))))

	.clk(\CLK~combout ),
	.dataa(sr[5]),
	.datab(tr[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[0]~1 ),
	.cin0(\dr[4]~15 ),
	.cin1(\dr[4]~15COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[5]),
	.cout(\dr[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[5] .cin0_used = "true";
defparam \dr[5] .cin1_used = "true";
defparam \dr[5] .cin_used = "true";
defparam \dr[5] .lut_mask = "9617";
defparam \dr[5] .operation_mode = "arithmetic";
defparam \dr[5] .output_mode = "reg_only";
defparam \dr[5] .register_cascade_mode = "off";
defparam \dr[5] .sum_lutc_input = "cin";
defparam \dr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
cyclone_lcell \dr[6] (
// Equation(s):
// dr[6] = DFFEAS(tr[6] $ (sr[6] $ ((!\dr[5]~13 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[6]~11  = CARRY((tr[6] & ((sr[6]) # (!\dr[5]~13 ))) # (!tr[6] & (sr[6] & !\dr[5]~13 )))
// \dr[6]~11COUT1_98  = CARRY((tr[6] & ((sr[6]) # (!\dr[5]~13 ))) # (!tr[6] & (sr[6] & !\dr[5]~13 )))

	.clk(\CLK~combout ),
	.dataa(tr[6]),
	.datab(sr[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[6]),
	.cout(),
	.cout0(\dr[6]~11 ),
	.cout1(\dr[6]~11COUT1_98 ));
// synopsys translate_off
defparam \dr[6] .cin_used = "true";
defparam \dr[6] .lut_mask = "698e";
defparam \dr[6] .operation_mode = "arithmetic";
defparam \dr[6] .output_mode = "reg_only";
defparam \dr[6] .register_cascade_mode = "off";
defparam \dr[6] .sum_lutc_input = "cin";
defparam \dr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
cyclone_lcell \tr[7] (
// Equation(s):
// tr[7] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][7]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][7]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[7] .lut_mask = "0000";
defparam \tr[7] .operation_mode = "normal";
defparam \tr[7] .output_mode = "reg_only";
defparam \tr[7] .register_cascade_mode = "off";
defparam \tr[7] .sum_lutc_input = "datac";
defparam \tr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
cyclone_lcell \sr[7] (
// Equation(s):
// sr[7] = DFFEAS(((!ir[16] & (\register|rf[0][7]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(\register|rf[0][7]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[7] .lut_mask = "3030";
defparam \sr[7] .operation_mode = "normal";
defparam \sr[7] .output_mode = "reg_only";
defparam \sr[7] .register_cascade_mode = "off";
defparam \sr[7] .sum_lutc_input = "datac";
defparam \sr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
cyclone_lcell \dr[7] (
// Equation(s):
// dr[7] = DFFEAS(tr[7] $ (sr[7] $ (((!\dr[5]~13  & \dr[6]~11 ) # (\dr[5]~13  & \dr[6]~11COUT1_98 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[7]~9  = CARRY((tr[7] & (!sr[7] & !\dr[6]~11 )) # (!tr[7] & ((!\dr[6]~11 ) # (!sr[7]))))
// \dr[7]~9COUT1_100  = CARRY((tr[7] & (!sr[7] & !\dr[6]~11COUT1_98 )) # (!tr[7] & ((!\dr[6]~11COUT1_98 ) # (!sr[7]))))

	.clk(\CLK~combout ),
	.dataa(tr[7]),
	.datab(sr[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[5]~13 ),
	.cin0(\dr[6]~11 ),
	.cin1(\dr[6]~11COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[7]),
	.cout(),
	.cout0(\dr[7]~9 ),
	.cout1(\dr[7]~9COUT1_100 ));
// synopsys translate_off
defparam \dr[7] .cin0_used = "true";
defparam \dr[7] .cin1_used = "true";
defparam \dr[7] .cin_used = "true";
defparam \dr[7] .lut_mask = "9617";
defparam \dr[7] .operation_mode = "arithmetic";
defparam \dr[7] .output_mode = "reg_only";
defparam \dr[7] .register_cascade_mode = "off";
defparam \dr[7] .sum_lutc_input = "cin";
defparam \dr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
cyclone_lcell \register|rf[0][7] (
// Equation(s):
// \Selector48~0  = (E1_rf[0][7]) # ((\register|rf[0][5]~regout  & ((!\register|rf[0][6]~regout ) # (!\register|rf[0][4]~regout ))) # (!\register|rf[0][5]~regout  & ((\register|rf[0][6]~regout ))))
// \register|rf[0][7]~regout  = DFFEAS(\Selector48~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[7], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][4]~regout ),
	.datac(dr[7]),
	.datad(\register|rf[0][6]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector48~0 ),
	.regout(\register|rf[0][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][7] .lut_mask = "f7fa";
defparam \register|rf[0][7] .operation_mode = "normal";
defparam \register|rf[0][7] .output_mode = "reg_and_comb";
defparam \register|rf[0][7] .register_cascade_mode = "off";
defparam \register|rf[0][7] .sum_lutc_input = "qfbk";
defparam \register|rf[0][7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N0
cyclone_lcell \register|rf[0][6] (
// Equation(s):
// \WideOr47~0  = (\register|rf[0][5]~regout  & (!\register|rf[0][7]~regout  & ((\register|rf[0][4]~regout ) # (!E1_rf[0][6])))) # (!\register|rf[0][5]~regout  & ((E1_rf[0][6] & ((\register|rf[0][7]~regout ))) # (!E1_rf[0][6] & (\register|rf[0][4]~regout  & 
// !\register|rf[0][7]~regout ))))
// \register|rf[0][6]~regout  = DFFEAS(\WideOr47~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[6], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][4]~regout ),
	.datac(dr[6]),
	.datad(\register|rf[0][7]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr47~0 ),
	.regout(\register|rf[0][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][6] .lut_mask = "508e";
defparam \register|rf[0][6] .operation_mode = "normal";
defparam \register|rf[0][6] .output_mode = "reg_and_comb";
defparam \register|rf[0][6] .register_cascade_mode = "off";
defparam \register|rf[0][6] .sum_lutc_input = "qfbk";
defparam \register|rf[0][6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
cyclone_lcell \register|rf[0][4] (
// Equation(s):
// \WideOr45~0  = (\register|rf[0][5]~regout  & ((\register|rf[0][6]~regout  & (E1_rf[0][4])) # (!\register|rf[0][6]~regout  & (!E1_rf[0][4] & \register|rf[0][7]~regout )))) # (!\register|rf[0][5]~regout  & (!\register|rf[0][7]~regout  & 
// (\register|rf[0][6]~regout  $ (E1_rf[0][4]))))
// \register|rf[0][4]~regout  = DFFEAS(\WideOr45~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[4], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][6]~regout ),
	.datac(dr[4]),
	.datad(\register|rf[0][7]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr45~0 ),
	.regout(\register|rf[0][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][4] .lut_mask = "8294";
defparam \register|rf[0][4] .operation_mode = "normal";
defparam \register|rf[0][4] .output_mode = "reg_and_comb";
defparam \register|rf[0][4] .register_cascade_mode = "off";
defparam \register|rf[0][4] .sum_lutc_input = "qfbk";
defparam \register|rf[0][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N5
cyclone_lcell \register|rf[0][5] (
// Equation(s):
// \WideOr46~0  = (E1_rf[0][5] & (\register|rf[0][4]~regout  & ((!\register|rf[0][7]~regout )))) # (!E1_rf[0][5] & ((\register|rf[0][6]~regout  & ((!\register|rf[0][7]~regout ))) # (!\register|rf[0][6]~regout  & (\register|rf[0][4]~regout ))))
// \register|rf[0][5]~regout  = DFFEAS(\WideOr46~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[5], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][4]~regout ),
	.datab(\register|rf[0][6]~regout ),
	.datac(dr[5]),
	.datad(\register|rf[0][7]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr46~0 ),
	.regout(\register|rf[0][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][5] .lut_mask = "02ae";
defparam \register|rf[0][5] .operation_mode = "normal";
defparam \register|rf[0][5] .output_mode = "reg_and_comb";
defparam \register|rf[0][5] .register_cascade_mode = "off";
defparam \register|rf[0][5] .sum_lutc_input = "qfbk";
defparam \register|rf[0][5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
cyclone_lcell \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = (((\Decoder65~2_combout  & \Selector48~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\Selector48~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector48~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector48~1 .lut_mask = "f000";
defparam \Selector48~1 .operation_mode = "normal";
defparam \Selector48~1 .output_mode = "comb_only";
defparam \Selector48~1 .register_cascade_mode = "off";
defparam \Selector48~1 .sum_lutc_input = "datac";
defparam \Selector48~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
cyclone_lcell \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = (!r_controller[7] & (r_controller[6] $ ((!r_controller[5]))))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(r_controller[5]),
	.datac(r_controller[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~1 .lut_mask = "0909";
defparam \Selector47~1 .operation_mode = "normal";
defparam \Selector47~1 .output_mode = "comb_only";
defparam \Selector47~1 .register_cascade_mode = "off";
defparam \Selector47~1 .sum_lutc_input = "datac";
defparam \Selector47~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
cyclone_lcell \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (r_controller[6] & ((r_controller[5]) # ((r_controller[7])))) # (!r_controller[6] & (r_controller[5] & (r_controller[7])))

	.clk(gnd),
	.dataa(r_controller[6]),
	.datab(r_controller[5]),
	.datac(r_controller[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = "e8e8";
defparam \Selector47~0 .operation_mode = "normal";
defparam \Selector47~0 .output_mode = "comb_only";
defparam \Selector47~0 .register_cascade_mode = "off";
defparam \Selector47~0 .sum_lutc_input = "datac";
defparam \Selector47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
cyclone_lcell \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = (\Selector47~0_combout ) # ((\Selector47~1_combout  & ((\Selector50~1_combout ) # (r_controller[0]))))

	.clk(gnd),
	.dataa(\Selector47~1_combout ),
	.datab(\Selector47~0_combout ),
	.datac(\Selector50~1_combout ),
	.datad(r_controller[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~2 .lut_mask = "eeec";
defparam \Selector47~2 .operation_mode = "normal";
defparam \Selector47~2 .output_mode = "comb_only";
defparam \Selector47~2 .register_cascade_mode = "off";
defparam \Selector47~2 .sum_lutc_input = "datac";
defparam \Selector47~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
cyclone_lcell \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = (\Selector47~2_combout ) # ((!\Selector47~1_combout  & ((r_controller[2]) # (!\Selector55~3 ))))

	.clk(gnd),
	.dataa(\Selector47~2_combout ),
	.datab(\Selector55~3 ),
	.datac(\Selector47~1_combout ),
	.datad(r_controller[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~3 .lut_mask = "afab";
defparam \Selector47~3 .operation_mode = "normal";
defparam \Selector47~3 .output_mode = "comb_only";
defparam \Selector47~3 .register_cascade_mode = "off";
defparam \Selector47~3 .sum_lutc_input = "datac";
defparam \Selector47~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
cyclone_lcell \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = (\Decoder65~2_combout  & (\WideOr47~0 )) # (!\Decoder65~2_combout  & (((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(\WideOr47~0 ),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~4 .lut_mask = "b8b8";
defparam \Selector47~4 .operation_mode = "normal";
defparam \Selector47~4 .output_mode = "comb_only";
defparam \Selector47~4 .register_cascade_mode = "off";
defparam \Selector47~4 .sum_lutc_input = "datac";
defparam \Selector47~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
cyclone_lcell \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ((\Decoder65~2_combout  & ((\WideOr46~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr46~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = "fc30";
defparam \Selector46~0 .operation_mode = "normal";
defparam \Selector46~0 .output_mode = "comb_only";
defparam \Selector46~0 .register_cascade_mode = "off";
defparam \Selector46~0 .sum_lutc_input = "datac";
defparam \Selector46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
cyclone_lcell \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\Decoder65~2_combout  & (\WideOr45~0 )) # (!\Decoder65~2_combout  & (((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(\WideOr45~0 ),
	.datab(\Decoder65~2_combout ),
	.datac(vcc),
	.datad(\Selector47~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = "bb88";
defparam \Selector45~0 .operation_mode = "normal";
defparam \Selector45~0 .output_mode = "comb_only";
defparam \Selector45~0 .register_cascade_mode = "off";
defparam \Selector45~0 .sum_lutc_input = "datac";
defparam \Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
cyclone_lcell \WideOr44~0 (
// Equation(s):
// \WideOr44~0_combout  = (\register|rf[0][6]~regout  & (\register|rf[0][7]~regout  & ((\register|rf[0][5]~regout ) # (!\register|rf[0][4]~regout )))) # (!\register|rf[0][6]~regout  & (\register|rf[0][5]~regout  & (!\register|rf[0][7]~regout  & 
// !\register|rf[0][4]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][6]~regout ),
	.datac(\register|rf[0][7]~regout ),
	.datad(\register|rf[0][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr44~0 .lut_mask = "80c2";
defparam \WideOr44~0 .operation_mode = "normal";
defparam \WideOr44~0 .output_mode = "comb_only";
defparam \WideOr44~0 .register_cascade_mode = "off";
defparam \WideOr44~0 .sum_lutc_input = "datac";
defparam \WideOr44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N7
cyclone_lcell \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\Decoder65~2_combout  & (((\WideOr44~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr44~0_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = "caca";
defparam \Selector44~0 .operation_mode = "normal";
defparam \Selector44~0 .output_mode = "comb_only";
defparam \Selector44~0 .register_cascade_mode = "off";
defparam \Selector44~0 .sum_lutc_input = "datac";
defparam \Selector44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
cyclone_lcell \WideOr43~0 (
// Equation(s):
// \WideOr43~0_combout  = (\register|rf[0][5]~regout  & ((\register|rf[0][4]~regout  & ((\register|rf[0][7]~regout ))) # (!\register|rf[0][4]~regout  & (\register|rf[0][6]~regout )))) # (!\register|rf[0][5]~regout  & (\register|rf[0][6]~regout  & 
// (\register|rf[0][7]~regout  $ (\register|rf[0][4]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][6]~regout ),
	.datac(\register|rf[0][7]~regout ),
	.datad(\register|rf[0][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr43~0 .lut_mask = "a4c8";
defparam \WideOr43~0 .operation_mode = "normal";
defparam \WideOr43~0 .output_mode = "comb_only";
defparam \WideOr43~0 .register_cascade_mode = "off";
defparam \WideOr43~0 .sum_lutc_input = "datac";
defparam \WideOr43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
cyclone_lcell \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ((\Decoder65~2_combout  & ((\WideOr43~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector47~3_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = "fc0c";
defparam \Selector43~0 .operation_mode = "normal";
defparam \Selector43~0 .output_mode = "comb_only";
defparam \Selector43~0 .register_cascade_mode = "off";
defparam \Selector43~0 .sum_lutc_input = "datac";
defparam \Selector43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
cyclone_lcell \WideOr42~0 (
// Equation(s):
// \WideOr42~0_combout  = (\register|rf[0][5]~regout  & (!\register|rf[0][6]~regout  & (\register|rf[0][7]~regout  & \register|rf[0][4]~regout ))) # (!\register|rf[0][5]~regout  & (\register|rf[0][6]~regout  $ (((!\register|rf[0][7]~regout  & 
// \register|rf[0][4]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][5]~regout ),
	.datab(\register|rf[0][6]~regout ),
	.datac(\register|rf[0][7]~regout ),
	.datad(\register|rf[0][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr42~0 .lut_mask = "6144";
defparam \WideOr42~0 .operation_mode = "normal";
defparam \WideOr42~0 .output_mode = "comb_only";
defparam \WideOr42~0 .register_cascade_mode = "off";
defparam \WideOr42~0 .sum_lutc_input = "datac";
defparam \WideOr42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N6
cyclone_lcell \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\Decoder65~2_combout  & (((\WideOr42~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr42~0_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = "caca";
defparam \Selector42~0 .operation_mode = "normal";
defparam \Selector42~0 .output_mode = "comb_only";
defparam \Selector42~0 .register_cascade_mode = "off";
defparam \Selector42~0 .sum_lutc_input = "datac";
defparam \Selector42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
cyclone_lcell \tr[9] (
// Equation(s):
// tr[9] = DFFEAS((((\register|rf[0][9]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][9]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[9] .lut_mask = "ff00";
defparam \tr[9] .operation_mode = "normal";
defparam \tr[9] .output_mode = "reg_only";
defparam \tr[9] .register_cascade_mode = "off";
defparam \tr[9] .sum_lutc_input = "datac";
defparam \tr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
cyclone_lcell \sr[9] (
// Equation(s):
// sr[9] = DFFEAS((\register|rf[0][9]~regout  & (((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][9]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[9] .lut_mask = "00aa";
defparam \sr[9] .operation_mode = "normal";
defparam \sr[9] .output_mode = "reg_only";
defparam \sr[9] .register_cascade_mode = "off";
defparam \sr[9] .sum_lutc_input = "datac";
defparam \sr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
cyclone_lcell \tr[8] (
// Equation(s):
// tr[8] = DFFEAS((((\register|rf[0][8]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][8]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[8] .lut_mask = "ff00";
defparam \tr[8] .operation_mode = "normal";
defparam \tr[8] .output_mode = "reg_only";
defparam \tr[8] .register_cascade_mode = "off";
defparam \tr[8] .sum_lutc_input = "datac";
defparam \tr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
cyclone_lcell \sr[8] (
// Equation(s):
// sr[8] = DFFEAS(((\register|rf[0][8]~regout  & ((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][8]~regout ),
	.datac(vcc),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[8] .lut_mask = "00cc";
defparam \sr[8] .operation_mode = "normal";
defparam \sr[8] .output_mode = "reg_only";
defparam \sr[8] .register_cascade_mode = "off";
defparam \sr[8] .sum_lutc_input = "datac";
defparam \sr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
cyclone_lcell \dr[8] (
// Equation(s):
// dr[8] = DFFEAS(tr[8] $ (sr[8] $ ((!(!\dr[5]~13  & \dr[7]~9 ) # (\dr[5]~13  & \dr[7]~9COUT1_100 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[8]~23  = CARRY((tr[8] & ((sr[8]) # (!\dr[7]~9 ))) # (!tr[8] & (sr[8] & !\dr[7]~9 )))
// \dr[8]~23COUT1_102  = CARRY((tr[8] & ((sr[8]) # (!\dr[7]~9COUT1_100 ))) # (!tr[8] & (sr[8] & !\dr[7]~9COUT1_100 )))

	.clk(\CLK~combout ),
	.dataa(tr[8]),
	.datab(sr[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[5]~13 ),
	.cin0(\dr[7]~9 ),
	.cin1(\dr[7]~9COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[8]),
	.cout(),
	.cout0(\dr[8]~23 ),
	.cout1(\dr[8]~23COUT1_102 ));
// synopsys translate_off
defparam \dr[8] .cin0_used = "true";
defparam \dr[8] .cin1_used = "true";
defparam \dr[8] .cin_used = "true";
defparam \dr[8] .lut_mask = "698e";
defparam \dr[8] .operation_mode = "arithmetic";
defparam \dr[8] .output_mode = "reg_only";
defparam \dr[8] .register_cascade_mode = "off";
defparam \dr[8] .sum_lutc_input = "cin";
defparam \dr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
cyclone_lcell \dr[9] (
// Equation(s):
// dr[9] = DFFEAS(tr[9] $ (sr[9] $ (((!\dr[5]~13  & \dr[8]~23 ) # (\dr[5]~13  & \dr[8]~23COUT1_102 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[9]~21  = CARRY((tr[9] & (!sr[9] & !\dr[8]~23 )) # (!tr[9] & ((!\dr[8]~23 ) # (!sr[9]))))
// \dr[9]~21COUT1_104  = CARRY((tr[9] & (!sr[9] & !\dr[8]~23COUT1_102 )) # (!tr[9] & ((!\dr[8]~23COUT1_102 ) # (!sr[9]))))

	.clk(\CLK~combout ),
	.dataa(tr[9]),
	.datab(sr[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[5]~13 ),
	.cin0(\dr[8]~23 ),
	.cin1(\dr[8]~23COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[9]),
	.cout(),
	.cout0(\dr[9]~21 ),
	.cout1(\dr[9]~21COUT1_104 ));
// synopsys translate_off
defparam \dr[9] .cin0_used = "true";
defparam \dr[9] .cin1_used = "true";
defparam \dr[9] .cin_used = "true";
defparam \dr[9] .lut_mask = "9617";
defparam \dr[9] .operation_mode = "arithmetic";
defparam \dr[9] .output_mode = "reg_only";
defparam \dr[9] .register_cascade_mode = "off";
defparam \dr[9] .sum_lutc_input = "cin";
defparam \dr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N0
cyclone_lcell \register|rf[0][9] (
// Equation(s):
// \WideOr39~0  = (E1_rf[0][9] & (!\register|rf[0][11]~regout  & ((\register|rf[0][8]~regout )))) # (!E1_rf[0][9] & ((\register|rf[0][10]~regout  & (!\register|rf[0][11]~regout )) # (!\register|rf[0][10]~regout  & ((\register|rf[0][8]~regout )))))
// \register|rf[0][9]~regout  = DFFEAS(\WideOr39~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[9], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[9]),
	.datad(\register|rf[0][8]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr39~0 ),
	.regout(\register|rf[0][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][9] .lut_mask = "5704";
defparam \register|rf[0][9] .operation_mode = "normal";
defparam \register|rf[0][9] .output_mode = "reg_and_comb";
defparam \register|rf[0][9] .register_cascade_mode = "off";
defparam \register|rf[0][9] .sum_lutc_input = "qfbk";
defparam \register|rf[0][9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N6
cyclone_lcell \sr[10] (
// Equation(s):
// sr[10] = DFFEAS((((\register|rf[0][10]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][10]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[10] .lut_mask = "00f0";
defparam \sr[10] .operation_mode = "normal";
defparam \sr[10] .output_mode = "reg_only";
defparam \sr[10] .register_cascade_mode = "off";
defparam \sr[10] .sum_lutc_input = "datac";
defparam \sr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
cyclone_lcell \tr[10] (
// Equation(s):
// tr[10] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][10]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][10]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[10] .lut_mask = "0000";
defparam \tr[10] .operation_mode = "normal";
defparam \tr[10] .output_mode = "reg_only";
defparam \tr[10] .register_cascade_mode = "off";
defparam \tr[10] .sum_lutc_input = "datac";
defparam \tr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
cyclone_lcell \dr[10] (
// Equation(s):
// dr[10] = DFFEAS(sr[10] $ (tr[10] $ ((!(!\dr[5]~13  & \dr[9]~21 ) # (\dr[5]~13  & \dr[9]~21COUT1_104 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[10]~19  = CARRY((sr[10] & ((tr[10]) # (!\dr[9]~21COUT1_104 ))) # (!sr[10] & (tr[10] & !\dr[9]~21COUT1_104 )))

	.clk(\CLK~combout ),
	.dataa(sr[10]),
	.datab(tr[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[5]~13 ),
	.cin0(\dr[9]~21 ),
	.cin1(\dr[9]~21COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[10]),
	.cout(\dr[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[10] .cin0_used = "true";
defparam \dr[10] .cin1_used = "true";
defparam \dr[10] .cin_used = "true";
defparam \dr[10] .lut_mask = "698e";
defparam \dr[10] .operation_mode = "arithmetic";
defparam \dr[10] .output_mode = "reg_only";
defparam \dr[10] .register_cascade_mode = "off";
defparam \dr[10] .sum_lutc_input = "cin";
defparam \dr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
cyclone_lcell \register|rf[0][10] (
// Equation(s):
// \WideOr40~0  = (\register|rf[0][11]~regout  & (!\register|rf[0][9]~regout  & (E1_rf[0][10]))) # (!\register|rf[0][11]~regout  & ((\register|rf[0][9]~regout  & ((\register|rf[0][8]~regout ) # (!E1_rf[0][10]))) # (!\register|rf[0][9]~regout  & 
// (!E1_rf[0][10] & \register|rf[0][8]~regout ))))
// \register|rf[0][10]~regout  = DFFEAS(\WideOr40~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[10], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][9]~regout ),
	.datac(dr[10]),
	.datad(\register|rf[0][8]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr40~0 ),
	.regout(\register|rf[0][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][10] .lut_mask = "6524";
defparam \register|rf[0][10] .operation_mode = "normal";
defparam \register|rf[0][10] .output_mode = "reg_and_comb";
defparam \register|rf[0][10] .register_cascade_mode = "off";
defparam \register|rf[0][10] .sum_lutc_input = "qfbk";
defparam \register|rf[0][10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N1
cyclone_lcell \tr[11] (
// Equation(s):
// tr[11] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][11]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][11]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[11] .lut_mask = "0000";
defparam \tr[11] .operation_mode = "normal";
defparam \tr[11] .output_mode = "reg_only";
defparam \tr[11] .register_cascade_mode = "off";
defparam \tr[11] .sum_lutc_input = "datac";
defparam \tr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N2
cyclone_lcell \sr[11] (
// Equation(s):
// sr[11] = DFFEAS((((\register|rf[0][11]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][11]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[11] .lut_mask = "00f0";
defparam \sr[11] .operation_mode = "normal";
defparam \sr[11] .output_mode = "reg_only";
defparam \sr[11] .register_cascade_mode = "off";
defparam \sr[11] .sum_lutc_input = "datac";
defparam \sr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
cyclone_lcell \dr[11] (
// Equation(s):
// dr[11] = DFFEAS(tr[11] $ (sr[11] $ ((\dr[10]~19 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[11]~17  = CARRY((tr[11] & (!sr[11] & !\dr[10]~19 )) # (!tr[11] & ((!\dr[10]~19 ) # (!sr[11]))))
// \dr[11]~17COUT1_106  = CARRY((tr[11] & (!sr[11] & !\dr[10]~19 )) # (!tr[11] & ((!\dr[10]~19 ) # (!sr[11]))))

	.clk(\CLK~combout ),
	.dataa(tr[11]),
	.datab(sr[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[11]),
	.cout(),
	.cout0(\dr[11]~17 ),
	.cout1(\dr[11]~17COUT1_106 ));
// synopsys translate_off
defparam \dr[11] .cin_used = "true";
defparam \dr[11] .lut_mask = "9617";
defparam \dr[11] .operation_mode = "arithmetic";
defparam \dr[11] .output_mode = "reg_only";
defparam \dr[11] .register_cascade_mode = "off";
defparam \dr[11] .sum_lutc_input = "cin";
defparam \dr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
cyclone_lcell \register|rf[0][11] (
// Equation(s):
// \Selector41~0  = (E1_rf[0][11]) # ((\register|rf[0][10]~regout  & ((!\register|rf[0][9]~regout ) # (!\register|rf[0][8]~regout ))) # (!\register|rf[0][10]~regout  & ((\register|rf[0][9]~regout ))))
// \register|rf[0][11]~regout  = DFFEAS(\Selector41~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[11], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][8]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[11]),
	.datad(\register|rf[0][9]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~0 ),
	.regout(\register|rf[0][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][11] .lut_mask = "f7fc";
defparam \register|rf[0][11] .operation_mode = "normal";
defparam \register|rf[0][11] .output_mode = "reg_and_comb";
defparam \register|rf[0][11] .register_cascade_mode = "off";
defparam \register|rf[0][11] .sum_lutc_input = "qfbk";
defparam \register|rf[0][11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N6
cyclone_lcell \register|rf[0][8] (
// Equation(s):
// \WideOr38~0  = (\register|rf[0][9]~regout  & ((\register|rf[0][10]~regout  & ((E1_rf[0][8]))) # (!\register|rf[0][10]~regout  & (\register|rf[0][11]~regout  & !E1_rf[0][8])))) # (!\register|rf[0][9]~regout  & (!\register|rf[0][11]~regout  & 
// (\register|rf[0][10]~regout  $ (E1_rf[0][8]))))
// \register|rf[0][8]~regout  = DFFEAS(\WideOr38~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[8], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(dr[8]),
	.datad(\register|rf[0][9]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr38~0 ),
	.regout(\register|rf[0][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][8] .lut_mask = "c214";
defparam \register|rf[0][8] .operation_mode = "normal";
defparam \register|rf[0][8] .output_mode = "reg_and_comb";
defparam \register|rf[0][8] .register_cascade_mode = "off";
defparam \register|rf[0][8] .sum_lutc_input = "qfbk";
defparam \register|rf[0][8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N5
cyclone_lcell \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\Selector41~0  & (((\Decoder65~2_combout ))))

	.clk(gnd),
	.dataa(\Selector41~0 ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = "a0a0";
defparam \Selector41~1 .operation_mode = "normal";
defparam \Selector41~1 .output_mode = "comb_only";
defparam \Selector41~1 .register_cascade_mode = "off";
defparam \Selector41~1 .sum_lutc_input = "datac";
defparam \Selector41~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
cyclone_lcell \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ((\Decoder65~2_combout  & (\WideOr40~0 )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr40~0 ),
	.datac(\Selector47~3_combout ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = "ccf0";
defparam \Selector40~0 .operation_mode = "normal";
defparam \Selector40~0 .output_mode = "comb_only";
defparam \Selector40~0 .register_cascade_mode = "off";
defparam \Selector40~0 .sum_lutc_input = "datac";
defparam \Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
cyclone_lcell \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ((\Decoder65~2_combout  & (\WideOr39~0 )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr39~0 ),
	.datac(\Selector47~3_combout ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = "ccf0";
defparam \Selector39~0 .operation_mode = "normal";
defparam \Selector39~0 .output_mode = "comb_only";
defparam \Selector39~0 .register_cascade_mode = "off";
defparam \Selector39~0 .sum_lutc_input = "datac";
defparam \Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
cyclone_lcell \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ((\Decoder65~2_combout  & (\WideOr38~0 )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr38~0 ),
	.datac(\Selector47~3_combout ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = "ccf0";
defparam \Selector38~0 .operation_mode = "normal";
defparam \Selector38~0 .output_mode = "comb_only";
defparam \Selector38~0 .register_cascade_mode = "off";
defparam \Selector38~0 .sum_lutc_input = "datac";
defparam \Selector38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
cyclone_lcell \WideOr37~0 (
// Equation(s):
// \WideOr37~0_combout  = (\register|rf[0][11]~regout  & (\register|rf[0][10]~regout  & ((\register|rf[0][9]~regout ) # (!\register|rf[0][8]~regout )))) # (!\register|rf[0][11]~regout  & (!\register|rf[0][10]~regout  & (!\register|rf[0][8]~regout  & 
// \register|rf[0][9]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr37~0 .lut_mask = "8908";
defparam \WideOr37~0 .operation_mode = "normal";
defparam \WideOr37~0 .output_mode = "comb_only";
defparam \WideOr37~0 .register_cascade_mode = "off";
defparam \WideOr37~0 .sum_lutc_input = "datac";
defparam \WideOr37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N0
cyclone_lcell \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ((\Decoder65~2_combout  & ((\WideOr37~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr37~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = "fa0a";
defparam \Selector37~0 .operation_mode = "normal";
defparam \Selector37~0 .output_mode = "comb_only";
defparam \Selector37~0 .register_cascade_mode = "off";
defparam \Selector37~0 .sum_lutc_input = "datac";
defparam \Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
cyclone_lcell \WideOr36~0 (
// Equation(s):
// \WideOr36~0_combout  = (\register|rf[0][11]~regout  & ((\register|rf[0][8]~regout  & ((\register|rf[0][9]~regout ))) # (!\register|rf[0][8]~regout  & (\register|rf[0][10]~regout )))) # (!\register|rf[0][11]~regout  & (\register|rf[0][10]~regout  & 
// (\register|rf[0][8]~regout  $ (\register|rf[0][9]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr36~0 .lut_mask = "ac48";
defparam \WideOr36~0 .operation_mode = "normal";
defparam \WideOr36~0 .output_mode = "comb_only";
defparam \WideOr36~0 .register_cascade_mode = "off";
defparam \WideOr36~0 .sum_lutc_input = "datac";
defparam \WideOr36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
cyclone_lcell \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ((\Decoder65~2_combout  & ((\WideOr36~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr36~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = "fc30";
defparam \Selector36~0 .operation_mode = "normal";
defparam \Selector36~0 .output_mode = "comb_only";
defparam \Selector36~0 .register_cascade_mode = "off";
defparam \Selector36~0 .sum_lutc_input = "datac";
defparam \Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
cyclone_lcell \WideOr35~0 (
// Equation(s):
// \WideOr35~0_combout  = (\register|rf[0][10]~regout  & (!\register|rf[0][9]~regout  & ((\register|rf[0][11]~regout ) # (!\register|rf[0][8]~regout )))) # (!\register|rf[0][10]~regout  & (\register|rf[0][8]~regout  & (\register|rf[0][11]~regout  $ 
// (!\register|rf[0][9]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][11]~regout ),
	.datab(\register|rf[0][10]~regout ),
	.datac(\register|rf[0][8]~regout ),
	.datad(\register|rf[0][9]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr35~0 .lut_mask = "209c";
defparam \WideOr35~0 .operation_mode = "normal";
defparam \WideOr35~0 .output_mode = "comb_only";
defparam \WideOr35~0 .register_cascade_mode = "off";
defparam \WideOr35~0 .sum_lutc_input = "datac";
defparam \WideOr35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
cyclone_lcell \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ((\Decoder65~2_combout  & ((\WideOr35~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr35~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = "fc30";
defparam \Selector35~0 .operation_mode = "normal";
defparam \Selector35~0 .output_mode = "comb_only";
defparam \Selector35~0 .register_cascade_mode = "off";
defparam \Selector35~0 .sum_lutc_input = "datac";
defparam \Selector35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
cyclone_lcell \tr[12] (
// Equation(s):
// tr[12] = DFFEAS((((\register|rf[0][12]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][12]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[12] .lut_mask = "ff00";
defparam \tr[12] .operation_mode = "normal";
defparam \tr[12] .output_mode = "reg_only";
defparam \tr[12] .register_cascade_mode = "off";
defparam \tr[12] .sum_lutc_input = "datac";
defparam \tr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
cyclone_lcell \sr[12] (
// Equation(s):
// sr[12] = DFFEAS((!ir[16] & (((\register|rf[0][12]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][12]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[12] .lut_mask = "5500";
defparam \sr[12] .operation_mode = "normal";
defparam \sr[12] .output_mode = "reg_only";
defparam \sr[12] .register_cascade_mode = "off";
defparam \sr[12] .sum_lutc_input = "datac";
defparam \sr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
cyclone_lcell \dr[12] (
// Equation(s):
// dr[12] = DFFEAS(tr[12] $ (sr[12] $ ((!(!\dr[10]~19  & \dr[11]~17 ) # (\dr[10]~19  & \dr[11]~17COUT1_106 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[12]~31  = CARRY((tr[12] & ((sr[12]) # (!\dr[11]~17 ))) # (!tr[12] & (sr[12] & !\dr[11]~17 )))
// \dr[12]~31COUT1_108  = CARRY((tr[12] & ((sr[12]) # (!\dr[11]~17COUT1_106 ))) # (!tr[12] & (sr[12] & !\dr[11]~17COUT1_106 )))

	.clk(\CLK~combout ),
	.dataa(tr[12]),
	.datab(sr[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[10]~19 ),
	.cin0(\dr[11]~17 ),
	.cin1(\dr[11]~17COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[12]),
	.cout(),
	.cout0(\dr[12]~31 ),
	.cout1(\dr[12]~31COUT1_108 ));
// synopsys translate_off
defparam \dr[12] .cin0_used = "true";
defparam \dr[12] .cin1_used = "true";
defparam \dr[12] .cin_used = "true";
defparam \dr[12] .lut_mask = "698e";
defparam \dr[12] .operation_mode = "arithmetic";
defparam \dr[12] .output_mode = "reg_only";
defparam \dr[12] .register_cascade_mode = "off";
defparam \dr[12] .sum_lutc_input = "cin";
defparam \dr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
cyclone_lcell \tr[15] (
// Equation(s):
// tr[15] = DFFEAS((((\register|rf[0][15]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[15] .lut_mask = "ff00";
defparam \tr[15] .operation_mode = "normal";
defparam \tr[15] .output_mode = "reg_only";
defparam \tr[15] .register_cascade_mode = "off";
defparam \tr[15] .sum_lutc_input = "datac";
defparam \tr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
cyclone_lcell \sr[15] (
// Equation(s):
// sr[15] = DFFEAS((!ir[16] & (((\register|rf[0][15]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[15] .lut_mask = "5500";
defparam \sr[15] .operation_mode = "normal";
defparam \sr[15] .output_mode = "reg_only";
defparam \sr[15] .register_cascade_mode = "off";
defparam \sr[15] .sum_lutc_input = "datac";
defparam \sr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
cyclone_lcell \tr[14] (
// Equation(s):
// tr[14] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][14]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][14]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[14] .lut_mask = "0000";
defparam \tr[14] .operation_mode = "normal";
defparam \tr[14] .output_mode = "reg_only";
defparam \tr[14] .register_cascade_mode = "off";
defparam \tr[14] .sum_lutc_input = "datac";
defparam \tr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
cyclone_lcell \sr[14] (
// Equation(s):
// sr[14] = DFFEAS((((\register|rf[0][14]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][14]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[14] .lut_mask = "00f0";
defparam \sr[14] .operation_mode = "normal";
defparam \sr[14] .output_mode = "reg_only";
defparam \sr[14] .register_cascade_mode = "off";
defparam \sr[14] .sum_lutc_input = "datac";
defparam \sr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
cyclone_lcell \tr[13] (
// Equation(s):
// tr[13] = DFFEAS((((\register|rf[0][13]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][13]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[13] .lut_mask = "ff00";
defparam \tr[13] .operation_mode = "normal";
defparam \tr[13] .output_mode = "reg_only";
defparam \tr[13] .register_cascade_mode = "off";
defparam \tr[13] .sum_lutc_input = "datac";
defparam \tr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
cyclone_lcell \sr[13] (
// Equation(s):
// sr[13] = DFFEAS((!ir[16] & (((\register|rf[0][13]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][13]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[13] .lut_mask = "5500";
defparam \sr[13] .operation_mode = "normal";
defparam \sr[13] .output_mode = "reg_only";
defparam \sr[13] .register_cascade_mode = "off";
defparam \sr[13] .sum_lutc_input = "datac";
defparam \sr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
cyclone_lcell \dr[13] (
// Equation(s):
// dr[13] = DFFEAS(tr[13] $ (sr[13] $ (((!\dr[10]~19  & \dr[12]~31 ) # (\dr[10]~19  & \dr[12]~31COUT1_108 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[13]~29  = CARRY((tr[13] & (!sr[13] & !\dr[12]~31 )) # (!tr[13] & ((!\dr[12]~31 ) # (!sr[13]))))
// \dr[13]~29COUT1_110  = CARRY((tr[13] & (!sr[13] & !\dr[12]~31COUT1_108 )) # (!tr[13] & ((!\dr[12]~31COUT1_108 ) # (!sr[13]))))

	.clk(\CLK~combout ),
	.dataa(tr[13]),
	.datab(sr[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[10]~19 ),
	.cin0(\dr[12]~31 ),
	.cin1(\dr[12]~31COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[13]),
	.cout(),
	.cout0(\dr[13]~29 ),
	.cout1(\dr[13]~29COUT1_110 ));
// synopsys translate_off
defparam \dr[13] .cin0_used = "true";
defparam \dr[13] .cin1_used = "true";
defparam \dr[13] .cin_used = "true";
defparam \dr[13] .lut_mask = "9617";
defparam \dr[13] .operation_mode = "arithmetic";
defparam \dr[13] .output_mode = "reg_only";
defparam \dr[13] .register_cascade_mode = "off";
defparam \dr[13] .sum_lutc_input = "cin";
defparam \dr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
cyclone_lcell \dr[14] (
// Equation(s):
// dr[14] = DFFEAS(tr[14] $ (sr[14] $ ((!(!\dr[10]~19  & \dr[13]~29 ) # (\dr[10]~19  & \dr[13]~29COUT1_110 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[14]~27  = CARRY((tr[14] & ((sr[14]) # (!\dr[13]~29 ))) # (!tr[14] & (sr[14] & !\dr[13]~29 )))
// \dr[14]~27COUT1_112  = CARRY((tr[14] & ((sr[14]) # (!\dr[13]~29COUT1_110 ))) # (!tr[14] & (sr[14] & !\dr[13]~29COUT1_110 )))

	.clk(\CLK~combout ),
	.dataa(tr[14]),
	.datab(sr[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[10]~19 ),
	.cin0(\dr[13]~29 ),
	.cin1(\dr[13]~29COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[14]),
	.cout(),
	.cout0(\dr[14]~27 ),
	.cout1(\dr[14]~27COUT1_112 ));
// synopsys translate_off
defparam \dr[14] .cin0_used = "true";
defparam \dr[14] .cin1_used = "true";
defparam \dr[14] .cin_used = "true";
defparam \dr[14] .lut_mask = "698e";
defparam \dr[14] .operation_mode = "arithmetic";
defparam \dr[14] .output_mode = "reg_only";
defparam \dr[14] .register_cascade_mode = "off";
defparam \dr[14] .sum_lutc_input = "cin";
defparam \dr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
cyclone_lcell \dr[15] (
// Equation(s):
// dr[15] = DFFEAS(tr[15] $ (sr[15] $ (((!\dr[10]~19  & \dr[14]~27 ) # (\dr[10]~19  & \dr[14]~27COUT1_112 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[15]~25  = CARRY((tr[15] & (!sr[15] & !\dr[14]~27COUT1_112 )) # (!tr[15] & ((!\dr[14]~27COUT1_112 ) # (!sr[15]))))

	.clk(\CLK~combout ),
	.dataa(tr[15]),
	.datab(sr[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[10]~19 ),
	.cin0(\dr[14]~27 ),
	.cin1(\dr[14]~27COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[15]),
	.cout(\dr[15]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[15] .cin0_used = "true";
defparam \dr[15] .cin1_used = "true";
defparam \dr[15] .cin_used = "true";
defparam \dr[15] .lut_mask = "9617";
defparam \dr[15] .operation_mode = "arithmetic";
defparam \dr[15] .output_mode = "reg_only";
defparam \dr[15] .register_cascade_mode = "off";
defparam \dr[15] .sum_lutc_input = "cin";
defparam \dr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
cyclone_lcell \register|rf[0][15] (
// Equation(s):
// \Selector34~0  = (E1_rf[0][15]) # ((\register|rf[0][13]~regout  & ((!\register|rf[0][14]~regout ) # (!\register|rf[0][12]~regout ))) # (!\register|rf[0][13]~regout  & ((\register|rf[0][14]~regout ))))
// \register|rf[0][15]~regout  = DFFEAS(\Selector34~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[15], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][13]~regout ),
	.datab(\register|rf[0][12]~regout ),
	.datac(dr[15]),
	.datad(\register|rf[0][14]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector34~0 ),
	.regout(\register|rf[0][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][15] .lut_mask = "f7fa";
defparam \register|rf[0][15] .operation_mode = "normal";
defparam \register|rf[0][15] .output_mode = "reg_and_comb";
defparam \register|rf[0][15] .register_cascade_mode = "off";
defparam \register|rf[0][15] .sum_lutc_input = "qfbk";
defparam \register|rf[0][15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N8
cyclone_lcell \register|rf[0][12] (
// Equation(s):
// \WideOr31~0  = (\register|rf[0][13]~regout  & ((\register|rf[0][14]~regout  & (E1_rf[0][12])) # (!\register|rf[0][14]~regout  & (!E1_rf[0][12] & \register|rf[0][15]~regout )))) # (!\register|rf[0][13]~regout  & (!\register|rf[0][15]~regout  & 
// (\register|rf[0][14]~regout  $ (E1_rf[0][12]))))
// \register|rf[0][12]~regout  = DFFEAS(\WideOr31~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[12], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][13]~regout ),
	.datab(\register|rf[0][14]~regout ),
	.datac(dr[12]),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr31~0 ),
	.regout(\register|rf[0][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][12] .lut_mask = "8294";
defparam \register|rf[0][12] .operation_mode = "normal";
defparam \register|rf[0][12] .output_mode = "reg_and_comb";
defparam \register|rf[0][12] .register_cascade_mode = "off";
defparam \register|rf[0][12] .sum_lutc_input = "qfbk";
defparam \register|rf[0][12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N1
cyclone_lcell \register|rf[0][14] (
// Equation(s):
// \WideOr33~0  = (\register|rf[0][13]~regout  & (!\register|rf[0][15]~regout  & ((\register|rf[0][12]~regout ) # (!E1_rf[0][14])))) # (!\register|rf[0][13]~regout  & ((E1_rf[0][14] & ((\register|rf[0][15]~regout ))) # (!E1_rf[0][14] & 
// (\register|rf[0][12]~regout  & !\register|rf[0][15]~regout ))))
// \register|rf[0][14]~regout  = DFFEAS(\WideOr33~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[14], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][13]~regout ),
	.datab(\register|rf[0][12]~regout ),
	.datac(dr[14]),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr33~0 ),
	.regout(\register|rf[0][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][14] .lut_mask = "508e";
defparam \register|rf[0][14] .operation_mode = "normal";
defparam \register|rf[0][14] .output_mode = "reg_and_comb";
defparam \register|rf[0][14] .register_cascade_mode = "off";
defparam \register|rf[0][14] .sum_lutc_input = "qfbk";
defparam \register|rf[0][14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N9
cyclone_lcell \register|rf[0][13] (
// Equation(s):
// \WideOr32~0  = (E1_rf[0][13] & (((\register|rf[0][12]~regout  & !\register|rf[0][15]~regout )))) # (!E1_rf[0][13] & ((\register|rf[0][14]~regout  & ((!\register|rf[0][15]~regout ))) # (!\register|rf[0][14]~regout  & (\register|rf[0][12]~regout ))))
// \register|rf[0][13]~regout  = DFFEAS(\WideOr32~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[13], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][14]~regout ),
	.datab(\register|rf[0][12]~regout ),
	.datac(dr[13]),
	.datad(\register|rf[0][15]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr32~0 ),
	.regout(\register|rf[0][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][13] .lut_mask = "04ce";
defparam \register|rf[0][13] .operation_mode = "normal";
defparam \register|rf[0][13] .output_mode = "reg_and_comb";
defparam \register|rf[0][13] .register_cascade_mode = "off";
defparam \register|rf[0][13] .sum_lutc_input = "qfbk";
defparam \register|rf[0][13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
cyclone_lcell \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = (\Decoder65~2_combout  & (((\Selector34~0 ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Selector34~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector34~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector34~1 .lut_mask = "aa00";
defparam \Selector34~1 .operation_mode = "normal";
defparam \Selector34~1 .output_mode = "comb_only";
defparam \Selector34~1 .register_cascade_mode = "off";
defparam \Selector34~1 .sum_lutc_input = "datac";
defparam \Selector34~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
cyclone_lcell \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ((\Decoder65~2_combout  & ((\WideOr33~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector47~3_combout ),
	.datac(\WideOr33~0 ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector33~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = "f0cc";
defparam \Selector33~0 .operation_mode = "normal";
defparam \Selector33~0 .output_mode = "comb_only";
defparam \Selector33~0 .register_cascade_mode = "off";
defparam \Selector33~0 .sum_lutc_input = "datac";
defparam \Selector33~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
cyclone_lcell \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\Decoder65~2_combout  & (((\WideOr32~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr32~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = "ee44";
defparam \Selector32~0 .operation_mode = "normal";
defparam \Selector32~0 .output_mode = "comb_only";
defparam \Selector32~0 .register_cascade_mode = "off";
defparam \Selector32~0 .sum_lutc_input = "datac";
defparam \Selector32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
cyclone_lcell \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ((\Decoder65~2_combout  & ((\WideOr31~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector47~3_combout ),
	.datac(\WideOr31~0 ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = "f0cc";
defparam \Selector31~0 .operation_mode = "normal";
defparam \Selector31~0 .output_mode = "comb_only";
defparam \Selector31~0 .register_cascade_mode = "off";
defparam \Selector31~0 .sum_lutc_input = "datac";
defparam \Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
cyclone_lcell \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = (\register|rf[0][14]~regout  & (\register|rf[0][15]~regout  & ((\register|rf[0][13]~regout ) # (!\register|rf[0][12]~regout )))) # (!\register|rf[0][14]~regout  & (!\register|rf[0][12]~regout  & (\register|rf[0][13]~regout  & 
// !\register|rf[0][15]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][13]~regout ),
	.datac(\register|rf[0][14]~regout ),
	.datad(\register|rf[0][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr30~0 .lut_mask = "d004";
defparam \WideOr30~0 .operation_mode = "normal";
defparam \WideOr30~0 .output_mode = "comb_only";
defparam \WideOr30~0 .register_cascade_mode = "off";
defparam \WideOr30~0 .sum_lutc_input = "datac";
defparam \WideOr30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N4
cyclone_lcell \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ((\Decoder65~2_combout  & ((\WideOr30~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = "fa0a";
defparam \Selector30~0 .operation_mode = "normal";
defparam \Selector30~0 .output_mode = "comb_only";
defparam \Selector30~0 .register_cascade_mode = "off";
defparam \Selector30~0 .sum_lutc_input = "datac";
defparam \Selector30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
cyclone_lcell \WideOr29~0 (
// Equation(s):
// \WideOr29~0_combout  = (\register|rf[0][13]~regout  & ((\register|rf[0][12]~regout  & ((\register|rf[0][15]~regout ))) # (!\register|rf[0][12]~regout  & (\register|rf[0][14]~regout )))) # (!\register|rf[0][13]~regout  & (\register|rf[0][14]~regout  & 
// (\register|rf[0][12]~regout  $ (\register|rf[0][15]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][13]~regout ),
	.datac(\register|rf[0][14]~regout ),
	.datad(\register|rf[0][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr29~0 .lut_mask = "d860";
defparam \WideOr29~0 .operation_mode = "normal";
defparam \WideOr29~0 .output_mode = "comb_only";
defparam \WideOr29~0 .register_cascade_mode = "off";
defparam \WideOr29~0 .sum_lutc_input = "datac";
defparam \WideOr29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N2
cyclone_lcell \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ((\Decoder65~2_combout  & ((\WideOr29~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = "fa0a";
defparam \Selector29~0 .operation_mode = "normal";
defparam \Selector29~0 .output_mode = "comb_only";
defparam \Selector29~0 .register_cascade_mode = "off";
defparam \Selector29~0 .sum_lutc_input = "datac";
defparam \Selector29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
cyclone_lcell \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = (\register|rf[0][13]~regout  & (\register|rf[0][12]~regout  & (!\register|rf[0][14]~regout  & \register|rf[0][15]~regout ))) # (!\register|rf[0][13]~regout  & (\register|rf[0][14]~regout  $ (((\register|rf[0][12]~regout  & 
// !\register|rf[0][15]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][12]~regout ),
	.datab(\register|rf[0][13]~regout ),
	.datac(\register|rf[0][14]~regout ),
	.datad(\register|rf[0][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr28~0 .lut_mask = "3812";
defparam \WideOr28~0 .operation_mode = "normal";
defparam \WideOr28~0 .output_mode = "comb_only";
defparam \WideOr28~0 .register_cascade_mode = "off";
defparam \WideOr28~0 .sum_lutc_input = "datac";
defparam \WideOr28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
cyclone_lcell \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\Decoder65~2_combout  & (((\WideOr28~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr28~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = "ee44";
defparam \Selector28~0 .operation_mode = "normal";
defparam \Selector28~0 .output_mode = "comb_only";
defparam \Selector28~0 .register_cascade_mode = "off";
defparam \Selector28~0 .sum_lutc_input = "datac";
defparam \Selector28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
cyclone_lcell \sr[18] (
// Equation(s):
// sr[18] = DFFEAS((((!ir[16] & \register|rf[0][18]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[18] .lut_mask = "0f00";
defparam \sr[18] .operation_mode = "normal";
defparam \sr[18] .output_mode = "reg_only";
defparam \sr[18] .register_cascade_mode = "off";
defparam \sr[18] .sum_lutc_input = "datac";
defparam \sr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
cyclone_lcell \tr[18] (
// Equation(s):
// tr[18] = DFFEAS((((\register|rf[0][18]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[18] .lut_mask = "ff00";
defparam \tr[18] .operation_mode = "normal";
defparam \tr[18] .output_mode = "reg_only";
defparam \tr[18] .register_cascade_mode = "off";
defparam \tr[18] .sum_lutc_input = "datac";
defparam \tr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
cyclone_lcell \tr[17] (
// Equation(s):
// tr[17] = DFFEAS((((\register|rf[0][17]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][17]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[17] .lut_mask = "ff00";
defparam \tr[17] .operation_mode = "normal";
defparam \tr[17] .output_mode = "reg_only";
defparam \tr[17] .register_cascade_mode = "off";
defparam \tr[17] .sum_lutc_input = "datac";
defparam \tr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
cyclone_lcell \sr[17] (
// Equation(s):
// sr[17] = DFFEAS((!ir[16] & (((\register|rf[0][17]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][17]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[17] .lut_mask = "5500";
defparam \sr[17] .operation_mode = "normal";
defparam \sr[17] .output_mode = "reg_only";
defparam \sr[17] .register_cascade_mode = "off";
defparam \sr[17] .sum_lutc_input = "datac";
defparam \sr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
cyclone_lcell \sr[16] (
// Equation(s):
// sr[16] = DFFEAS((((\register|rf[0][16]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][16]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[16] .lut_mask = "00f0";
defparam \sr[16] .operation_mode = "normal";
defparam \sr[16] .output_mode = "reg_only";
defparam \sr[16] .register_cascade_mode = "off";
defparam \sr[16] .sum_lutc_input = "datac";
defparam \sr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
cyclone_lcell \tr[16] (
// Equation(s):
// tr[16] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][16]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][16]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[16] .lut_mask = "0000";
defparam \tr[16] .operation_mode = "normal";
defparam \tr[16] .output_mode = "reg_only";
defparam \tr[16] .register_cascade_mode = "off";
defparam \tr[16] .sum_lutc_input = "datac";
defparam \tr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
cyclone_lcell \dr[16] (
// Equation(s):
// dr[16] = DFFEAS(sr[16] $ (tr[16] $ ((!\dr[15]~25 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[16]~39  = CARRY((sr[16] & ((tr[16]) # (!\dr[15]~25 ))) # (!sr[16] & (tr[16] & !\dr[15]~25 )))
// \dr[16]~39COUT1_114  = CARRY((sr[16] & ((tr[16]) # (!\dr[15]~25 ))) # (!sr[16] & (tr[16] & !\dr[15]~25 )))

	.clk(\CLK~combout ),
	.dataa(sr[16]),
	.datab(tr[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[15]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[16]),
	.cout(),
	.cout0(\dr[16]~39 ),
	.cout1(\dr[16]~39COUT1_114 ));
// synopsys translate_off
defparam \dr[16] .cin_used = "true";
defparam \dr[16] .lut_mask = "698e";
defparam \dr[16] .operation_mode = "arithmetic";
defparam \dr[16] .output_mode = "reg_only";
defparam \dr[16] .register_cascade_mode = "off";
defparam \dr[16] .sum_lutc_input = "cin";
defparam \dr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
cyclone_lcell \dr[17] (
// Equation(s):
// dr[17] = DFFEAS(tr[17] $ (sr[17] $ (((!\dr[15]~25  & \dr[16]~39 ) # (\dr[15]~25  & \dr[16]~39COUT1_114 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[17]~37  = CARRY((tr[17] & (!sr[17] & !\dr[16]~39 )) # (!tr[17] & ((!\dr[16]~39 ) # (!sr[17]))))
// \dr[17]~37COUT1_116  = CARRY((tr[17] & (!sr[17] & !\dr[16]~39COUT1_114 )) # (!tr[17] & ((!\dr[16]~39COUT1_114 ) # (!sr[17]))))

	.clk(\CLK~combout ),
	.dataa(tr[17]),
	.datab(sr[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[15]~25 ),
	.cin0(\dr[16]~39 ),
	.cin1(\dr[16]~39COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[17]),
	.cout(),
	.cout0(\dr[17]~37 ),
	.cout1(\dr[17]~37COUT1_116 ));
// synopsys translate_off
defparam \dr[17] .cin0_used = "true";
defparam \dr[17] .cin1_used = "true";
defparam \dr[17] .cin_used = "true";
defparam \dr[17] .lut_mask = "9617";
defparam \dr[17] .operation_mode = "arithmetic";
defparam \dr[17] .output_mode = "reg_only";
defparam \dr[17] .register_cascade_mode = "off";
defparam \dr[17] .sum_lutc_input = "cin";
defparam \dr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
cyclone_lcell \dr[18] (
// Equation(s):
// dr[18] = DFFEAS(sr[18] $ (tr[18] $ ((!(!\dr[15]~25  & \dr[17]~37 ) # (\dr[15]~25  & \dr[17]~37COUT1_116 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[18]~35  = CARRY((sr[18] & ((tr[18]) # (!\dr[17]~37 ))) # (!sr[18] & (tr[18] & !\dr[17]~37 )))
// \dr[18]~35COUT1_118  = CARRY((sr[18] & ((tr[18]) # (!\dr[17]~37COUT1_116 ))) # (!sr[18] & (tr[18] & !\dr[17]~37COUT1_116 )))

	.clk(\CLK~combout ),
	.dataa(sr[18]),
	.datab(tr[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[15]~25 ),
	.cin0(\dr[17]~37 ),
	.cin1(\dr[17]~37COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[18]),
	.cout(),
	.cout0(\dr[18]~35 ),
	.cout1(\dr[18]~35COUT1_118 ));
// synopsys translate_off
defparam \dr[18] .cin0_used = "true";
defparam \dr[18] .cin1_used = "true";
defparam \dr[18] .cin_used = "true";
defparam \dr[18] .lut_mask = "698e";
defparam \dr[18] .operation_mode = "arithmetic";
defparam \dr[18] .output_mode = "reg_only";
defparam \dr[18] .register_cascade_mode = "off";
defparam \dr[18] .sum_lutc_input = "cin";
defparam \dr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
cyclone_lcell \register|rf[0][18] (
// Equation(s):
// \WideOr26~0  = (\register|rf[0][19]~regout  & (((E1_rf[0][18] & !\register|rf[0][17]~regout )))) # (!\register|rf[0][19]~regout  & ((\register|rf[0][16]~regout  & ((\register|rf[0][17]~regout ) # (!E1_rf[0][18]))) # (!\register|rf[0][16]~regout  & 
// (!E1_rf[0][18] & \register|rf[0][17]~regout ))))
// \register|rf[0][18]~regout  = DFFEAS(\WideOr26~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[18], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(dr[18]),
	.datad(\register|rf[0][17]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr26~0 ),
	.regout(\register|rf[0][18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][18] .lut_mask = "23c2";
defparam \register|rf[0][18] .operation_mode = "normal";
defparam \register|rf[0][18] .output_mode = "reg_and_comb";
defparam \register|rf[0][18] .register_cascade_mode = "off";
defparam \register|rf[0][18] .sum_lutc_input = "qfbk";
defparam \register|rf[0][18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N7
cyclone_lcell \sr[19] (
// Equation(s):
// sr[19] = DFFEAS((!ir[16] & (((\register|rf[0][19]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(\register|rf[0][19]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[19] .lut_mask = "5050";
defparam \sr[19] .operation_mode = "normal";
defparam \sr[19] .output_mode = "reg_only";
defparam \sr[19] .register_cascade_mode = "off";
defparam \sr[19] .sum_lutc_input = "datac";
defparam \sr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
cyclone_lcell \tr[19] (
// Equation(s):
// tr[19] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][19]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][19]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[19] .lut_mask = "0000";
defparam \tr[19] .operation_mode = "normal";
defparam \tr[19] .output_mode = "reg_only";
defparam \tr[19] .register_cascade_mode = "off";
defparam \tr[19] .sum_lutc_input = "datac";
defparam \tr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
cyclone_lcell \dr[19] (
// Equation(s):
// dr[19] = DFFEAS(sr[19] $ (tr[19] $ (((!\dr[15]~25  & \dr[18]~35 ) # (\dr[15]~25  & \dr[18]~35COUT1_118 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[19]~33  = CARRY((sr[19] & (!tr[19] & !\dr[18]~35 )) # (!sr[19] & ((!\dr[18]~35 ) # (!tr[19]))))
// \dr[19]~33COUT1_120  = CARRY((sr[19] & (!tr[19] & !\dr[18]~35COUT1_118 )) # (!sr[19] & ((!\dr[18]~35COUT1_118 ) # (!tr[19]))))

	.clk(\CLK~combout ),
	.dataa(sr[19]),
	.datab(tr[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[15]~25 ),
	.cin0(\dr[18]~35 ),
	.cin1(\dr[18]~35COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[19]),
	.cout(),
	.cout0(\dr[19]~33 ),
	.cout1(\dr[19]~33COUT1_120 ));
// synopsys translate_off
defparam \dr[19] .cin0_used = "true";
defparam \dr[19] .cin1_used = "true";
defparam \dr[19] .cin_used = "true";
defparam \dr[19] .lut_mask = "9617";
defparam \dr[19] .operation_mode = "arithmetic";
defparam \dr[19] .output_mode = "reg_only";
defparam \dr[19] .register_cascade_mode = "off";
defparam \dr[19] .sum_lutc_input = "cin";
defparam \dr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
cyclone_lcell \register|rf[0][19] (
// Equation(s):
// \Selector27~0  = (E1_rf[0][19]) # ((\register|rf[0][18]~regout  & ((!\register|rf[0][17]~regout ) # (!\register|rf[0][16]~regout ))) # (!\register|rf[0][18]~regout  & ((\register|rf[0][17]~regout ))))
// \register|rf[0][19]~regout  = DFFEAS(\Selector27~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[19], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][18]~regout ),
	.datac(dr[19]),
	.datad(\register|rf[0][17]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector27~0 ),
	.regout(\register|rf[0][19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][19] .lut_mask = "f7fc";
defparam \register|rf[0][19] .operation_mode = "normal";
defparam \register|rf[0][19] .output_mode = "reg_and_comb";
defparam \register|rf[0][19] .register_cascade_mode = "off";
defparam \register|rf[0][19] .sum_lutc_input = "qfbk";
defparam \register|rf[0][19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
cyclone_lcell \register|rf[0][17] (
// Equation(s):
// \WideOr25~0  = (E1_rf[0][17] & (\register|rf[0][16]~regout  & (!\register|rf[0][19]~regout ))) # (!E1_rf[0][17] & ((\register|rf[0][18]~regout  & ((!\register|rf[0][19]~regout ))) # (!\register|rf[0][18]~regout  & (\register|rf[0][16]~regout ))))
// \register|rf[0][17]~regout  = DFFEAS(\WideOr25~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[17], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(dr[17]),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr25~0 ),
	.regout(\register|rf[0][17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][17] .lut_mask = "232a";
defparam \register|rf[0][17] .operation_mode = "normal";
defparam \register|rf[0][17] .output_mode = "reg_and_comb";
defparam \register|rf[0][17] .register_cascade_mode = "off";
defparam \register|rf[0][17] .sum_lutc_input = "qfbk";
defparam \register|rf[0][17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N9
cyclone_lcell \register|rf[0][16] (
// Equation(s):
// \WideOr24~0  = (\register|rf[0][17]~regout  & ((E1_rf[0][16] & ((\register|rf[0][18]~regout ))) # (!E1_rf[0][16] & (\register|rf[0][19]~regout  & !\register|rf[0][18]~regout )))) # (!\register|rf[0][17]~regout  & (!\register|rf[0][19]~regout  & 
// (E1_rf[0][16] $ (\register|rf[0][18]~regout ))))
// \register|rf[0][16]~regout  = DFFEAS(\WideOr24~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[16], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][17]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(dr[16]),
	.datad(\register|rf[0][18]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr24~0 ),
	.regout(\register|rf[0][16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][16] .lut_mask = "a118";
defparam \register|rf[0][16] .operation_mode = "normal";
defparam \register|rf[0][16] .output_mode = "reg_and_comb";
defparam \register|rf[0][16] .register_cascade_mode = "off";
defparam \register|rf[0][16] .sum_lutc_input = "qfbk";
defparam \register|rf[0][16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N9
cyclone_lcell \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (\Decoder65~2_combout  & (((\Selector27~0 ))))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Selector27~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector27~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = "aa00";
defparam \Selector27~1 .operation_mode = "normal";
defparam \Selector27~1 .output_mode = "comb_only";
defparam \Selector27~1 .register_cascade_mode = "off";
defparam \Selector27~1 .sum_lutc_input = "datac";
defparam \Selector27~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
cyclone_lcell \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ((\Decoder65~2_combout  & (\WideOr26~0 )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(\WideOr26~0 ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = "aacc";
defparam \Selector26~0 .operation_mode = "normal";
defparam \Selector26~0 .output_mode = "comb_only";
defparam \Selector26~0 .register_cascade_mode = "off";
defparam \Selector26~0 .sum_lutc_input = "datac";
defparam \Selector26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
cyclone_lcell \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\Decoder65~2_combout  & (((\WideOr25~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(\WideOr25~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = "e4e4";
defparam \Selector25~0 .operation_mode = "normal";
defparam \Selector25~0 .output_mode = "comb_only";
defparam \Selector25~0 .register_cascade_mode = "off";
defparam \Selector25~0 .sum_lutc_input = "datac";
defparam \Selector25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
cyclone_lcell \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Decoder65~2_combout  & (((\WideOr24~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr24~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = "ee44";
defparam \Selector24~0 .operation_mode = "normal";
defparam \Selector24~0 .output_mode = "comb_only";
defparam \Selector24~0 .register_cascade_mode = "off";
defparam \Selector24~0 .sum_lutc_input = "datac";
defparam \Selector24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
cyclone_lcell \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (\register|rf[0][19]~regout  & (\register|rf[0][18]~regout  & ((\register|rf[0][17]~regout ) # (!\register|rf[0][16]~regout )))) # (!\register|rf[0][19]~regout  & (!\register|rf[0][16]~regout  & (\register|rf[0][17]~regout  & 
// !\register|rf[0][18]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][18]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = "c410";
defparam \WideOr23~0 .operation_mode = "normal";
defparam \WideOr23~0 .output_mode = "comb_only";
defparam \WideOr23~0 .register_cascade_mode = "off";
defparam \WideOr23~0 .sum_lutc_input = "datac";
defparam \WideOr23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N8
cyclone_lcell \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Decoder65~2_combout  & (((\WideOr23~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr23~0_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = "caca";
defparam \Selector23~0 .operation_mode = "normal";
defparam \Selector23~0 .output_mode = "comb_only";
defparam \Selector23~0 .register_cascade_mode = "off";
defparam \Selector23~0 .sum_lutc_input = "datac";
defparam \Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
cyclone_lcell \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = (\register|rf[0][19]~regout  & ((\register|rf[0][16]~regout  & (\register|rf[0][17]~regout )) # (!\register|rf[0][16]~regout  & ((\register|rf[0][18]~regout ))))) # (!\register|rf[0][19]~regout  & (\register|rf[0][18]~regout  & 
// (\register|rf[0][16]~regout  $ (\register|rf[0][17]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][18]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr22~0 .lut_mask = "d680";
defparam \WideOr22~0 .operation_mode = "normal";
defparam \WideOr22~0 .output_mode = "comb_only";
defparam \WideOr22~0 .register_cascade_mode = "off";
defparam \WideOr22~0 .sum_lutc_input = "datac";
defparam \WideOr22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N5
cyclone_lcell \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ((\Decoder65~2_combout  & ((\WideOr22~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = "fa0a";
defparam \Selector22~0 .operation_mode = "normal";
defparam \Selector22~0 .output_mode = "comb_only";
defparam \Selector22~0 .register_cascade_mode = "off";
defparam \Selector22~0 .sum_lutc_input = "datac";
defparam \Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
cyclone_lcell \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (\register|rf[0][17]~regout  & (\register|rf[0][16]~regout  & (\register|rf[0][19]~regout  & !\register|rf[0][18]~regout ))) # (!\register|rf[0][17]~regout  & (\register|rf[0][18]~regout  $ (((\register|rf[0][16]~regout  & 
// !\register|rf[0][19]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][16]~regout ),
	.datab(\register|rf[0][19]~regout ),
	.datac(\register|rf[0][17]~regout ),
	.datad(\register|rf[0][18]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = "0d82";
defparam \WideOr21~0 .operation_mode = "normal";
defparam \WideOr21~0 .output_mode = "comb_only";
defparam \WideOr21~0 .register_cascade_mode = "off";
defparam \WideOr21~0 .sum_lutc_input = "datac";
defparam \WideOr21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
cyclone_lcell \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Decoder65~2_combout  & (((\WideOr21~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = "ee44";
defparam \Selector21~0 .operation_mode = "normal";
defparam \Selector21~0 .output_mode = "comb_only";
defparam \Selector21~0 .register_cascade_mode = "off";
defparam \Selector21~0 .sum_lutc_input = "datac";
defparam \Selector21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
cyclone_lcell \sr[20] (
// Equation(s):
// sr[20] = DFFEAS((!ir[16] & (((\register|rf[0][20]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(ir[16]),
	.datab(vcc),
	.datac(\register|rf[0][20]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[20] .lut_mask = "5050";
defparam \sr[20] .operation_mode = "normal";
defparam \sr[20] .output_mode = "reg_only";
defparam \sr[20] .register_cascade_mode = "off";
defparam \sr[20] .sum_lutc_input = "datac";
defparam \sr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
cyclone_lcell \tr[20] (
// Equation(s):
// tr[20] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][20]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][20]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[20] .lut_mask = "0000";
defparam \tr[20] .operation_mode = "normal";
defparam \tr[20] .output_mode = "reg_only";
defparam \tr[20] .register_cascade_mode = "off";
defparam \tr[20] .sum_lutc_input = "datac";
defparam \tr[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
cyclone_lcell \dr[20] (
// Equation(s):
// dr[20] = DFFEAS(sr[20] $ (tr[20] $ ((!(!\dr[15]~25  & \dr[19]~33 ) # (\dr[15]~25  & \dr[19]~33COUT1_120 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[20]~47  = CARRY((sr[20] & ((tr[20]) # (!\dr[19]~33COUT1_120 ))) # (!sr[20] & (tr[20] & !\dr[19]~33COUT1_120 )))

	.clk(\CLK~combout ),
	.dataa(sr[20]),
	.datab(tr[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[15]~25 ),
	.cin0(\dr[19]~33 ),
	.cin1(\dr[19]~33COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[20]),
	.cout(\dr[20]~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[20] .cin0_used = "true";
defparam \dr[20] .cin1_used = "true";
defparam \dr[20] .cin_used = "true";
defparam \dr[20] .lut_mask = "698e";
defparam \dr[20] .operation_mode = "arithmetic";
defparam \dr[20] .output_mode = "reg_only";
defparam \dr[20] .register_cascade_mode = "off";
defparam \dr[20] .sum_lutc_input = "cin";
defparam \dr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
cyclone_lcell \register|rf[0][20] (
// Equation(s):
// \WideOr17~0  = (\register|rf[0][21]~regout  & ((\register|rf[0][22]~regout  & ((E1_rf[0][20]))) # (!\register|rf[0][22]~regout  & (\register|rf[0][23]~regout  & !E1_rf[0][20])))) # (!\register|rf[0][21]~regout  & (!\register|rf[0][23]~regout  & 
// (\register|rf[0][22]~regout  $ (E1_rf[0][20]))))
// \register|rf[0][20]~regout  = DFFEAS(\WideOr17~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[20], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][23]~regout ),
	.datab(\register|rf[0][22]~regout ),
	.datac(dr[20]),
	.datad(\register|rf[0][21]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~0 ),
	.regout(\register|rf[0][20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][20] .lut_mask = "c214";
defparam \register|rf[0][20] .operation_mode = "normal";
defparam \register|rf[0][20] .output_mode = "reg_and_comb";
defparam \register|rf[0][20] .register_cascade_mode = "off";
defparam \register|rf[0][20] .sum_lutc_input = "qfbk";
defparam \register|rf[0][20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N7
cyclone_lcell \sr[21] (
// Equation(s):
// sr[21] = DFFEAS(((\register|rf[0][21]~regout  & (!ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][21]~regout ),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[21] .lut_mask = "0c0c";
defparam \sr[21] .operation_mode = "normal";
defparam \sr[21] .output_mode = "reg_only";
defparam \sr[21] .register_cascade_mode = "off";
defparam \sr[21] .sum_lutc_input = "datac";
defparam \sr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
cyclone_lcell \tr[21] (
// Equation(s):
// tr[21] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][21]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][21]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[21] .lut_mask = "0000";
defparam \tr[21] .operation_mode = "normal";
defparam \tr[21] .output_mode = "reg_only";
defparam \tr[21] .register_cascade_mode = "off";
defparam \tr[21] .sum_lutc_input = "datac";
defparam \tr[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
cyclone_lcell \dr[21] (
// Equation(s):
// dr[21] = DFFEAS(sr[21] $ (tr[21] $ ((\dr[20]~47 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[21]~45  = CARRY((sr[21] & (!tr[21] & !\dr[20]~47 )) # (!sr[21] & ((!\dr[20]~47 ) # (!tr[21]))))
// \dr[21]~45COUT1_122  = CARRY((sr[21] & (!tr[21] & !\dr[20]~47 )) # (!sr[21] & ((!\dr[20]~47 ) # (!tr[21]))))

	.clk(\CLK~combout ),
	.dataa(sr[21]),
	.datab(tr[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[20]~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[21]),
	.cout(),
	.cout0(\dr[21]~45 ),
	.cout1(\dr[21]~45COUT1_122 ));
// synopsys translate_off
defparam \dr[21] .cin_used = "true";
defparam \dr[21] .lut_mask = "9617";
defparam \dr[21] .operation_mode = "arithmetic";
defparam \dr[21] .output_mode = "reg_only";
defparam \dr[21] .register_cascade_mode = "off";
defparam \dr[21] .sum_lutc_input = "cin";
defparam \dr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
cyclone_lcell \register|rf[0][21] (
// Equation(s):
// \WideOr18~0  = (E1_rf[0][21] & (!\register|rf[0][23]~regout  & (\register|rf[0][20]~regout ))) # (!E1_rf[0][21] & ((\register|rf[0][22]~regout  & (!\register|rf[0][23]~regout )) # (!\register|rf[0][22]~regout  & ((\register|rf[0][20]~regout )))))
// \register|rf[0][21]~regout  = DFFEAS(\WideOr18~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[21], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][23]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(dr[21]),
	.datad(\register|rf[0][22]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr18~0 ),
	.regout(\register|rf[0][21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][21] .lut_mask = "454c";
defparam \register|rf[0][21] .operation_mode = "normal";
defparam \register|rf[0][21] .output_mode = "reg_and_comb";
defparam \register|rf[0][21] .register_cascade_mode = "off";
defparam \register|rf[0][21] .sum_lutc_input = "qfbk";
defparam \register|rf[0][21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
cyclone_lcell \tr[23] (
// Equation(s):
// tr[23] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][23]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][23]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[23] .lut_mask = "0000";
defparam \tr[23] .operation_mode = "normal";
defparam \tr[23] .output_mode = "reg_only";
defparam \tr[23] .register_cascade_mode = "off";
defparam \tr[23] .sum_lutc_input = "datac";
defparam \tr[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
cyclone_lcell \sr[23] (
// Equation(s):
// sr[23] = DFFEAS((((\register|rf[0][23]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][23]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[23] .lut_mask = "00f0";
defparam \sr[23] .operation_mode = "normal";
defparam \sr[23] .output_mode = "reg_only";
defparam \sr[23] .register_cascade_mode = "off";
defparam \sr[23] .sum_lutc_input = "datac";
defparam \sr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N1
cyclone_lcell \tr[22] (
// Equation(s):
// tr[22] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][22]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][22]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[22] .lut_mask = "0000";
defparam \tr[22] .operation_mode = "normal";
defparam \tr[22] .output_mode = "reg_only";
defparam \tr[22] .register_cascade_mode = "off";
defparam \tr[22] .sum_lutc_input = "datac";
defparam \tr[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y2_N7
cyclone_lcell \sr[22] (
// Equation(s):
// sr[22] = DFFEAS((((\register|rf[0][22]~regout  & !ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][22]~regout ),
	.datad(ir[16]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[22] .lut_mask = "00f0";
defparam \sr[22] .operation_mode = "normal";
defparam \sr[22] .output_mode = "reg_only";
defparam \sr[22] .register_cascade_mode = "off";
defparam \sr[22] .sum_lutc_input = "datac";
defparam \sr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
cyclone_lcell \dr[22] (
// Equation(s):
// dr[22] = DFFEAS(tr[22] $ (sr[22] $ ((!(!\dr[20]~47  & \dr[21]~45 ) # (\dr[20]~47  & \dr[21]~45COUT1_122 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[22]~43  = CARRY((tr[22] & ((sr[22]) # (!\dr[21]~45 ))) # (!tr[22] & (sr[22] & !\dr[21]~45 )))
// \dr[22]~43COUT1_124  = CARRY((tr[22] & ((sr[22]) # (!\dr[21]~45COUT1_122 ))) # (!tr[22] & (sr[22] & !\dr[21]~45COUT1_122 )))

	.clk(\CLK~combout ),
	.dataa(tr[22]),
	.datab(sr[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[20]~47 ),
	.cin0(\dr[21]~45 ),
	.cin1(\dr[21]~45COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[22]),
	.cout(),
	.cout0(\dr[22]~43 ),
	.cout1(\dr[22]~43COUT1_124 ));
// synopsys translate_off
defparam \dr[22] .cin0_used = "true";
defparam \dr[22] .cin1_used = "true";
defparam \dr[22] .cin_used = "true";
defparam \dr[22] .lut_mask = "698e";
defparam \dr[22] .operation_mode = "arithmetic";
defparam \dr[22] .output_mode = "reg_only";
defparam \dr[22] .register_cascade_mode = "off";
defparam \dr[22] .sum_lutc_input = "cin";
defparam \dr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
cyclone_lcell \dr[23] (
// Equation(s):
// dr[23] = DFFEAS(tr[23] $ (sr[23] $ (((!\dr[20]~47  & \dr[22]~43 ) # (\dr[20]~47  & \dr[22]~43COUT1_124 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[23]~41  = CARRY((tr[23] & (!sr[23] & !\dr[22]~43 )) # (!tr[23] & ((!\dr[22]~43 ) # (!sr[23]))))
// \dr[23]~41COUT1_126  = CARRY((tr[23] & (!sr[23] & !\dr[22]~43COUT1_124 )) # (!tr[23] & ((!\dr[22]~43COUT1_124 ) # (!sr[23]))))

	.clk(\CLK~combout ),
	.dataa(tr[23]),
	.datab(sr[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[20]~47 ),
	.cin0(\dr[22]~43 ),
	.cin1(\dr[22]~43COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[23]),
	.cout(),
	.cout0(\dr[23]~41 ),
	.cout1(\dr[23]~41COUT1_126 ));
// synopsys translate_off
defparam \dr[23] .cin0_used = "true";
defparam \dr[23] .cin1_used = "true";
defparam \dr[23] .cin_used = "true";
defparam \dr[23] .lut_mask = "9617";
defparam \dr[23] .operation_mode = "arithmetic";
defparam \dr[23] .output_mode = "reg_only";
defparam \dr[23] .register_cascade_mode = "off";
defparam \dr[23] .sum_lutc_input = "cin";
defparam \dr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
cyclone_lcell \register|rf[0][23] (
// Equation(s):
// \Selector20~0  = (E1_rf[0][23]) # ((\register|rf[0][22]~regout  & ((!\register|rf[0][20]~regout ) # (!\register|rf[0][21]~regout ))) # (!\register|rf[0][22]~regout  & (\register|rf[0][21]~regout )))
// \register|rf[0][23]~regout  = DFFEAS(\Selector20~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[23], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][22]~regout ),
	.datab(\register|rf[0][21]~regout ),
	.datac(dr[23]),
	.datad(\register|rf[0][20]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector20~0 ),
	.regout(\register|rf[0][23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][23] .lut_mask = "f6fe";
defparam \register|rf[0][23] .operation_mode = "normal";
defparam \register|rf[0][23] .output_mode = "reg_and_comb";
defparam \register|rf[0][23] .register_cascade_mode = "off";
defparam \register|rf[0][23] .sum_lutc_input = "qfbk";
defparam \register|rf[0][23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
cyclone_lcell \register|rf[0][22] (
// Equation(s):
// \WideOr19~0  = (\register|rf[0][23]~regout  & (!\register|rf[0][21]~regout  & (E1_rf[0][22]))) # (!\register|rf[0][23]~regout  & ((\register|rf[0][21]~regout  & ((\register|rf[0][20]~regout ) # (!E1_rf[0][22]))) # (!\register|rf[0][21]~regout  & 
// (!E1_rf[0][22] & \register|rf[0][20]~regout ))))
// \register|rf[0][22]~regout  = DFFEAS(\WideOr19~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[22], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][23]~regout ),
	.datab(\register|rf[0][21]~regout ),
	.datac(dr[22]),
	.datad(\register|rf[0][20]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0 ),
	.regout(\register|rf[0][22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][22] .lut_mask = "6524";
defparam \register|rf[0][22] .operation_mode = "normal";
defparam \register|rf[0][22] .output_mode = "reg_and_comb";
defparam \register|rf[0][22] .register_cascade_mode = "off";
defparam \register|rf[0][22] .sum_lutc_input = "qfbk";
defparam \register|rf[0][22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X20_Y2_N3
cyclone_lcell \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (\Selector20~0  & (((\Decoder65~2_combout ))))

	.clk(gnd),
	.dataa(\Selector20~0 ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = "a0a0";
defparam \Selector20~1 .operation_mode = "normal";
defparam \Selector20~1 .output_mode = "comb_only";
defparam \Selector20~1 .register_cascade_mode = "off";
defparam \Selector20~1 .sum_lutc_input = "datac";
defparam \Selector20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N6
cyclone_lcell \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ((\Decoder65~2_combout  & ((\WideOr19~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr19~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = "fa0a";
defparam \Selector19~0 .operation_mode = "normal";
defparam \Selector19~0 .output_mode = "comb_only";
defparam \Selector19~0 .register_cascade_mode = "off";
defparam \Selector19~0 .sum_lutc_input = "datac";
defparam \Selector19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N8
cyclone_lcell \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Decoder65~2_combout  & (((\WideOr18~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr18~0 ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = "caca";
defparam \Selector18~0 .operation_mode = "normal";
defparam \Selector18~0 .output_mode = "comb_only";
defparam \Selector18~0 .register_cascade_mode = "off";
defparam \Selector18~0 .sum_lutc_input = "datac";
defparam \Selector18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N5
cyclone_lcell \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\Decoder65~2_combout  & (((\WideOr17~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr17~0 ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = "caca";
defparam \Selector17~0 .operation_mode = "normal";
defparam \Selector17~0 .output_mode = "comb_only";
defparam \Selector17~0 .register_cascade_mode = "off";
defparam \Selector17~0 .sum_lutc_input = "datac";
defparam \Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N9
cyclone_lcell \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (\register|rf[0][22]~regout  & (\register|rf[0][23]~regout  & ((\register|rf[0][21]~regout ) # (!\register|rf[0][20]~regout )))) # (!\register|rf[0][22]~regout  & (!\register|rf[0][20]~regout  & (!\register|rf[0][23]~regout  & 
// \register|rf[0][21]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][22]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][23]~regout ),
	.datad(\register|rf[0][21]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = "a120";
defparam \WideOr16~0 .operation_mode = "normal";
defparam \WideOr16~0 .output_mode = "comb_only";
defparam \WideOr16~0 .register_cascade_mode = "off";
defparam \WideOr16~0 .sum_lutc_input = "datac";
defparam \WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N3
cyclone_lcell \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ((\Decoder65~2_combout  & ((\WideOr16~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = "fa0a";
defparam \Selector16~0 .operation_mode = "normal";
defparam \Selector16~0 .output_mode = "comb_only";
defparam \Selector16~0 .register_cascade_mode = "off";
defparam \Selector16~0 .sum_lutc_input = "datac";
defparam \Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N4
cyclone_lcell \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (\register|rf[0][23]~regout  & ((\register|rf[0][20]~regout  & ((\register|rf[0][21]~regout ))) # (!\register|rf[0][20]~regout  & (\register|rf[0][22]~regout )))) # (!\register|rf[0][23]~regout  & (\register|rf[0][22]~regout  & 
// (\register|rf[0][20]~regout  $ (\register|rf[0][21]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][22]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][23]~regout ),
	.datad(\register|rf[0][21]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = "e228";
defparam \WideOr15~0 .operation_mode = "normal";
defparam \WideOr15~0 .output_mode = "comb_only";
defparam \WideOr15~0 .register_cascade_mode = "off";
defparam \WideOr15~0 .sum_lutc_input = "datac";
defparam \WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N2
cyclone_lcell \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Decoder65~2_combout  & (((\WideOr15~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr15~0_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = "caca";
defparam \Selector15~0 .operation_mode = "normal";
defparam \Selector15~0 .output_mode = "comb_only";
defparam \Selector15~0 .register_cascade_mode = "off";
defparam \Selector15~0 .sum_lutc_input = "datac";
defparam \Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N0
cyclone_lcell \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (\register|rf[0][22]~regout  & (!\register|rf[0][21]~regout  & ((\register|rf[0][23]~regout ) # (!\register|rf[0][20]~regout )))) # (!\register|rf[0][22]~regout  & (\register|rf[0][20]~regout  & (\register|rf[0][23]~regout  $ 
// (!\register|rf[0][21]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][22]~regout ),
	.datab(\register|rf[0][20]~regout ),
	.datac(\register|rf[0][23]~regout ),
	.datad(\register|rf[0][21]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = "40a6";
defparam \WideOr14~0 .operation_mode = "normal";
defparam \WideOr14~0 .output_mode = "comb_only";
defparam \WideOr14~0 .register_cascade_mode = "off";
defparam \WideOr14~0 .sum_lutc_input = "datac";
defparam \WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N1
cyclone_lcell \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\Decoder65~2_combout  & (((\WideOr14~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr14~0_combout ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = "caca";
defparam \Selector14~0 .operation_mode = "normal";
defparam \Selector14~0 .output_mode = "comb_only";
defparam \Selector14~0 .register_cascade_mode = "off";
defparam \Selector14~0 .sum_lutc_input = "datac";
defparam \Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
cyclone_lcell \sr[24] (
// Equation(s):
// sr[24] = DFFEAS((\register|rf[0][24]~regout  & (((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][24]~regout ),
	.datab(vcc),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[24] .lut_mask = "0a0a";
defparam \sr[24] .operation_mode = "normal";
defparam \sr[24] .output_mode = "reg_only";
defparam \sr[24] .register_cascade_mode = "off";
defparam \sr[24] .sum_lutc_input = "datac";
defparam \sr[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
cyclone_lcell \tr[24] (
// Equation(s):
// tr[24] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][24]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][24]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[24] .lut_mask = "0000";
defparam \tr[24] .operation_mode = "normal";
defparam \tr[24] .output_mode = "reg_only";
defparam \tr[24] .register_cascade_mode = "off";
defparam \tr[24] .sum_lutc_input = "datac";
defparam \tr[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
cyclone_lcell \dr[24] (
// Equation(s):
// dr[24] = DFFEAS(sr[24] $ (tr[24] $ ((!(!\dr[20]~47  & \dr[23]~41 ) # (\dr[20]~47  & \dr[23]~41COUT1_126 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[24]~55  = CARRY((sr[24] & ((tr[24]) # (!\dr[23]~41 ))) # (!sr[24] & (tr[24] & !\dr[23]~41 )))
// \dr[24]~55COUT1_128  = CARRY((sr[24] & ((tr[24]) # (!\dr[23]~41COUT1_126 ))) # (!sr[24] & (tr[24] & !\dr[23]~41COUT1_126 )))

	.clk(\CLK~combout ),
	.dataa(sr[24]),
	.datab(tr[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[20]~47 ),
	.cin0(\dr[23]~41 ),
	.cin1(\dr[23]~41COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[24]),
	.cout(),
	.cout0(\dr[24]~55 ),
	.cout1(\dr[24]~55COUT1_128 ));
// synopsys translate_off
defparam \dr[24] .cin0_used = "true";
defparam \dr[24] .cin1_used = "true";
defparam \dr[24] .cin_used = "true";
defparam \dr[24] .lut_mask = "698e";
defparam \dr[24] .operation_mode = "arithmetic";
defparam \dr[24] .output_mode = "reg_only";
defparam \dr[24] .register_cascade_mode = "off";
defparam \dr[24] .sum_lutc_input = "cin";
defparam \dr[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
cyclone_lcell \register|rf[0][24] (
// Equation(s):
// \WideOr10~0  = (\register|rf[0][25]~regout  & ((\register|rf[0][26]~regout  & ((E1_rf[0][24]))) # (!\register|rf[0][26]~regout  & (\register|rf[0][27]~regout  & !E1_rf[0][24])))) # (!\register|rf[0][25]~regout  & (!\register|rf[0][27]~regout  & 
// (\register|rf[0][26]~regout  $ (E1_rf[0][24]))))
// \register|rf[0][24]~regout  = DFFEAS(\WideOr10~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[24], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][26]~regout ),
	.datac(dr[24]),
	.datad(\register|rf[0][25]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr10~0 ),
	.regout(\register|rf[0][24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][24] .lut_mask = "c214";
defparam \register|rf[0][24] .operation_mode = "normal";
defparam \register|rf[0][24] .output_mode = "reg_and_comb";
defparam \register|rf[0][24] .register_cascade_mode = "off";
defparam \register|rf[0][24] .sum_lutc_input = "qfbk";
defparam \register|rf[0][24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N0
cyclone_lcell \tr[26] (
// Equation(s):
// tr[26] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][26]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][26]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[26] .lut_mask = "0000";
defparam \tr[26] .operation_mode = "normal";
defparam \tr[26] .output_mode = "reg_only";
defparam \tr[26] .register_cascade_mode = "off";
defparam \tr[26] .sum_lutc_input = "datac";
defparam \tr[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N8
cyclone_lcell \sr[26] (
// Equation(s):
// sr[26] = DFFEAS((\register|rf[0][26]~regout  & (((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][26]~regout ),
	.datab(vcc),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[26] .lut_mask = "0a0a";
defparam \sr[26] .operation_mode = "normal";
defparam \sr[26] .output_mode = "reg_only";
defparam \sr[26] .register_cascade_mode = "off";
defparam \sr[26] .sum_lutc_input = "datac";
defparam \sr[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
cyclone_lcell \tr[25] (
// Equation(s):
// tr[25] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][25]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][25]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[25] .lut_mask = "0000";
defparam \tr[25] .operation_mode = "normal";
defparam \tr[25] .output_mode = "reg_only";
defparam \tr[25] .register_cascade_mode = "off";
defparam \tr[25] .sum_lutc_input = "datac";
defparam \tr[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N6
cyclone_lcell \sr[25] (
// Equation(s):
// sr[25] = DFFEAS(((\register|rf[0][25]~regout  & (!ir[16]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\register|rf[0][25]~regout ),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[25] .lut_mask = "0c0c";
defparam \sr[25] .operation_mode = "normal";
defparam \sr[25] .output_mode = "reg_only";
defparam \sr[25] .register_cascade_mode = "off";
defparam \sr[25] .sum_lutc_input = "datac";
defparam \sr[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
cyclone_lcell \dr[25] (
// Equation(s):
// dr[25] = DFFEAS(tr[25] $ (sr[25] $ (((!\dr[20]~47  & \dr[24]~55 ) # (\dr[20]~47  & \dr[24]~55COUT1_128 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[25]~53  = CARRY((tr[25] & (!sr[25] & !\dr[24]~55COUT1_128 )) # (!tr[25] & ((!\dr[24]~55COUT1_128 ) # (!sr[25]))))

	.clk(\CLK~combout ),
	.dataa(tr[25]),
	.datab(sr[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[20]~47 ),
	.cin0(\dr[24]~55 ),
	.cin1(\dr[24]~55COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[25]),
	.cout(\dr[25]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[25] .cin0_used = "true";
defparam \dr[25] .cin1_used = "true";
defparam \dr[25] .cin_used = "true";
defparam \dr[25] .lut_mask = "9617";
defparam \dr[25] .operation_mode = "arithmetic";
defparam \dr[25] .output_mode = "reg_only";
defparam \dr[25] .register_cascade_mode = "off";
defparam \dr[25] .sum_lutc_input = "cin";
defparam \dr[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
cyclone_lcell \dr[26] (
// Equation(s):
// dr[26] = DFFEAS(tr[26] $ (sr[26] $ ((!\dr[25]~53 ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[26]~51  = CARRY((tr[26] & ((sr[26]) # (!\dr[25]~53 ))) # (!tr[26] & (sr[26] & !\dr[25]~53 )))
// \dr[26]~51COUT1_130  = CARRY((tr[26] & ((sr[26]) # (!\dr[25]~53 ))) # (!tr[26] & (sr[26] & !\dr[25]~53 )))

	.clk(\CLK~combout ),
	.dataa(tr[26]),
	.datab(sr[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[25]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[26]),
	.cout(),
	.cout0(\dr[26]~51 ),
	.cout1(\dr[26]~51COUT1_130 ));
// synopsys translate_off
defparam \dr[26] .cin_used = "true";
defparam \dr[26] .lut_mask = "698e";
defparam \dr[26] .operation_mode = "arithmetic";
defparam \dr[26] .output_mode = "reg_only";
defparam \dr[26] .register_cascade_mode = "off";
defparam \dr[26] .sum_lutc_input = "cin";
defparam \dr[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
cyclone_lcell \register|rf[0][26] (
// Equation(s):
// \WideOr12~0  = (\register|rf[0][27]~regout  & (((E1_rf[0][26] & !\register|rf[0][25]~regout )))) # (!\register|rf[0][27]~regout  & ((\register|rf[0][24]~regout  & ((\register|rf[0][25]~regout ) # (!E1_rf[0][26]))) # (!\register|rf[0][24]~regout  & 
// (!E1_rf[0][26] & \register|rf[0][25]~regout ))))
// \register|rf[0][26]~regout  = DFFEAS(\WideOr12~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[26], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(dr[26]),
	.datad(\register|rf[0][25]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~0 ),
	.regout(\register|rf[0][26]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][26] .lut_mask = "45a4";
defparam \register|rf[0][26] .operation_mode = "normal";
defparam \register|rf[0][26] .output_mode = "reg_and_comb";
defparam \register|rf[0][26] .register_cascade_mode = "off";
defparam \register|rf[0][26] .sum_lutc_input = "qfbk";
defparam \register|rf[0][26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N3
cyclone_lcell \tr[27] (
// Equation(s):
// tr[27] = DFFEAS(GND, GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , \register|rf[0][27]~regout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\register|rf[0][27]~regout ),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[27] .lut_mask = "0000";
defparam \tr[27] .operation_mode = "normal";
defparam \tr[27] .output_mode = "reg_only";
defparam \tr[27] .register_cascade_mode = "off";
defparam \tr[27] .sum_lutc_input = "datac";
defparam \tr[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N6
cyclone_lcell \sr[27] (
// Equation(s):
// sr[27] = DFFEAS((\register|rf[0][27]~regout  & (((!ir[16])))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(vcc),
	.datac(ir[16]),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[27] .lut_mask = "0a0a";
defparam \sr[27] .operation_mode = "normal";
defparam \sr[27] .output_mode = "reg_only";
defparam \sr[27] .register_cascade_mode = "off";
defparam \sr[27] .sum_lutc_input = "datac";
defparam \sr[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
cyclone_lcell \dr[27] (
// Equation(s):
// dr[27] = DFFEAS(tr[27] $ (sr[27] $ (((!\dr[25]~53  & \dr[26]~51 ) # (\dr[25]~53  & \dr[26]~51COUT1_130 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[27]~49  = CARRY((tr[27] & (!sr[27] & !\dr[26]~51 )) # (!tr[27] & ((!\dr[26]~51 ) # (!sr[27]))))
// \dr[27]~49COUT1_132  = CARRY((tr[27] & (!sr[27] & !\dr[26]~51COUT1_130 )) # (!tr[27] & ((!\dr[26]~51COUT1_130 ) # (!sr[27]))))

	.clk(\CLK~combout ),
	.dataa(tr[27]),
	.datab(sr[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[25]~53 ),
	.cin0(\dr[26]~51 ),
	.cin1(\dr[26]~51COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[27]),
	.cout(),
	.cout0(\dr[27]~49 ),
	.cout1(\dr[27]~49COUT1_132 ));
// synopsys translate_off
defparam \dr[27] .cin0_used = "true";
defparam \dr[27] .cin1_used = "true";
defparam \dr[27] .cin_used = "true";
defparam \dr[27] .lut_mask = "9617";
defparam \dr[27] .operation_mode = "arithmetic";
defparam \dr[27] .output_mode = "reg_only";
defparam \dr[27] .register_cascade_mode = "off";
defparam \dr[27] .sum_lutc_input = "cin";
defparam \dr[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
cyclone_lcell \register|rf[0][27] (
// Equation(s):
// \Selector13~0  = (E1_rf[0][27]) # ((\register|rf[0][25]~regout  & ((!\register|rf[0][24]~regout ) # (!\register|rf[0][26]~regout ))) # (!\register|rf[0][25]~regout  & (\register|rf[0][26]~regout )))
// \register|rf[0][27]~regout  = DFFEAS(\Selector13~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[27], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][25]~regout ),
	.datab(\register|rf[0][26]~regout ),
	.datac(dr[27]),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector13~0 ),
	.regout(\register|rf[0][27]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][27] .lut_mask = "f6fe";
defparam \register|rf[0][27] .operation_mode = "normal";
defparam \register|rf[0][27] .output_mode = "reg_and_comb";
defparam \register|rf[0][27] .register_cascade_mode = "off";
defparam \register|rf[0][27] .sum_lutc_input = "qfbk";
defparam \register|rf[0][27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N1
cyclone_lcell \register|rf[0][25] (
// Equation(s):
// \WideOr11~0  = (E1_rf[0][25] & (!\register|rf[0][27]~regout  & ((\register|rf[0][24]~regout )))) # (!E1_rf[0][25] & ((\register|rf[0][26]~regout  & (!\register|rf[0][27]~regout )) # (!\register|rf[0][26]~regout  & ((\register|rf[0][24]~regout )))))
// \register|rf[0][25]~regout  = DFFEAS(\WideOr11~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[25], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][27]~regout ),
	.datab(\register|rf[0][26]~regout ),
	.datac(dr[25]),
	.datad(\register|rf[0][24]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~0 ),
	.regout(\register|rf[0][25]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][25] .lut_mask = "5704";
defparam \register|rf[0][25] .operation_mode = "normal";
defparam \register|rf[0][25] .output_mode = "reg_and_comb";
defparam \register|rf[0][25] .register_cascade_mode = "off";
defparam \register|rf[0][25] .sum_lutc_input = "qfbk";
defparam \register|rf[0][25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N9
cyclone_lcell \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (((\Decoder65~2_combout  & \Selector13~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\Selector13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = "f000";
defparam \Selector13~1 .operation_mode = "normal";
defparam \Selector13~1 .output_mode = "comb_only";
defparam \Selector13~1 .register_cascade_mode = "off";
defparam \Selector13~1 .sum_lutc_input = "datac";
defparam \Selector13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N7
cyclone_lcell \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ((\Decoder65~2_combout  & ((\WideOr12~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = "fc30";
defparam \Selector12~0 .operation_mode = "normal";
defparam \Selector12~0 .output_mode = "comb_only";
defparam \Selector12~0 .register_cascade_mode = "off";
defparam \Selector12~0 .sum_lutc_input = "datac";
defparam \Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N5
cyclone_lcell \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ((\Decoder65~2_combout  & ((\WideOr11~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = "fc30";
defparam \Selector11~0 .operation_mode = "normal";
defparam \Selector11~0 .output_mode = "comb_only";
defparam \Selector11~0 .register_cascade_mode = "off";
defparam \Selector11~0 .sum_lutc_input = "datac";
defparam \Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N6
cyclone_lcell \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\Decoder65~2_combout  & (((\WideOr10~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr10~0 ),
	.datac(\Decoder65~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = "caca";
defparam \Selector10~0 .operation_mode = "normal";
defparam \Selector10~0 .output_mode = "comb_only";
defparam \Selector10~0 .register_cascade_mode = "off";
defparam \Selector10~0 .sum_lutc_input = "datac";
defparam \Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N1
cyclone_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (\register|rf[0][26]~regout  & (\register|rf[0][27]~regout  & ((\register|rf[0][25]~regout ) # (!\register|rf[0][24]~regout )))) # (!\register|rf[0][26]~regout  & (\register|rf[0][25]~regout  & (!\register|rf[0][24]~regout  & 
// !\register|rf[0][27]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][25]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][26]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "b002";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N4
cyclone_lcell \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ((\Decoder65~2_combout  & ((\WideOr9~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = "fc30";
defparam \Selector9~0 .operation_mode = "normal";
defparam \Selector9~0 .output_mode = "comb_only";
defparam \Selector9~0 .register_cascade_mode = "off";
defparam \Selector9~0 .sum_lutc_input = "datac";
defparam \Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N4
cyclone_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (\register|rf[0][25]~regout  & ((\register|rf[0][24]~regout  & ((\register|rf[0][27]~regout ))) # (!\register|rf[0][24]~regout  & (\register|rf[0][26]~regout )))) # (!\register|rf[0][25]~regout  & (\register|rf[0][26]~regout  & 
// (\register|rf[0][24]~regout  $ (\register|rf[0][27]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][25]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][26]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "b860";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N6
cyclone_lcell \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ((\Decoder65~2_combout  & (\WideOr8~0_combout )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(\WideOr8~0_combout ),
	.datab(vcc),
	.datac(\Selector47~3_combout ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = "aaf0";
defparam \Selector8~0 .operation_mode = "normal";
defparam \Selector8~0 .output_mode = "comb_only";
defparam \Selector8~0 .register_cascade_mode = "off";
defparam \Selector8~0 .sum_lutc_input = "datac";
defparam \Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N2
cyclone_lcell \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (\register|rf[0][25]~regout  & (\register|rf[0][24]~regout  & (!\register|rf[0][26]~regout  & \register|rf[0][27]~regout ))) # (!\register|rf[0][25]~regout  & (\register|rf[0][26]~regout  $ (((\register|rf[0][24]~regout  & 
// !\register|rf[0][27]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][25]~regout ),
	.datab(\register|rf[0][24]~regout ),
	.datac(\register|rf[0][26]~regout ),
	.datad(\register|rf[0][27]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = "5814";
defparam \WideOr7~0 .operation_mode = "normal";
defparam \WideOr7~0 .output_mode = "comb_only";
defparam \WideOr7~0 .register_cascade_mode = "off";
defparam \WideOr7~0 .sum_lutc_input = "datac";
defparam \WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N3
cyclone_lcell \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ((\Decoder65~2_combout  & ((\WideOr7~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Decoder65~2_combout ),
	.datac(\Selector47~3_combout ),
	.datad(\WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = "fc30";
defparam \Selector7~0 .operation_mode = "normal";
defparam \Selector7~0 .output_mode = "comb_only";
defparam \Selector7~0 .register_cascade_mode = "off";
defparam \Selector7~0 .sum_lutc_input = "datac";
defparam \Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
cyclone_lcell \tr[31] (
// Equation(s):
// tr[31] = DFFEAS((((\register|rf[0][31]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][31]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[31] .lut_mask = "ff00";
defparam \tr[31] .operation_mode = "normal";
defparam \tr[31] .output_mode = "reg_only";
defparam \tr[31] .register_cascade_mode = "off";
defparam \tr[31] .sum_lutc_input = "datac";
defparam \tr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
cyclone_lcell \sr[31] (
// Equation(s):
// sr[31] = DFFEAS((((!ir[16] & \register|rf[0][31]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][31]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[31] .lut_mask = "0f00";
defparam \sr[31] .operation_mode = "normal";
defparam \sr[31] .output_mode = "reg_only";
defparam \sr[31] .register_cascade_mode = "off";
defparam \sr[31] .sum_lutc_input = "datac";
defparam \sr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
cyclone_lcell \sr[30] (
// Equation(s):
// sr[30] = DFFEAS((((!ir[16] & \register|rf[0][30]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[30] .lut_mask = "0f00";
defparam \sr[30] .operation_mode = "normal";
defparam \sr[30] .output_mode = "reg_only";
defparam \sr[30] .register_cascade_mode = "off";
defparam \sr[30] .sum_lutc_input = "datac";
defparam \sr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
cyclone_lcell \tr[29] (
// Equation(s):
// tr[29] = DFFEAS((((\register|rf[0][29]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[29] .lut_mask = "ff00";
defparam \tr[29] .operation_mode = "normal";
defparam \tr[29] .output_mode = "reg_only";
defparam \tr[29] .register_cascade_mode = "off";
defparam \tr[29] .sum_lutc_input = "datac";
defparam \tr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
cyclone_lcell \sr[29] (
// Equation(s):
// sr[29] = DFFEAS(((!ir[16] & ((\register|rf[0][29]~regout )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(ir[16]),
	.datac(vcc),
	.datad(\register|rf[0][29]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[29] .lut_mask = "3300";
defparam \sr[29] .operation_mode = "normal";
defparam \sr[29] .output_mode = "reg_only";
defparam \sr[29] .register_cascade_mode = "off";
defparam \sr[29] .sum_lutc_input = "datac";
defparam \sr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
cyclone_lcell \tr[28] (
// Equation(s):
// tr[28] = DFFEAS((((\register|rf[0][28]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][28]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[28] .lut_mask = "ff00";
defparam \tr[28] .operation_mode = "normal";
defparam \tr[28] .output_mode = "reg_only";
defparam \tr[28] .register_cascade_mode = "off";
defparam \tr[28] .sum_lutc_input = "datac";
defparam \tr[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
cyclone_lcell \sr[28] (
// Equation(s):
// sr[28] = DFFEAS((((!ir[16] & \register|rf[0][28]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(ir[16]),
	.datad(\register|rf[0][28]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(sr[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sr[28] .lut_mask = "0f00";
defparam \sr[28] .operation_mode = "normal";
defparam \sr[28] .output_mode = "reg_only";
defparam \sr[28] .register_cascade_mode = "off";
defparam \sr[28] .sum_lutc_input = "datac";
defparam \sr[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
cyclone_lcell \dr[28] (
// Equation(s):
// dr[28] = DFFEAS(tr[28] $ (sr[28] $ ((!(!\dr[25]~53  & \dr[27]~49 ) # (\dr[25]~53  & \dr[27]~49COUT1_132 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[28]~63  = CARRY((tr[28] & ((sr[28]) # (!\dr[27]~49 ))) # (!tr[28] & (sr[28] & !\dr[27]~49 )))
// \dr[28]~63COUT1_134  = CARRY((tr[28] & ((sr[28]) # (!\dr[27]~49COUT1_132 ))) # (!tr[28] & (sr[28] & !\dr[27]~49COUT1_132 )))

	.clk(\CLK~combout ),
	.dataa(tr[28]),
	.datab(sr[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[25]~53 ),
	.cin0(\dr[27]~49 ),
	.cin1(\dr[27]~49COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[28]),
	.cout(),
	.cout0(\dr[28]~63 ),
	.cout1(\dr[28]~63COUT1_134 ));
// synopsys translate_off
defparam \dr[28] .cin0_used = "true";
defparam \dr[28] .cin1_used = "true";
defparam \dr[28] .cin_used = "true";
defparam \dr[28] .lut_mask = "698e";
defparam \dr[28] .operation_mode = "arithmetic";
defparam \dr[28] .output_mode = "reg_only";
defparam \dr[28] .register_cascade_mode = "off";
defparam \dr[28] .sum_lutc_input = "cin";
defparam \dr[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
cyclone_lcell \dr[29] (
// Equation(s):
// dr[29] = DFFEAS(tr[29] $ (sr[29] $ (((!\dr[25]~53  & \dr[28]~63 ) # (\dr[25]~53  & \dr[28]~63COUT1_134 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[29]~61  = CARRY((tr[29] & (!sr[29] & !\dr[28]~63 )) # (!tr[29] & ((!\dr[28]~63 ) # (!sr[29]))))
// \dr[29]~61COUT1_136  = CARRY((tr[29] & (!sr[29] & !\dr[28]~63COUT1_134 )) # (!tr[29] & ((!\dr[28]~63COUT1_134 ) # (!sr[29]))))

	.clk(\CLK~combout ),
	.dataa(tr[29]),
	.datab(sr[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[25]~53 ),
	.cin0(\dr[28]~63 ),
	.cin1(\dr[28]~63COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[29]),
	.cout(),
	.cout0(\dr[29]~61 ),
	.cout1(\dr[29]~61COUT1_136 ));
// synopsys translate_off
defparam \dr[29] .cin0_used = "true";
defparam \dr[29] .cin1_used = "true";
defparam \dr[29] .cin_used = "true";
defparam \dr[29] .lut_mask = "9617";
defparam \dr[29] .operation_mode = "arithmetic";
defparam \dr[29] .output_mode = "reg_only";
defparam \dr[29] .register_cascade_mode = "off";
defparam \dr[29] .sum_lutc_input = "cin";
defparam \dr[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
cyclone_lcell \dr[30] (
// Equation(s):
// dr[30] = DFFEAS(tr[30] $ (sr[30] $ ((!(!\dr[25]~53  & \dr[29]~61 ) # (\dr[25]~53  & \dr[29]~61COUT1_136 )))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )
// \dr[30]~59  = CARRY((tr[30] & ((sr[30]) # (!\dr[29]~61COUT1_136 ))) # (!tr[30] & (sr[30] & !\dr[29]~61COUT1_136 )))

	.clk(\CLK~combout ),
	.dataa(tr[30]),
	.datab(sr[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[25]~53 ),
	.cin0(\dr[29]~61 ),
	.cin1(\dr[29]~61COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[30]),
	.cout(\dr[30]~59 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[30] .cin0_used = "true";
defparam \dr[30] .cin1_used = "true";
defparam \dr[30] .cin_used = "true";
defparam \dr[30] .lut_mask = "698e";
defparam \dr[30] .operation_mode = "arithmetic";
defparam \dr[30] .output_mode = "reg_only";
defparam \dr[30] .register_cascade_mode = "off";
defparam \dr[30] .sum_lutc_input = "cin";
defparam \dr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
cyclone_lcell \register|rf[0][30] (
// Equation(s):
// \WideOr5~0  = (\register|rf[0][29]~regout  & (!\register|rf[0][31]~regout  & ((\register|rf[0][28]~regout ) # (!E1_rf[0][30])))) # (!\register|rf[0][29]~regout  & ((\register|rf[0][31]~regout  & (E1_rf[0][30])) # (!\register|rf[0][31]~regout  & 
// (!E1_rf[0][30] & \register|rf[0][28]~regout ))))
// \register|rf[0][30]~regout  = DFFEAS(\WideOr5~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[30], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[30]),
	.datad(\register|rf[0][28]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0 ),
	.regout(\register|rf[0][30]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][30] .lut_mask = "6342";
defparam \register|rf[0][30] .operation_mode = "normal";
defparam \register|rf[0][30] .output_mode = "reg_and_comb";
defparam \register|rf[0][30] .register_cascade_mode = "off";
defparam \register|rf[0][30] .sum_lutc_input = "qfbk";
defparam \register|rf[0][30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N1
cyclone_lcell \tr[30] (
// Equation(s):
// tr[30] = DFFEAS((((\register|rf[0][30]~regout ))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~2_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tr[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tr[30] .lut_mask = "ff00";
defparam \tr[30] .operation_mode = "normal";
defparam \tr[30] .output_mode = "reg_only";
defparam \tr[30] .register_cascade_mode = "off";
defparam \tr[30] .sum_lutc_input = "datac";
defparam \tr[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
cyclone_lcell \dr[31] (
// Equation(s):
// dr[31] = DFFEAS((tr[31] $ (\dr[30]~59  $ (sr[31]))), GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \Decoder0~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(tr[31]),
	.datac(vcc),
	.datad(sr[31]),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.cin(\dr[30]~59 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(dr[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dr[31] .cin_used = "true";
defparam \dr[31] .lut_mask = "c33c";
defparam \dr[31] .operation_mode = "normal";
defparam \dr[31] .output_mode = "reg_only";
defparam \dr[31] .register_cascade_mode = "off";
defparam \dr[31] .sum_lutc_input = "cin";
defparam \dr[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
cyclone_lcell \register|rf[0][31] (
// Equation(s):
// \Selector6~0  = (E1_rf[0][31]) # ((\register|rf[0][29]~regout  & ((!\register|rf[0][30]~regout ) # (!\register|rf[0][28]~regout ))) # (!\register|rf[0][29]~regout  & ((\register|rf[0][30]~regout ))))
// \register|rf[0][31]~regout  = DFFEAS(\Selector6~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[31], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][28]~regout ),
	.datac(dr[31]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector6~0 ),
	.regout(\register|rf[0][31]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][31] .lut_mask = "f7fa";
defparam \register|rf[0][31] .operation_mode = "normal";
defparam \register|rf[0][31] .output_mode = "reg_and_comb";
defparam \register|rf[0][31] .register_cascade_mode = "off";
defparam \register|rf[0][31] .sum_lutc_input = "qfbk";
defparam \register|rf[0][31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N9
cyclone_lcell \register|rf[0][28] (
// Equation(s):
// \WideOr3~0  = (\register|rf[0][29]~regout  & ((E1_rf[0][28] & ((\register|rf[0][30]~regout ))) # (!E1_rf[0][28] & (\register|rf[0][31]~regout  & !\register|rf[0][30]~regout )))) # (!\register|rf[0][29]~regout  & (!\register|rf[0][31]~regout  & 
// (E1_rf[0][28] $ (\register|rf[0][30]~regout ))))
// \register|rf[0][28]~regout  = DFFEAS(\WideOr3~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[28], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[28]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0 ),
	.regout(\register|rf[0][28]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][28] .lut_mask = "a118";
defparam \register|rf[0][28] .operation_mode = "normal";
defparam \register|rf[0][28] .output_mode = "reg_and_comb";
defparam \register|rf[0][28] .register_cascade_mode = "off";
defparam \register|rf[0][28] .sum_lutc_input = "qfbk";
defparam \register|rf[0][28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
cyclone_lcell \register|rf[0][29] (
// Equation(s):
// \WideOr4~0  = (E1_rf[0][29] & (\register|rf[0][28]~regout  & (!\register|rf[0][31]~regout ))) # (!E1_rf[0][29] & ((\register|rf[0][30]~regout  & ((!\register|rf[0][31]~regout ))) # (!\register|rf[0][30]~regout  & (\register|rf[0][28]~regout ))))
// \register|rf[0][29]~regout  = DFFEAS(\WideOr4~0 , GLOBAL(\CLK~combout ), GLOBAL(\N_RST~combout ), , \pg|phase [4], dr[29], , , VCC)

	.clk(\CLK~combout ),
	.dataa(\register|rf[0][28]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(dr[29]),
	.datad(\register|rf[0][30]~regout ),
	.aclr(!\N_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pg|phase [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0 ),
	.regout(\register|rf[0][29]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \register|rf[0][29] .lut_mask = "232a";
defparam \register|rf[0][29] .operation_mode = "normal";
defparam \register|rf[0][29] .output_mode = "reg_and_comb";
defparam \register|rf[0][29] .register_cascade_mode = "off";
defparam \register|rf[0][29] .sum_lutc_input = "qfbk";
defparam \register|rf[0][29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
cyclone_lcell \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ((\Selector6~0  & ((\Decoder65~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector6~0 ),
	.datac(vcc),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = "cc00";
defparam \Selector6~1 .operation_mode = "normal";
defparam \Selector6~1 .output_mode = "comb_only";
defparam \Selector6~1 .register_cascade_mode = "off";
defparam \Selector6~1 .sum_lutc_input = "datac";
defparam \Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
cyclone_lcell \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ((\Decoder65~2_combout  & ((\WideOr5~0 ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Selector47~3_combout ),
	.datac(\WideOr5~0 ),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = "f0cc";
defparam \Selector5~0 .operation_mode = "normal";
defparam \Selector5~0 .output_mode = "comb_only";
defparam \Selector5~0 .register_cascade_mode = "off";
defparam \Selector5~0 .sum_lutc_input = "datac";
defparam \Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
cyclone_lcell \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Decoder65~2_combout  & (((\WideOr4~0 )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = "ee44";
defparam \Selector4~0 .operation_mode = "normal";
defparam \Selector4~0 .output_mode = "comb_only";
defparam \Selector4~0 .register_cascade_mode = "off";
defparam \Selector4~0 .sum_lutc_input = "datac";
defparam \Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
cyclone_lcell \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ((\Decoder65~2_combout  & (\WideOr3~0 )) # (!\Decoder65~2_combout  & ((\Selector47~3_combout ))))

	.clk(gnd),
	.dataa(\WideOr3~0 ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\Selector47~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = "afa0";
defparam \Selector3~0 .operation_mode = "normal";
defparam \Selector3~0 .output_mode = "comb_only";
defparam \Selector3~0 .register_cascade_mode = "off";
defparam \Selector3~0 .sum_lutc_input = "datac";
defparam \Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
cyclone_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\register|rf[0][31]~regout  & (\register|rf[0][30]~regout  & ((\register|rf[0][29]~regout ) # (!\register|rf[0][28]~regout )))) # (!\register|rf[0][31]~regout  & (\register|rf[0][29]~regout  & (!\register|rf[0][30]~regout  & 
// !\register|rf[0][28]~regout )))

	.clk(gnd),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(\register|rf[0][30]~regout ),
	.datad(\register|rf[0][28]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "80c2";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
cyclone_lcell \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Decoder65~2_combout  & (((\WideOr2~0_combout )))) # (!\Decoder65~2_combout  & (\Selector47~3_combout ))

	.clk(gnd),
	.dataa(\Decoder65~2_combout ),
	.datab(\Selector47~3_combout ),
	.datac(vcc),
	.datad(\WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = "ee44";
defparam \Selector2~0 .operation_mode = "normal";
defparam \Selector2~0 .output_mode = "comb_only";
defparam \Selector2~0 .register_cascade_mode = "off";
defparam \Selector2~0 .sum_lutc_input = "datac";
defparam \Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
cyclone_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\register|rf[0][29]~regout  & ((\register|rf[0][28]~regout  & (\register|rf[0][31]~regout )) # (!\register|rf[0][28]~regout  & ((\register|rf[0][30]~regout ))))) # (!\register|rf[0][29]~regout  & (\register|rf[0][30]~regout  & 
// (\register|rf[0][31]~regout  $ (\register|rf[0][28]~regout ))))

	.clk(gnd),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(\register|rf[0][30]~regout ),
	.datad(\register|rf[0][28]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "98e0";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y2_N9
cyclone_lcell \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((\Decoder65~2_combout  & ((\WideOr1~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(vcc),
	.datac(\Decoder65~2_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = "fa0a";
defparam \Selector1~0 .operation_mode = "normal";
defparam \Selector1~0 .output_mode = "comb_only";
defparam \Selector1~0 .register_cascade_mode = "off";
defparam \Selector1~0 .sum_lutc_input = "datac";
defparam \Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
cyclone_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\register|rf[0][29]~regout  & (\register|rf[0][31]~regout  & (!\register|rf[0][30]~regout  & \register|rf[0][28]~regout ))) # (!\register|rf[0][29]~regout  & (\register|rf[0][30]~regout  $ (((!\register|rf[0][31]~regout  & 
// \register|rf[0][28]~regout )))))

	.clk(gnd),
	.dataa(\register|rf[0][29]~regout ),
	.datab(\register|rf[0][31]~regout ),
	.datac(\register|rf[0][30]~regout ),
	.datad(\register|rf[0][28]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "4950";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N5
cyclone_lcell \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\Decoder65~2_combout  & ((\WideOr0~0_combout ))) # (!\Decoder65~2_combout  & (\Selector47~3_combout )))

	.clk(gnd),
	.dataa(\Selector47~3_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(vcc),
	.datad(\Decoder65~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = "ccaa";
defparam \Selector0~0 .operation_mode = "normal";
defparam \Selector0~0 .output_mode = "comb_only";
defparam \Selector0~0 .register_cascade_mode = "off";
defparam \Selector0~0 .sum_lutc_input = "datac";
defparam \Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[0]));
// synopsys translate_off
defparam \SEG_OUT[0]~I .input_async_reset = "none";
defparam \SEG_OUT[0]~I .input_power_up = "low";
defparam \SEG_OUT[0]~I .input_register_mode = "none";
defparam \SEG_OUT[0]~I .input_sync_reset = "none";
defparam \SEG_OUT[0]~I .oe_async_reset = "none";
defparam \SEG_OUT[0]~I .oe_power_up = "low";
defparam \SEG_OUT[0]~I .oe_register_mode = "none";
defparam \SEG_OUT[0]~I .oe_sync_reset = "none";
defparam \SEG_OUT[0]~I .operation_mode = "output";
defparam \SEG_OUT[0]~I .output_async_reset = "none";
defparam \SEG_OUT[0]~I .output_power_up = "low";
defparam \SEG_OUT[0]~I .output_register_mode = "none";
defparam \SEG_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[1]~I (
	.datain(\Selector55~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[1]));
// synopsys translate_off
defparam \SEG_OUT[1]~I .input_async_reset = "none";
defparam \SEG_OUT[1]~I .input_power_up = "low";
defparam \SEG_OUT[1]~I .input_register_mode = "none";
defparam \SEG_OUT[1]~I .input_sync_reset = "none";
defparam \SEG_OUT[1]~I .oe_async_reset = "none";
defparam \SEG_OUT[1]~I .oe_power_up = "low";
defparam \SEG_OUT[1]~I .oe_register_mode = "none";
defparam \SEG_OUT[1]~I .oe_sync_reset = "none";
defparam \SEG_OUT[1]~I .operation_mode = "output";
defparam \SEG_OUT[1]~I .output_async_reset = "none";
defparam \SEG_OUT[1]~I .output_power_up = "low";
defparam \SEG_OUT[1]~I .output_register_mode = "none";
defparam \SEG_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[2]~I (
	.datain(\Selector54~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[2]));
// synopsys translate_off
defparam \SEG_OUT[2]~I .input_async_reset = "none";
defparam \SEG_OUT[2]~I .input_power_up = "low";
defparam \SEG_OUT[2]~I .input_register_mode = "none";
defparam \SEG_OUT[2]~I .input_sync_reset = "none";
defparam \SEG_OUT[2]~I .oe_async_reset = "none";
defparam \SEG_OUT[2]~I .oe_power_up = "low";
defparam \SEG_OUT[2]~I .oe_register_mode = "none";
defparam \SEG_OUT[2]~I .oe_sync_reset = "none";
defparam \SEG_OUT[2]~I .operation_mode = "output";
defparam \SEG_OUT[2]~I .output_async_reset = "none";
defparam \SEG_OUT[2]~I .output_power_up = "low";
defparam \SEG_OUT[2]~I .output_register_mode = "none";
defparam \SEG_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[3]~I (
	.datain(\Selector53~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[3]));
// synopsys translate_off
defparam \SEG_OUT[3]~I .input_async_reset = "none";
defparam \SEG_OUT[3]~I .input_power_up = "low";
defparam \SEG_OUT[3]~I .input_register_mode = "none";
defparam \SEG_OUT[3]~I .input_sync_reset = "none";
defparam \SEG_OUT[3]~I .oe_async_reset = "none";
defparam \SEG_OUT[3]~I .oe_power_up = "low";
defparam \SEG_OUT[3]~I .oe_register_mode = "none";
defparam \SEG_OUT[3]~I .oe_sync_reset = "none";
defparam \SEG_OUT[3]~I .operation_mode = "output";
defparam \SEG_OUT[3]~I .output_async_reset = "none";
defparam \SEG_OUT[3]~I .output_power_up = "low";
defparam \SEG_OUT[3]~I .output_register_mode = "none";
defparam \SEG_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[4]~I (
	.datain(\Selector52~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[4]));
// synopsys translate_off
defparam \SEG_OUT[4]~I .input_async_reset = "none";
defparam \SEG_OUT[4]~I .input_power_up = "low";
defparam \SEG_OUT[4]~I .input_register_mode = "none";
defparam \SEG_OUT[4]~I .input_sync_reset = "none";
defparam \SEG_OUT[4]~I .oe_async_reset = "none";
defparam \SEG_OUT[4]~I .oe_power_up = "low";
defparam \SEG_OUT[4]~I .oe_register_mode = "none";
defparam \SEG_OUT[4]~I .oe_sync_reset = "none";
defparam \SEG_OUT[4]~I .operation_mode = "output";
defparam \SEG_OUT[4]~I .output_async_reset = "none";
defparam \SEG_OUT[4]~I .output_power_up = "low";
defparam \SEG_OUT[4]~I .output_register_mode = "none";
defparam \SEG_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[5]~I (
	.datain(\Selector51~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[5]));
// synopsys translate_off
defparam \SEG_OUT[5]~I .input_async_reset = "none";
defparam \SEG_OUT[5]~I .input_power_up = "low";
defparam \SEG_OUT[5]~I .input_register_mode = "none";
defparam \SEG_OUT[5]~I .input_sync_reset = "none";
defparam \SEG_OUT[5]~I .oe_async_reset = "none";
defparam \SEG_OUT[5]~I .oe_power_up = "low";
defparam \SEG_OUT[5]~I .oe_register_mode = "none";
defparam \SEG_OUT[5]~I .oe_sync_reset = "none";
defparam \SEG_OUT[5]~I .operation_mode = "output";
defparam \SEG_OUT[5]~I .output_async_reset = "none";
defparam \SEG_OUT[5]~I .output_power_up = "low";
defparam \SEG_OUT[5]~I .output_register_mode = "none";
defparam \SEG_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[6]~I (
	.datain(\Selector50~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[6]));
// synopsys translate_off
defparam \SEG_OUT[6]~I .input_async_reset = "none";
defparam \SEG_OUT[6]~I .input_power_up = "low";
defparam \SEG_OUT[6]~I .input_register_mode = "none";
defparam \SEG_OUT[6]~I .input_sync_reset = "none";
defparam \SEG_OUT[6]~I .oe_async_reset = "none";
defparam \SEG_OUT[6]~I .oe_power_up = "low";
defparam \SEG_OUT[6]~I .oe_register_mode = "none";
defparam \SEG_OUT[6]~I .oe_sync_reset = "none";
defparam \SEG_OUT[6]~I .operation_mode = "output";
defparam \SEG_OUT[6]~I .output_async_reset = "none";
defparam \SEG_OUT[6]~I .output_power_up = "low";
defparam \SEG_OUT[6]~I .output_register_mode = "none";
defparam \SEG_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[7]~I (
	.datain(!\Selector49~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[7]));
// synopsys translate_off
defparam \SEG_OUT[7]~I .input_async_reset = "none";
defparam \SEG_OUT[7]~I .input_power_up = "low";
defparam \SEG_OUT[7]~I .input_register_mode = "none";
defparam \SEG_OUT[7]~I .input_sync_reset = "none";
defparam \SEG_OUT[7]~I .oe_async_reset = "none";
defparam \SEG_OUT[7]~I .oe_power_up = "low";
defparam \SEG_OUT[7]~I .oe_register_mode = "none";
defparam \SEG_OUT[7]~I .oe_sync_reset = "none";
defparam \SEG_OUT[7]~I .operation_mode = "output";
defparam \SEG_OUT[7]~I .output_async_reset = "none";
defparam \SEG_OUT[7]~I .output_power_up = "low";
defparam \SEG_OUT[7]~I .output_register_mode = "none";
defparam \SEG_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[8]));
// synopsys translate_off
defparam \SEG_OUT[8]~I .input_async_reset = "none";
defparam \SEG_OUT[8]~I .input_power_up = "low";
defparam \SEG_OUT[8]~I .input_register_mode = "none";
defparam \SEG_OUT[8]~I .input_sync_reset = "none";
defparam \SEG_OUT[8]~I .oe_async_reset = "none";
defparam \SEG_OUT[8]~I .oe_power_up = "low";
defparam \SEG_OUT[8]~I .oe_register_mode = "none";
defparam \SEG_OUT[8]~I .oe_sync_reset = "none";
defparam \SEG_OUT[8]~I .operation_mode = "output";
defparam \SEG_OUT[8]~I .output_async_reset = "none";
defparam \SEG_OUT[8]~I .output_power_up = "low";
defparam \SEG_OUT[8]~I .output_register_mode = "none";
defparam \SEG_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[9]~I (
	.datain(\Selector48~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[9]));
// synopsys translate_off
defparam \SEG_OUT[9]~I .input_async_reset = "none";
defparam \SEG_OUT[9]~I .input_power_up = "low";
defparam \SEG_OUT[9]~I .input_register_mode = "none";
defparam \SEG_OUT[9]~I .input_sync_reset = "none";
defparam \SEG_OUT[9]~I .oe_async_reset = "none";
defparam \SEG_OUT[9]~I .oe_power_up = "low";
defparam \SEG_OUT[9]~I .oe_register_mode = "none";
defparam \SEG_OUT[9]~I .oe_sync_reset = "none";
defparam \SEG_OUT[9]~I .operation_mode = "output";
defparam \SEG_OUT[9]~I .output_async_reset = "none";
defparam \SEG_OUT[9]~I .output_power_up = "low";
defparam \SEG_OUT[9]~I .output_register_mode = "none";
defparam \SEG_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[10]~I (
	.datain(!\Selector47~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[10]));
// synopsys translate_off
defparam \SEG_OUT[10]~I .input_async_reset = "none";
defparam \SEG_OUT[10]~I .input_power_up = "low";
defparam \SEG_OUT[10]~I .input_register_mode = "none";
defparam \SEG_OUT[10]~I .input_sync_reset = "none";
defparam \SEG_OUT[10]~I .oe_async_reset = "none";
defparam \SEG_OUT[10]~I .oe_power_up = "low";
defparam \SEG_OUT[10]~I .oe_register_mode = "none";
defparam \SEG_OUT[10]~I .oe_sync_reset = "none";
defparam \SEG_OUT[10]~I .operation_mode = "output";
defparam \SEG_OUT[10]~I .output_async_reset = "none";
defparam \SEG_OUT[10]~I .output_power_up = "low";
defparam \SEG_OUT[10]~I .output_register_mode = "none";
defparam \SEG_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[11]~I (
	.datain(!\Selector46~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[11]));
// synopsys translate_off
defparam \SEG_OUT[11]~I .input_async_reset = "none";
defparam \SEG_OUT[11]~I .input_power_up = "low";
defparam \SEG_OUT[11]~I .input_register_mode = "none";
defparam \SEG_OUT[11]~I .input_sync_reset = "none";
defparam \SEG_OUT[11]~I .oe_async_reset = "none";
defparam \SEG_OUT[11]~I .oe_power_up = "low";
defparam \SEG_OUT[11]~I .oe_register_mode = "none";
defparam \SEG_OUT[11]~I .oe_sync_reset = "none";
defparam \SEG_OUT[11]~I .operation_mode = "output";
defparam \SEG_OUT[11]~I .output_async_reset = "none";
defparam \SEG_OUT[11]~I .output_power_up = "low";
defparam \SEG_OUT[11]~I .output_register_mode = "none";
defparam \SEG_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[12]~I (
	.datain(!\Selector45~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[12]));
// synopsys translate_off
defparam \SEG_OUT[12]~I .input_async_reset = "none";
defparam \SEG_OUT[12]~I .input_power_up = "low";
defparam \SEG_OUT[12]~I .input_register_mode = "none";
defparam \SEG_OUT[12]~I .input_sync_reset = "none";
defparam \SEG_OUT[12]~I .oe_async_reset = "none";
defparam \SEG_OUT[12]~I .oe_power_up = "low";
defparam \SEG_OUT[12]~I .oe_register_mode = "none";
defparam \SEG_OUT[12]~I .oe_sync_reset = "none";
defparam \SEG_OUT[12]~I .operation_mode = "output";
defparam \SEG_OUT[12]~I .output_async_reset = "none";
defparam \SEG_OUT[12]~I .output_power_up = "low";
defparam \SEG_OUT[12]~I .output_register_mode = "none";
defparam \SEG_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[13]~I (
	.datain(!\Selector44~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[13]));
// synopsys translate_off
defparam \SEG_OUT[13]~I .input_async_reset = "none";
defparam \SEG_OUT[13]~I .input_power_up = "low";
defparam \SEG_OUT[13]~I .input_register_mode = "none";
defparam \SEG_OUT[13]~I .input_sync_reset = "none";
defparam \SEG_OUT[13]~I .oe_async_reset = "none";
defparam \SEG_OUT[13]~I .oe_power_up = "low";
defparam \SEG_OUT[13]~I .oe_register_mode = "none";
defparam \SEG_OUT[13]~I .oe_sync_reset = "none";
defparam \SEG_OUT[13]~I .operation_mode = "output";
defparam \SEG_OUT[13]~I .output_async_reset = "none";
defparam \SEG_OUT[13]~I .output_power_up = "low";
defparam \SEG_OUT[13]~I .output_register_mode = "none";
defparam \SEG_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[14]~I (
	.datain(!\Selector43~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[14]));
// synopsys translate_off
defparam \SEG_OUT[14]~I .input_async_reset = "none";
defparam \SEG_OUT[14]~I .input_power_up = "low";
defparam \SEG_OUT[14]~I .input_register_mode = "none";
defparam \SEG_OUT[14]~I .input_sync_reset = "none";
defparam \SEG_OUT[14]~I .oe_async_reset = "none";
defparam \SEG_OUT[14]~I .oe_power_up = "low";
defparam \SEG_OUT[14]~I .oe_register_mode = "none";
defparam \SEG_OUT[14]~I .oe_sync_reset = "none";
defparam \SEG_OUT[14]~I .operation_mode = "output";
defparam \SEG_OUT[14]~I .output_async_reset = "none";
defparam \SEG_OUT[14]~I .output_power_up = "low";
defparam \SEG_OUT[14]~I .output_register_mode = "none";
defparam \SEG_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[15]~I (
	.datain(!\Selector42~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[15]));
// synopsys translate_off
defparam \SEG_OUT[15]~I .input_async_reset = "none";
defparam \SEG_OUT[15]~I .input_power_up = "low";
defparam \SEG_OUT[15]~I .input_register_mode = "none";
defparam \SEG_OUT[15]~I .input_sync_reset = "none";
defparam \SEG_OUT[15]~I .oe_async_reset = "none";
defparam \SEG_OUT[15]~I .oe_power_up = "low";
defparam \SEG_OUT[15]~I .oe_register_mode = "none";
defparam \SEG_OUT[15]~I .oe_sync_reset = "none";
defparam \SEG_OUT[15]~I .operation_mode = "output";
defparam \SEG_OUT[15]~I .output_async_reset = "none";
defparam \SEG_OUT[15]~I .output_power_up = "low";
defparam \SEG_OUT[15]~I .output_register_mode = "none";
defparam \SEG_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[16]));
// synopsys translate_off
defparam \SEG_OUT[16]~I .input_async_reset = "none";
defparam \SEG_OUT[16]~I .input_power_up = "low";
defparam \SEG_OUT[16]~I .input_register_mode = "none";
defparam \SEG_OUT[16]~I .input_sync_reset = "none";
defparam \SEG_OUT[16]~I .oe_async_reset = "none";
defparam \SEG_OUT[16]~I .oe_power_up = "low";
defparam \SEG_OUT[16]~I .oe_register_mode = "none";
defparam \SEG_OUT[16]~I .oe_sync_reset = "none";
defparam \SEG_OUT[16]~I .operation_mode = "output";
defparam \SEG_OUT[16]~I .output_async_reset = "none";
defparam \SEG_OUT[16]~I .output_power_up = "low";
defparam \SEG_OUT[16]~I .output_register_mode = "none";
defparam \SEG_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[17]~I (
	.datain(\Selector41~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[17]));
// synopsys translate_off
defparam \SEG_OUT[17]~I .input_async_reset = "none";
defparam \SEG_OUT[17]~I .input_power_up = "low";
defparam \SEG_OUT[17]~I .input_register_mode = "none";
defparam \SEG_OUT[17]~I .input_sync_reset = "none";
defparam \SEG_OUT[17]~I .oe_async_reset = "none";
defparam \SEG_OUT[17]~I .oe_power_up = "low";
defparam \SEG_OUT[17]~I .oe_register_mode = "none";
defparam \SEG_OUT[17]~I .oe_sync_reset = "none";
defparam \SEG_OUT[17]~I .operation_mode = "output";
defparam \SEG_OUT[17]~I .output_async_reset = "none";
defparam \SEG_OUT[17]~I .output_power_up = "low";
defparam \SEG_OUT[17]~I .output_register_mode = "none";
defparam \SEG_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[18]~I (
	.datain(!\Selector40~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[18]));
// synopsys translate_off
defparam \SEG_OUT[18]~I .input_async_reset = "none";
defparam \SEG_OUT[18]~I .input_power_up = "low";
defparam \SEG_OUT[18]~I .input_register_mode = "none";
defparam \SEG_OUT[18]~I .input_sync_reset = "none";
defparam \SEG_OUT[18]~I .oe_async_reset = "none";
defparam \SEG_OUT[18]~I .oe_power_up = "low";
defparam \SEG_OUT[18]~I .oe_register_mode = "none";
defparam \SEG_OUT[18]~I .oe_sync_reset = "none";
defparam \SEG_OUT[18]~I .operation_mode = "output";
defparam \SEG_OUT[18]~I .output_async_reset = "none";
defparam \SEG_OUT[18]~I .output_power_up = "low";
defparam \SEG_OUT[18]~I .output_register_mode = "none";
defparam \SEG_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[19]~I (
	.datain(!\Selector39~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[19]));
// synopsys translate_off
defparam \SEG_OUT[19]~I .input_async_reset = "none";
defparam \SEG_OUT[19]~I .input_power_up = "low";
defparam \SEG_OUT[19]~I .input_register_mode = "none";
defparam \SEG_OUT[19]~I .input_sync_reset = "none";
defparam \SEG_OUT[19]~I .oe_async_reset = "none";
defparam \SEG_OUT[19]~I .oe_power_up = "low";
defparam \SEG_OUT[19]~I .oe_register_mode = "none";
defparam \SEG_OUT[19]~I .oe_sync_reset = "none";
defparam \SEG_OUT[19]~I .operation_mode = "output";
defparam \SEG_OUT[19]~I .output_async_reset = "none";
defparam \SEG_OUT[19]~I .output_power_up = "low";
defparam \SEG_OUT[19]~I .output_register_mode = "none";
defparam \SEG_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[20]~I (
	.datain(!\Selector38~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[20]));
// synopsys translate_off
defparam \SEG_OUT[20]~I .input_async_reset = "none";
defparam \SEG_OUT[20]~I .input_power_up = "low";
defparam \SEG_OUT[20]~I .input_register_mode = "none";
defparam \SEG_OUT[20]~I .input_sync_reset = "none";
defparam \SEG_OUT[20]~I .oe_async_reset = "none";
defparam \SEG_OUT[20]~I .oe_power_up = "low";
defparam \SEG_OUT[20]~I .oe_register_mode = "none";
defparam \SEG_OUT[20]~I .oe_sync_reset = "none";
defparam \SEG_OUT[20]~I .operation_mode = "output";
defparam \SEG_OUT[20]~I .output_async_reset = "none";
defparam \SEG_OUT[20]~I .output_power_up = "low";
defparam \SEG_OUT[20]~I .output_register_mode = "none";
defparam \SEG_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[21]~I (
	.datain(!\Selector37~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[21]));
// synopsys translate_off
defparam \SEG_OUT[21]~I .input_async_reset = "none";
defparam \SEG_OUT[21]~I .input_power_up = "low";
defparam \SEG_OUT[21]~I .input_register_mode = "none";
defparam \SEG_OUT[21]~I .input_sync_reset = "none";
defparam \SEG_OUT[21]~I .oe_async_reset = "none";
defparam \SEG_OUT[21]~I .oe_power_up = "low";
defparam \SEG_OUT[21]~I .oe_register_mode = "none";
defparam \SEG_OUT[21]~I .oe_sync_reset = "none";
defparam \SEG_OUT[21]~I .operation_mode = "output";
defparam \SEG_OUT[21]~I .output_async_reset = "none";
defparam \SEG_OUT[21]~I .output_power_up = "low";
defparam \SEG_OUT[21]~I .output_register_mode = "none";
defparam \SEG_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[22]~I (
	.datain(!\Selector36~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[22]));
// synopsys translate_off
defparam \SEG_OUT[22]~I .input_async_reset = "none";
defparam \SEG_OUT[22]~I .input_power_up = "low";
defparam \SEG_OUT[22]~I .input_register_mode = "none";
defparam \SEG_OUT[22]~I .input_sync_reset = "none";
defparam \SEG_OUT[22]~I .oe_async_reset = "none";
defparam \SEG_OUT[22]~I .oe_power_up = "low";
defparam \SEG_OUT[22]~I .oe_register_mode = "none";
defparam \SEG_OUT[22]~I .oe_sync_reset = "none";
defparam \SEG_OUT[22]~I .operation_mode = "output";
defparam \SEG_OUT[22]~I .output_async_reset = "none";
defparam \SEG_OUT[22]~I .output_power_up = "low";
defparam \SEG_OUT[22]~I .output_register_mode = "none";
defparam \SEG_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[23]~I (
	.datain(!\Selector35~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[23]));
// synopsys translate_off
defparam \SEG_OUT[23]~I .input_async_reset = "none";
defparam \SEG_OUT[23]~I .input_power_up = "low";
defparam \SEG_OUT[23]~I .input_register_mode = "none";
defparam \SEG_OUT[23]~I .input_sync_reset = "none";
defparam \SEG_OUT[23]~I .oe_async_reset = "none";
defparam \SEG_OUT[23]~I .oe_power_up = "low";
defparam \SEG_OUT[23]~I .oe_register_mode = "none";
defparam \SEG_OUT[23]~I .oe_sync_reset = "none";
defparam \SEG_OUT[23]~I .operation_mode = "output";
defparam \SEG_OUT[23]~I .output_async_reset = "none";
defparam \SEG_OUT[23]~I .output_power_up = "low";
defparam \SEG_OUT[23]~I .output_register_mode = "none";
defparam \SEG_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[24]));
// synopsys translate_off
defparam \SEG_OUT[24]~I .input_async_reset = "none";
defparam \SEG_OUT[24]~I .input_power_up = "low";
defparam \SEG_OUT[24]~I .input_register_mode = "none";
defparam \SEG_OUT[24]~I .input_sync_reset = "none";
defparam \SEG_OUT[24]~I .oe_async_reset = "none";
defparam \SEG_OUT[24]~I .oe_power_up = "low";
defparam \SEG_OUT[24]~I .oe_register_mode = "none";
defparam \SEG_OUT[24]~I .oe_sync_reset = "none";
defparam \SEG_OUT[24]~I .operation_mode = "output";
defparam \SEG_OUT[24]~I .output_async_reset = "none";
defparam \SEG_OUT[24]~I .output_power_up = "low";
defparam \SEG_OUT[24]~I .output_register_mode = "none";
defparam \SEG_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[25]~I (
	.datain(\Selector34~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[25]));
// synopsys translate_off
defparam \SEG_OUT[25]~I .input_async_reset = "none";
defparam \SEG_OUT[25]~I .input_power_up = "low";
defparam \SEG_OUT[25]~I .input_register_mode = "none";
defparam \SEG_OUT[25]~I .input_sync_reset = "none";
defparam \SEG_OUT[25]~I .oe_async_reset = "none";
defparam \SEG_OUT[25]~I .oe_power_up = "low";
defparam \SEG_OUT[25]~I .oe_register_mode = "none";
defparam \SEG_OUT[25]~I .oe_sync_reset = "none";
defparam \SEG_OUT[25]~I .operation_mode = "output";
defparam \SEG_OUT[25]~I .output_async_reset = "none";
defparam \SEG_OUT[25]~I .output_power_up = "low";
defparam \SEG_OUT[25]~I .output_register_mode = "none";
defparam \SEG_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[26]~I (
	.datain(!\Selector33~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[26]));
// synopsys translate_off
defparam \SEG_OUT[26]~I .input_async_reset = "none";
defparam \SEG_OUT[26]~I .input_power_up = "low";
defparam \SEG_OUT[26]~I .input_register_mode = "none";
defparam \SEG_OUT[26]~I .input_sync_reset = "none";
defparam \SEG_OUT[26]~I .oe_async_reset = "none";
defparam \SEG_OUT[26]~I .oe_power_up = "low";
defparam \SEG_OUT[26]~I .oe_register_mode = "none";
defparam \SEG_OUT[26]~I .oe_sync_reset = "none";
defparam \SEG_OUT[26]~I .operation_mode = "output";
defparam \SEG_OUT[26]~I .output_async_reset = "none";
defparam \SEG_OUT[26]~I .output_power_up = "low";
defparam \SEG_OUT[26]~I .output_register_mode = "none";
defparam \SEG_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[27]~I (
	.datain(!\Selector32~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[27]));
// synopsys translate_off
defparam \SEG_OUT[27]~I .input_async_reset = "none";
defparam \SEG_OUT[27]~I .input_power_up = "low";
defparam \SEG_OUT[27]~I .input_register_mode = "none";
defparam \SEG_OUT[27]~I .input_sync_reset = "none";
defparam \SEG_OUT[27]~I .oe_async_reset = "none";
defparam \SEG_OUT[27]~I .oe_power_up = "low";
defparam \SEG_OUT[27]~I .oe_register_mode = "none";
defparam \SEG_OUT[27]~I .oe_sync_reset = "none";
defparam \SEG_OUT[27]~I .operation_mode = "output";
defparam \SEG_OUT[27]~I .output_async_reset = "none";
defparam \SEG_OUT[27]~I .output_power_up = "low";
defparam \SEG_OUT[27]~I .output_register_mode = "none";
defparam \SEG_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[28]~I (
	.datain(!\Selector31~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[28]));
// synopsys translate_off
defparam \SEG_OUT[28]~I .input_async_reset = "none";
defparam \SEG_OUT[28]~I .input_power_up = "low";
defparam \SEG_OUT[28]~I .input_register_mode = "none";
defparam \SEG_OUT[28]~I .input_sync_reset = "none";
defparam \SEG_OUT[28]~I .oe_async_reset = "none";
defparam \SEG_OUT[28]~I .oe_power_up = "low";
defparam \SEG_OUT[28]~I .oe_register_mode = "none";
defparam \SEG_OUT[28]~I .oe_sync_reset = "none";
defparam \SEG_OUT[28]~I .operation_mode = "output";
defparam \SEG_OUT[28]~I .output_async_reset = "none";
defparam \SEG_OUT[28]~I .output_power_up = "low";
defparam \SEG_OUT[28]~I .output_register_mode = "none";
defparam \SEG_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[29]~I (
	.datain(!\Selector30~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[29]));
// synopsys translate_off
defparam \SEG_OUT[29]~I .input_async_reset = "none";
defparam \SEG_OUT[29]~I .input_power_up = "low";
defparam \SEG_OUT[29]~I .input_register_mode = "none";
defparam \SEG_OUT[29]~I .input_sync_reset = "none";
defparam \SEG_OUT[29]~I .oe_async_reset = "none";
defparam \SEG_OUT[29]~I .oe_power_up = "low";
defparam \SEG_OUT[29]~I .oe_register_mode = "none";
defparam \SEG_OUT[29]~I .oe_sync_reset = "none";
defparam \SEG_OUT[29]~I .operation_mode = "output";
defparam \SEG_OUT[29]~I .output_async_reset = "none";
defparam \SEG_OUT[29]~I .output_power_up = "low";
defparam \SEG_OUT[29]~I .output_register_mode = "none";
defparam \SEG_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[30]~I (
	.datain(!\Selector29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[30]));
// synopsys translate_off
defparam \SEG_OUT[30]~I .input_async_reset = "none";
defparam \SEG_OUT[30]~I .input_power_up = "low";
defparam \SEG_OUT[30]~I .input_register_mode = "none";
defparam \SEG_OUT[30]~I .input_sync_reset = "none";
defparam \SEG_OUT[30]~I .oe_async_reset = "none";
defparam \SEG_OUT[30]~I .oe_power_up = "low";
defparam \SEG_OUT[30]~I .oe_register_mode = "none";
defparam \SEG_OUT[30]~I .oe_sync_reset = "none";
defparam \SEG_OUT[30]~I .operation_mode = "output";
defparam \SEG_OUT[30]~I .output_async_reset = "none";
defparam \SEG_OUT[30]~I .output_power_up = "low";
defparam \SEG_OUT[30]~I .output_register_mode = "none";
defparam \SEG_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[31]~I (
	.datain(!\Selector28~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[31]));
// synopsys translate_off
defparam \SEG_OUT[31]~I .input_async_reset = "none";
defparam \SEG_OUT[31]~I .input_power_up = "low";
defparam \SEG_OUT[31]~I .input_register_mode = "none";
defparam \SEG_OUT[31]~I .input_sync_reset = "none";
defparam \SEG_OUT[31]~I .oe_async_reset = "none";
defparam \SEG_OUT[31]~I .oe_power_up = "low";
defparam \SEG_OUT[31]~I .oe_register_mode = "none";
defparam \SEG_OUT[31]~I .oe_sync_reset = "none";
defparam \SEG_OUT[31]~I .operation_mode = "output";
defparam \SEG_OUT[31]~I .output_async_reset = "none";
defparam \SEG_OUT[31]~I .output_power_up = "low";
defparam \SEG_OUT[31]~I .output_register_mode = "none";
defparam \SEG_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[32]));
// synopsys translate_off
defparam \SEG_OUT[32]~I .input_async_reset = "none";
defparam \SEG_OUT[32]~I .input_power_up = "low";
defparam \SEG_OUT[32]~I .input_register_mode = "none";
defparam \SEG_OUT[32]~I .input_sync_reset = "none";
defparam \SEG_OUT[32]~I .oe_async_reset = "none";
defparam \SEG_OUT[32]~I .oe_power_up = "low";
defparam \SEG_OUT[32]~I .oe_register_mode = "none";
defparam \SEG_OUT[32]~I .oe_sync_reset = "none";
defparam \SEG_OUT[32]~I .operation_mode = "output";
defparam \SEG_OUT[32]~I .output_async_reset = "none";
defparam \SEG_OUT[32]~I .output_power_up = "low";
defparam \SEG_OUT[32]~I .output_register_mode = "none";
defparam \SEG_OUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[33]~I (
	.datain(\Selector27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[33]));
// synopsys translate_off
defparam \SEG_OUT[33]~I .input_async_reset = "none";
defparam \SEG_OUT[33]~I .input_power_up = "low";
defparam \SEG_OUT[33]~I .input_register_mode = "none";
defparam \SEG_OUT[33]~I .input_sync_reset = "none";
defparam \SEG_OUT[33]~I .oe_async_reset = "none";
defparam \SEG_OUT[33]~I .oe_power_up = "low";
defparam \SEG_OUT[33]~I .oe_register_mode = "none";
defparam \SEG_OUT[33]~I .oe_sync_reset = "none";
defparam \SEG_OUT[33]~I .operation_mode = "output";
defparam \SEG_OUT[33]~I .output_async_reset = "none";
defparam \SEG_OUT[33]~I .output_power_up = "low";
defparam \SEG_OUT[33]~I .output_register_mode = "none";
defparam \SEG_OUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[34]~I (
	.datain(!\Selector26~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[34]));
// synopsys translate_off
defparam \SEG_OUT[34]~I .input_async_reset = "none";
defparam \SEG_OUT[34]~I .input_power_up = "low";
defparam \SEG_OUT[34]~I .input_register_mode = "none";
defparam \SEG_OUT[34]~I .input_sync_reset = "none";
defparam \SEG_OUT[34]~I .oe_async_reset = "none";
defparam \SEG_OUT[34]~I .oe_power_up = "low";
defparam \SEG_OUT[34]~I .oe_register_mode = "none";
defparam \SEG_OUT[34]~I .oe_sync_reset = "none";
defparam \SEG_OUT[34]~I .operation_mode = "output";
defparam \SEG_OUT[34]~I .output_async_reset = "none";
defparam \SEG_OUT[34]~I .output_power_up = "low";
defparam \SEG_OUT[34]~I .output_register_mode = "none";
defparam \SEG_OUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[35]~I (
	.datain(!\Selector25~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[35]));
// synopsys translate_off
defparam \SEG_OUT[35]~I .input_async_reset = "none";
defparam \SEG_OUT[35]~I .input_power_up = "low";
defparam \SEG_OUT[35]~I .input_register_mode = "none";
defparam \SEG_OUT[35]~I .input_sync_reset = "none";
defparam \SEG_OUT[35]~I .oe_async_reset = "none";
defparam \SEG_OUT[35]~I .oe_power_up = "low";
defparam \SEG_OUT[35]~I .oe_register_mode = "none";
defparam \SEG_OUT[35]~I .oe_sync_reset = "none";
defparam \SEG_OUT[35]~I .operation_mode = "output";
defparam \SEG_OUT[35]~I .output_async_reset = "none";
defparam \SEG_OUT[35]~I .output_power_up = "low";
defparam \SEG_OUT[35]~I .output_register_mode = "none";
defparam \SEG_OUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[36]~I (
	.datain(!\Selector24~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[36]));
// synopsys translate_off
defparam \SEG_OUT[36]~I .input_async_reset = "none";
defparam \SEG_OUT[36]~I .input_power_up = "low";
defparam \SEG_OUT[36]~I .input_register_mode = "none";
defparam \SEG_OUT[36]~I .input_sync_reset = "none";
defparam \SEG_OUT[36]~I .oe_async_reset = "none";
defparam \SEG_OUT[36]~I .oe_power_up = "low";
defparam \SEG_OUT[36]~I .oe_register_mode = "none";
defparam \SEG_OUT[36]~I .oe_sync_reset = "none";
defparam \SEG_OUT[36]~I .operation_mode = "output";
defparam \SEG_OUT[36]~I .output_async_reset = "none";
defparam \SEG_OUT[36]~I .output_power_up = "low";
defparam \SEG_OUT[36]~I .output_register_mode = "none";
defparam \SEG_OUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[37]~I (
	.datain(!\Selector23~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[37]));
// synopsys translate_off
defparam \SEG_OUT[37]~I .input_async_reset = "none";
defparam \SEG_OUT[37]~I .input_power_up = "low";
defparam \SEG_OUT[37]~I .input_register_mode = "none";
defparam \SEG_OUT[37]~I .input_sync_reset = "none";
defparam \SEG_OUT[37]~I .oe_async_reset = "none";
defparam \SEG_OUT[37]~I .oe_power_up = "low";
defparam \SEG_OUT[37]~I .oe_register_mode = "none";
defparam \SEG_OUT[37]~I .oe_sync_reset = "none";
defparam \SEG_OUT[37]~I .operation_mode = "output";
defparam \SEG_OUT[37]~I .output_async_reset = "none";
defparam \SEG_OUT[37]~I .output_power_up = "low";
defparam \SEG_OUT[37]~I .output_register_mode = "none";
defparam \SEG_OUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[38]~I (
	.datain(!\Selector22~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[38]));
// synopsys translate_off
defparam \SEG_OUT[38]~I .input_async_reset = "none";
defparam \SEG_OUT[38]~I .input_power_up = "low";
defparam \SEG_OUT[38]~I .input_register_mode = "none";
defparam \SEG_OUT[38]~I .input_sync_reset = "none";
defparam \SEG_OUT[38]~I .oe_async_reset = "none";
defparam \SEG_OUT[38]~I .oe_power_up = "low";
defparam \SEG_OUT[38]~I .oe_register_mode = "none";
defparam \SEG_OUT[38]~I .oe_sync_reset = "none";
defparam \SEG_OUT[38]~I .operation_mode = "output";
defparam \SEG_OUT[38]~I .output_async_reset = "none";
defparam \SEG_OUT[38]~I .output_power_up = "low";
defparam \SEG_OUT[38]~I .output_register_mode = "none";
defparam \SEG_OUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[39]~I (
	.datain(!\Selector21~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[39]));
// synopsys translate_off
defparam \SEG_OUT[39]~I .input_async_reset = "none";
defparam \SEG_OUT[39]~I .input_power_up = "low";
defparam \SEG_OUT[39]~I .input_register_mode = "none";
defparam \SEG_OUT[39]~I .input_sync_reset = "none";
defparam \SEG_OUT[39]~I .oe_async_reset = "none";
defparam \SEG_OUT[39]~I .oe_power_up = "low";
defparam \SEG_OUT[39]~I .oe_register_mode = "none";
defparam \SEG_OUT[39]~I .oe_sync_reset = "none";
defparam \SEG_OUT[39]~I .operation_mode = "output";
defparam \SEG_OUT[39]~I .output_async_reset = "none";
defparam \SEG_OUT[39]~I .output_power_up = "low";
defparam \SEG_OUT[39]~I .output_register_mode = "none";
defparam \SEG_OUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[40]));
// synopsys translate_off
defparam \SEG_OUT[40]~I .input_async_reset = "none";
defparam \SEG_OUT[40]~I .input_power_up = "low";
defparam \SEG_OUT[40]~I .input_register_mode = "none";
defparam \SEG_OUT[40]~I .input_sync_reset = "none";
defparam \SEG_OUT[40]~I .oe_async_reset = "none";
defparam \SEG_OUT[40]~I .oe_power_up = "low";
defparam \SEG_OUT[40]~I .oe_register_mode = "none";
defparam \SEG_OUT[40]~I .oe_sync_reset = "none";
defparam \SEG_OUT[40]~I .operation_mode = "output";
defparam \SEG_OUT[40]~I .output_async_reset = "none";
defparam \SEG_OUT[40]~I .output_power_up = "low";
defparam \SEG_OUT[40]~I .output_register_mode = "none";
defparam \SEG_OUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[41]~I (
	.datain(\Selector20~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[41]));
// synopsys translate_off
defparam \SEG_OUT[41]~I .input_async_reset = "none";
defparam \SEG_OUT[41]~I .input_power_up = "low";
defparam \SEG_OUT[41]~I .input_register_mode = "none";
defparam \SEG_OUT[41]~I .input_sync_reset = "none";
defparam \SEG_OUT[41]~I .oe_async_reset = "none";
defparam \SEG_OUT[41]~I .oe_power_up = "low";
defparam \SEG_OUT[41]~I .oe_register_mode = "none";
defparam \SEG_OUT[41]~I .oe_sync_reset = "none";
defparam \SEG_OUT[41]~I .operation_mode = "output";
defparam \SEG_OUT[41]~I .output_async_reset = "none";
defparam \SEG_OUT[41]~I .output_power_up = "low";
defparam \SEG_OUT[41]~I .output_register_mode = "none";
defparam \SEG_OUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[42]~I (
	.datain(!\Selector19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[42]));
// synopsys translate_off
defparam \SEG_OUT[42]~I .input_async_reset = "none";
defparam \SEG_OUT[42]~I .input_power_up = "low";
defparam \SEG_OUT[42]~I .input_register_mode = "none";
defparam \SEG_OUT[42]~I .input_sync_reset = "none";
defparam \SEG_OUT[42]~I .oe_async_reset = "none";
defparam \SEG_OUT[42]~I .oe_power_up = "low";
defparam \SEG_OUT[42]~I .oe_register_mode = "none";
defparam \SEG_OUT[42]~I .oe_sync_reset = "none";
defparam \SEG_OUT[42]~I .operation_mode = "output";
defparam \SEG_OUT[42]~I .output_async_reset = "none";
defparam \SEG_OUT[42]~I .output_power_up = "low";
defparam \SEG_OUT[42]~I .output_register_mode = "none";
defparam \SEG_OUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[43]~I (
	.datain(!\Selector18~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[43]));
// synopsys translate_off
defparam \SEG_OUT[43]~I .input_async_reset = "none";
defparam \SEG_OUT[43]~I .input_power_up = "low";
defparam \SEG_OUT[43]~I .input_register_mode = "none";
defparam \SEG_OUT[43]~I .input_sync_reset = "none";
defparam \SEG_OUT[43]~I .oe_async_reset = "none";
defparam \SEG_OUT[43]~I .oe_power_up = "low";
defparam \SEG_OUT[43]~I .oe_register_mode = "none";
defparam \SEG_OUT[43]~I .oe_sync_reset = "none";
defparam \SEG_OUT[43]~I .operation_mode = "output";
defparam \SEG_OUT[43]~I .output_async_reset = "none";
defparam \SEG_OUT[43]~I .output_power_up = "low";
defparam \SEG_OUT[43]~I .output_register_mode = "none";
defparam \SEG_OUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[44]~I (
	.datain(!\Selector17~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[44]));
// synopsys translate_off
defparam \SEG_OUT[44]~I .input_async_reset = "none";
defparam \SEG_OUT[44]~I .input_power_up = "low";
defparam \SEG_OUT[44]~I .input_register_mode = "none";
defparam \SEG_OUT[44]~I .input_sync_reset = "none";
defparam \SEG_OUT[44]~I .oe_async_reset = "none";
defparam \SEG_OUT[44]~I .oe_power_up = "low";
defparam \SEG_OUT[44]~I .oe_register_mode = "none";
defparam \SEG_OUT[44]~I .oe_sync_reset = "none";
defparam \SEG_OUT[44]~I .operation_mode = "output";
defparam \SEG_OUT[44]~I .output_async_reset = "none";
defparam \SEG_OUT[44]~I .output_power_up = "low";
defparam \SEG_OUT[44]~I .output_register_mode = "none";
defparam \SEG_OUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[45]~I (
	.datain(!\Selector16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[45]));
// synopsys translate_off
defparam \SEG_OUT[45]~I .input_async_reset = "none";
defparam \SEG_OUT[45]~I .input_power_up = "low";
defparam \SEG_OUT[45]~I .input_register_mode = "none";
defparam \SEG_OUT[45]~I .input_sync_reset = "none";
defparam \SEG_OUT[45]~I .oe_async_reset = "none";
defparam \SEG_OUT[45]~I .oe_power_up = "low";
defparam \SEG_OUT[45]~I .oe_register_mode = "none";
defparam \SEG_OUT[45]~I .oe_sync_reset = "none";
defparam \SEG_OUT[45]~I .operation_mode = "output";
defparam \SEG_OUT[45]~I .output_async_reset = "none";
defparam \SEG_OUT[45]~I .output_power_up = "low";
defparam \SEG_OUT[45]~I .output_register_mode = "none";
defparam \SEG_OUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[46]~I (
	.datain(!\Selector15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[46]));
// synopsys translate_off
defparam \SEG_OUT[46]~I .input_async_reset = "none";
defparam \SEG_OUT[46]~I .input_power_up = "low";
defparam \SEG_OUT[46]~I .input_register_mode = "none";
defparam \SEG_OUT[46]~I .input_sync_reset = "none";
defparam \SEG_OUT[46]~I .oe_async_reset = "none";
defparam \SEG_OUT[46]~I .oe_power_up = "low";
defparam \SEG_OUT[46]~I .oe_register_mode = "none";
defparam \SEG_OUT[46]~I .oe_sync_reset = "none";
defparam \SEG_OUT[46]~I .operation_mode = "output";
defparam \SEG_OUT[46]~I .output_async_reset = "none";
defparam \SEG_OUT[46]~I .output_power_up = "low";
defparam \SEG_OUT[46]~I .output_register_mode = "none";
defparam \SEG_OUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[47]~I (
	.datain(!\Selector14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[47]));
// synopsys translate_off
defparam \SEG_OUT[47]~I .input_async_reset = "none";
defparam \SEG_OUT[47]~I .input_power_up = "low";
defparam \SEG_OUT[47]~I .input_register_mode = "none";
defparam \SEG_OUT[47]~I .input_sync_reset = "none";
defparam \SEG_OUT[47]~I .oe_async_reset = "none";
defparam \SEG_OUT[47]~I .oe_power_up = "low";
defparam \SEG_OUT[47]~I .oe_register_mode = "none";
defparam \SEG_OUT[47]~I .oe_sync_reset = "none";
defparam \SEG_OUT[47]~I .operation_mode = "output";
defparam \SEG_OUT[47]~I .output_async_reset = "none";
defparam \SEG_OUT[47]~I .output_power_up = "low";
defparam \SEG_OUT[47]~I .output_register_mode = "none";
defparam \SEG_OUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[48]));
// synopsys translate_off
defparam \SEG_OUT[48]~I .input_async_reset = "none";
defparam \SEG_OUT[48]~I .input_power_up = "low";
defparam \SEG_OUT[48]~I .input_register_mode = "none";
defparam \SEG_OUT[48]~I .input_sync_reset = "none";
defparam \SEG_OUT[48]~I .oe_async_reset = "none";
defparam \SEG_OUT[48]~I .oe_power_up = "low";
defparam \SEG_OUT[48]~I .oe_register_mode = "none";
defparam \SEG_OUT[48]~I .oe_sync_reset = "none";
defparam \SEG_OUT[48]~I .operation_mode = "output";
defparam \SEG_OUT[48]~I .output_async_reset = "none";
defparam \SEG_OUT[48]~I .output_power_up = "low";
defparam \SEG_OUT[48]~I .output_register_mode = "none";
defparam \SEG_OUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[49]~I (
	.datain(\Selector13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[49]));
// synopsys translate_off
defparam \SEG_OUT[49]~I .input_async_reset = "none";
defparam \SEG_OUT[49]~I .input_power_up = "low";
defparam \SEG_OUT[49]~I .input_register_mode = "none";
defparam \SEG_OUT[49]~I .input_sync_reset = "none";
defparam \SEG_OUT[49]~I .oe_async_reset = "none";
defparam \SEG_OUT[49]~I .oe_power_up = "low";
defparam \SEG_OUT[49]~I .oe_register_mode = "none";
defparam \SEG_OUT[49]~I .oe_sync_reset = "none";
defparam \SEG_OUT[49]~I .operation_mode = "output";
defparam \SEG_OUT[49]~I .output_async_reset = "none";
defparam \SEG_OUT[49]~I .output_power_up = "low";
defparam \SEG_OUT[49]~I .output_register_mode = "none";
defparam \SEG_OUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[50]~I (
	.datain(!\Selector12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[50]));
// synopsys translate_off
defparam \SEG_OUT[50]~I .input_async_reset = "none";
defparam \SEG_OUT[50]~I .input_power_up = "low";
defparam \SEG_OUT[50]~I .input_register_mode = "none";
defparam \SEG_OUT[50]~I .input_sync_reset = "none";
defparam \SEG_OUT[50]~I .oe_async_reset = "none";
defparam \SEG_OUT[50]~I .oe_power_up = "low";
defparam \SEG_OUT[50]~I .oe_register_mode = "none";
defparam \SEG_OUT[50]~I .oe_sync_reset = "none";
defparam \SEG_OUT[50]~I .operation_mode = "output";
defparam \SEG_OUT[50]~I .output_async_reset = "none";
defparam \SEG_OUT[50]~I .output_power_up = "low";
defparam \SEG_OUT[50]~I .output_register_mode = "none";
defparam \SEG_OUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[51]~I (
	.datain(!\Selector11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[51]));
// synopsys translate_off
defparam \SEG_OUT[51]~I .input_async_reset = "none";
defparam \SEG_OUT[51]~I .input_power_up = "low";
defparam \SEG_OUT[51]~I .input_register_mode = "none";
defparam \SEG_OUT[51]~I .input_sync_reset = "none";
defparam \SEG_OUT[51]~I .oe_async_reset = "none";
defparam \SEG_OUT[51]~I .oe_power_up = "low";
defparam \SEG_OUT[51]~I .oe_register_mode = "none";
defparam \SEG_OUT[51]~I .oe_sync_reset = "none";
defparam \SEG_OUT[51]~I .operation_mode = "output";
defparam \SEG_OUT[51]~I .output_async_reset = "none";
defparam \SEG_OUT[51]~I .output_power_up = "low";
defparam \SEG_OUT[51]~I .output_register_mode = "none";
defparam \SEG_OUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[52]~I (
	.datain(!\Selector10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[52]));
// synopsys translate_off
defparam \SEG_OUT[52]~I .input_async_reset = "none";
defparam \SEG_OUT[52]~I .input_power_up = "low";
defparam \SEG_OUT[52]~I .input_register_mode = "none";
defparam \SEG_OUT[52]~I .input_sync_reset = "none";
defparam \SEG_OUT[52]~I .oe_async_reset = "none";
defparam \SEG_OUT[52]~I .oe_power_up = "low";
defparam \SEG_OUT[52]~I .oe_register_mode = "none";
defparam \SEG_OUT[52]~I .oe_sync_reset = "none";
defparam \SEG_OUT[52]~I .operation_mode = "output";
defparam \SEG_OUT[52]~I .output_async_reset = "none";
defparam \SEG_OUT[52]~I .output_power_up = "low";
defparam \SEG_OUT[52]~I .output_register_mode = "none";
defparam \SEG_OUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[53]~I (
	.datain(!\Selector9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[53]));
// synopsys translate_off
defparam \SEG_OUT[53]~I .input_async_reset = "none";
defparam \SEG_OUT[53]~I .input_power_up = "low";
defparam \SEG_OUT[53]~I .input_register_mode = "none";
defparam \SEG_OUT[53]~I .input_sync_reset = "none";
defparam \SEG_OUT[53]~I .oe_async_reset = "none";
defparam \SEG_OUT[53]~I .oe_power_up = "low";
defparam \SEG_OUT[53]~I .oe_register_mode = "none";
defparam \SEG_OUT[53]~I .oe_sync_reset = "none";
defparam \SEG_OUT[53]~I .operation_mode = "output";
defparam \SEG_OUT[53]~I .output_async_reset = "none";
defparam \SEG_OUT[53]~I .output_power_up = "low";
defparam \SEG_OUT[53]~I .output_register_mode = "none";
defparam \SEG_OUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[54]~I (
	.datain(!\Selector8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[54]));
// synopsys translate_off
defparam \SEG_OUT[54]~I .input_async_reset = "none";
defparam \SEG_OUT[54]~I .input_power_up = "low";
defparam \SEG_OUT[54]~I .input_register_mode = "none";
defparam \SEG_OUT[54]~I .input_sync_reset = "none";
defparam \SEG_OUT[54]~I .oe_async_reset = "none";
defparam \SEG_OUT[54]~I .oe_power_up = "low";
defparam \SEG_OUT[54]~I .oe_register_mode = "none";
defparam \SEG_OUT[54]~I .oe_sync_reset = "none";
defparam \SEG_OUT[54]~I .operation_mode = "output";
defparam \SEG_OUT[54]~I .output_async_reset = "none";
defparam \SEG_OUT[54]~I .output_power_up = "low";
defparam \SEG_OUT[54]~I .output_register_mode = "none";
defparam \SEG_OUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[55]~I (
	.datain(!\Selector7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[55]));
// synopsys translate_off
defparam \SEG_OUT[55]~I .input_async_reset = "none";
defparam \SEG_OUT[55]~I .input_power_up = "low";
defparam \SEG_OUT[55]~I .input_register_mode = "none";
defparam \SEG_OUT[55]~I .input_sync_reset = "none";
defparam \SEG_OUT[55]~I .oe_async_reset = "none";
defparam \SEG_OUT[55]~I .oe_power_up = "low";
defparam \SEG_OUT[55]~I .oe_register_mode = "none";
defparam \SEG_OUT[55]~I .oe_sync_reset = "none";
defparam \SEG_OUT[55]~I .operation_mode = "output";
defparam \SEG_OUT[55]~I .output_async_reset = "none";
defparam \SEG_OUT[55]~I .output_power_up = "low";
defparam \SEG_OUT[55]~I .output_register_mode = "none";
defparam \SEG_OUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[56]));
// synopsys translate_off
defparam \SEG_OUT[56]~I .input_async_reset = "none";
defparam \SEG_OUT[56]~I .input_power_up = "low";
defparam \SEG_OUT[56]~I .input_register_mode = "none";
defparam \SEG_OUT[56]~I .input_sync_reset = "none";
defparam \SEG_OUT[56]~I .oe_async_reset = "none";
defparam \SEG_OUT[56]~I .oe_power_up = "low";
defparam \SEG_OUT[56]~I .oe_register_mode = "none";
defparam \SEG_OUT[56]~I .oe_sync_reset = "none";
defparam \SEG_OUT[56]~I .operation_mode = "output";
defparam \SEG_OUT[56]~I .output_async_reset = "none";
defparam \SEG_OUT[56]~I .output_power_up = "low";
defparam \SEG_OUT[56]~I .output_register_mode = "none";
defparam \SEG_OUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[57]~I (
	.datain(\Selector6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[57]));
// synopsys translate_off
defparam \SEG_OUT[57]~I .input_async_reset = "none";
defparam \SEG_OUT[57]~I .input_power_up = "low";
defparam \SEG_OUT[57]~I .input_register_mode = "none";
defparam \SEG_OUT[57]~I .input_sync_reset = "none";
defparam \SEG_OUT[57]~I .oe_async_reset = "none";
defparam \SEG_OUT[57]~I .oe_power_up = "low";
defparam \SEG_OUT[57]~I .oe_register_mode = "none";
defparam \SEG_OUT[57]~I .oe_sync_reset = "none";
defparam \SEG_OUT[57]~I .operation_mode = "output";
defparam \SEG_OUT[57]~I .output_async_reset = "none";
defparam \SEG_OUT[57]~I .output_power_up = "low";
defparam \SEG_OUT[57]~I .output_register_mode = "none";
defparam \SEG_OUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[58]~I (
	.datain(!\Selector5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[58]));
// synopsys translate_off
defparam \SEG_OUT[58]~I .input_async_reset = "none";
defparam \SEG_OUT[58]~I .input_power_up = "low";
defparam \SEG_OUT[58]~I .input_register_mode = "none";
defparam \SEG_OUT[58]~I .input_sync_reset = "none";
defparam \SEG_OUT[58]~I .oe_async_reset = "none";
defparam \SEG_OUT[58]~I .oe_power_up = "low";
defparam \SEG_OUT[58]~I .oe_register_mode = "none";
defparam \SEG_OUT[58]~I .oe_sync_reset = "none";
defparam \SEG_OUT[58]~I .operation_mode = "output";
defparam \SEG_OUT[58]~I .output_async_reset = "none";
defparam \SEG_OUT[58]~I .output_power_up = "low";
defparam \SEG_OUT[58]~I .output_register_mode = "none";
defparam \SEG_OUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[59]~I (
	.datain(!\Selector4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[59]));
// synopsys translate_off
defparam \SEG_OUT[59]~I .input_async_reset = "none";
defparam \SEG_OUT[59]~I .input_power_up = "low";
defparam \SEG_OUT[59]~I .input_register_mode = "none";
defparam \SEG_OUT[59]~I .input_sync_reset = "none";
defparam \SEG_OUT[59]~I .oe_async_reset = "none";
defparam \SEG_OUT[59]~I .oe_power_up = "low";
defparam \SEG_OUT[59]~I .oe_register_mode = "none";
defparam \SEG_OUT[59]~I .oe_sync_reset = "none";
defparam \SEG_OUT[59]~I .operation_mode = "output";
defparam \SEG_OUT[59]~I .output_async_reset = "none";
defparam \SEG_OUT[59]~I .output_power_up = "low";
defparam \SEG_OUT[59]~I .output_register_mode = "none";
defparam \SEG_OUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[60]~I (
	.datain(!\Selector3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[60]));
// synopsys translate_off
defparam \SEG_OUT[60]~I .input_async_reset = "none";
defparam \SEG_OUT[60]~I .input_power_up = "low";
defparam \SEG_OUT[60]~I .input_register_mode = "none";
defparam \SEG_OUT[60]~I .input_sync_reset = "none";
defparam \SEG_OUT[60]~I .oe_async_reset = "none";
defparam \SEG_OUT[60]~I .oe_power_up = "low";
defparam \SEG_OUT[60]~I .oe_register_mode = "none";
defparam \SEG_OUT[60]~I .oe_sync_reset = "none";
defparam \SEG_OUT[60]~I .operation_mode = "output";
defparam \SEG_OUT[60]~I .output_async_reset = "none";
defparam \SEG_OUT[60]~I .output_power_up = "low";
defparam \SEG_OUT[60]~I .output_register_mode = "none";
defparam \SEG_OUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[61]~I (
	.datain(!\Selector2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[61]));
// synopsys translate_off
defparam \SEG_OUT[61]~I .input_async_reset = "none";
defparam \SEG_OUT[61]~I .input_power_up = "low";
defparam \SEG_OUT[61]~I .input_register_mode = "none";
defparam \SEG_OUT[61]~I .input_sync_reset = "none";
defparam \SEG_OUT[61]~I .oe_async_reset = "none";
defparam \SEG_OUT[61]~I .oe_power_up = "low";
defparam \SEG_OUT[61]~I .oe_register_mode = "none";
defparam \SEG_OUT[61]~I .oe_sync_reset = "none";
defparam \SEG_OUT[61]~I .operation_mode = "output";
defparam \SEG_OUT[61]~I .output_async_reset = "none";
defparam \SEG_OUT[61]~I .output_power_up = "low";
defparam \SEG_OUT[61]~I .output_register_mode = "none";
defparam \SEG_OUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[62]~I (
	.datain(!\Selector1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[62]));
// synopsys translate_off
defparam \SEG_OUT[62]~I .input_async_reset = "none";
defparam \SEG_OUT[62]~I .input_power_up = "low";
defparam \SEG_OUT[62]~I .input_register_mode = "none";
defparam \SEG_OUT[62]~I .input_sync_reset = "none";
defparam \SEG_OUT[62]~I .oe_async_reset = "none";
defparam \SEG_OUT[62]~I .oe_power_up = "low";
defparam \SEG_OUT[62]~I .oe_register_mode = "none";
defparam \SEG_OUT[62]~I .oe_sync_reset = "none";
defparam \SEG_OUT[62]~I .operation_mode = "output";
defparam \SEG_OUT[62]~I .output_async_reset = "none";
defparam \SEG_OUT[62]~I .output_power_up = "low";
defparam \SEG_OUT[62]~I .output_register_mode = "none";
defparam \SEG_OUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_OUT[63]~I (
	.datain(!\Selector0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_OUT[63]));
// synopsys translate_off
defparam \SEG_OUT[63]~I .input_async_reset = "none";
defparam \SEG_OUT[63]~I .input_power_up = "low";
defparam \SEG_OUT[63]~I .input_register_mode = "none";
defparam \SEG_OUT[63]~I .input_sync_reset = "none";
defparam \SEG_OUT[63]~I .oe_async_reset = "none";
defparam \SEG_OUT[63]~I .oe_power_up = "low";
defparam \SEG_OUT[63]~I .oe_register_mode = "none";
defparam \SEG_OUT[63]~I .oe_sync_reset = "none";
defparam \SEG_OUT[63]~I .operation_mode = "output";
defparam \SEG_OUT[63]~I .output_async_reset = "none";
defparam \SEG_OUT[63]~I .output_power_up = "low";
defparam \SEG_OUT[63]~I .output_register_mode = "none";
defparam \SEG_OUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[0]~I (
	.datain(r_controller[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[0]));
// synopsys translate_off
defparam \SEG_SEL[0]~I .input_async_reset = "none";
defparam \SEG_SEL[0]~I .input_power_up = "low";
defparam \SEG_SEL[0]~I .input_register_mode = "none";
defparam \SEG_SEL[0]~I .input_sync_reset = "none";
defparam \SEG_SEL[0]~I .oe_async_reset = "none";
defparam \SEG_SEL[0]~I .oe_power_up = "low";
defparam \SEG_SEL[0]~I .oe_register_mode = "none";
defparam \SEG_SEL[0]~I .oe_sync_reset = "none";
defparam \SEG_SEL[0]~I .operation_mode = "output";
defparam \SEG_SEL[0]~I .output_async_reset = "none";
defparam \SEG_SEL[0]~I .output_power_up = "low";
defparam \SEG_SEL[0]~I .output_register_mode = "none";
defparam \SEG_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[1]~I (
	.datain(r_controller[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[1]));
// synopsys translate_off
defparam \SEG_SEL[1]~I .input_async_reset = "none";
defparam \SEG_SEL[1]~I .input_power_up = "low";
defparam \SEG_SEL[1]~I .input_register_mode = "none";
defparam \SEG_SEL[1]~I .input_sync_reset = "none";
defparam \SEG_SEL[1]~I .oe_async_reset = "none";
defparam \SEG_SEL[1]~I .oe_power_up = "low";
defparam \SEG_SEL[1]~I .oe_register_mode = "none";
defparam \SEG_SEL[1]~I .oe_sync_reset = "none";
defparam \SEG_SEL[1]~I .operation_mode = "output";
defparam \SEG_SEL[1]~I .output_async_reset = "none";
defparam \SEG_SEL[1]~I .output_power_up = "low";
defparam \SEG_SEL[1]~I .output_register_mode = "none";
defparam \SEG_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[2]~I (
	.datain(r_controller[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[2]));
// synopsys translate_off
defparam \SEG_SEL[2]~I .input_async_reset = "none";
defparam \SEG_SEL[2]~I .input_power_up = "low";
defparam \SEG_SEL[2]~I .input_register_mode = "none";
defparam \SEG_SEL[2]~I .input_sync_reset = "none";
defparam \SEG_SEL[2]~I .oe_async_reset = "none";
defparam \SEG_SEL[2]~I .oe_power_up = "low";
defparam \SEG_SEL[2]~I .oe_register_mode = "none";
defparam \SEG_SEL[2]~I .oe_sync_reset = "none";
defparam \SEG_SEL[2]~I .operation_mode = "output";
defparam \SEG_SEL[2]~I .output_async_reset = "none";
defparam \SEG_SEL[2]~I .output_power_up = "low";
defparam \SEG_SEL[2]~I .output_register_mode = "none";
defparam \SEG_SEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[3]~I (
	.datain(r_controller[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[3]));
// synopsys translate_off
defparam \SEG_SEL[3]~I .input_async_reset = "none";
defparam \SEG_SEL[3]~I .input_power_up = "low";
defparam \SEG_SEL[3]~I .input_register_mode = "none";
defparam \SEG_SEL[3]~I .input_sync_reset = "none";
defparam \SEG_SEL[3]~I .oe_async_reset = "none";
defparam \SEG_SEL[3]~I .oe_power_up = "low";
defparam \SEG_SEL[3]~I .oe_register_mode = "none";
defparam \SEG_SEL[3]~I .oe_sync_reset = "none";
defparam \SEG_SEL[3]~I .operation_mode = "output";
defparam \SEG_SEL[3]~I .output_async_reset = "none";
defparam \SEG_SEL[3]~I .output_power_up = "low";
defparam \SEG_SEL[3]~I .output_register_mode = "none";
defparam \SEG_SEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[4]~I (
	.datain(r_controller[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[4]));
// synopsys translate_off
defparam \SEG_SEL[4]~I .input_async_reset = "none";
defparam \SEG_SEL[4]~I .input_power_up = "low";
defparam \SEG_SEL[4]~I .input_register_mode = "none";
defparam \SEG_SEL[4]~I .input_sync_reset = "none";
defparam \SEG_SEL[4]~I .oe_async_reset = "none";
defparam \SEG_SEL[4]~I .oe_power_up = "low";
defparam \SEG_SEL[4]~I .oe_register_mode = "none";
defparam \SEG_SEL[4]~I .oe_sync_reset = "none";
defparam \SEG_SEL[4]~I .operation_mode = "output";
defparam \SEG_SEL[4]~I .output_async_reset = "none";
defparam \SEG_SEL[4]~I .output_power_up = "low";
defparam \SEG_SEL[4]~I .output_register_mode = "none";
defparam \SEG_SEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[5]~I (
	.datain(r_controller[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[5]));
// synopsys translate_off
defparam \SEG_SEL[5]~I .input_async_reset = "none";
defparam \SEG_SEL[5]~I .input_power_up = "low";
defparam \SEG_SEL[5]~I .input_register_mode = "none";
defparam \SEG_SEL[5]~I .input_sync_reset = "none";
defparam \SEG_SEL[5]~I .oe_async_reset = "none";
defparam \SEG_SEL[5]~I .oe_power_up = "low";
defparam \SEG_SEL[5]~I .oe_register_mode = "none";
defparam \SEG_SEL[5]~I .oe_sync_reset = "none";
defparam \SEG_SEL[5]~I .operation_mode = "output";
defparam \SEG_SEL[5]~I .output_async_reset = "none";
defparam \SEG_SEL[5]~I .output_power_up = "low";
defparam \SEG_SEL[5]~I .output_register_mode = "none";
defparam \SEG_SEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[6]~I (
	.datain(r_controller[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[6]));
// synopsys translate_off
defparam \SEG_SEL[6]~I .input_async_reset = "none";
defparam \SEG_SEL[6]~I .input_power_up = "low";
defparam \SEG_SEL[6]~I .input_register_mode = "none";
defparam \SEG_SEL[6]~I .input_sync_reset = "none";
defparam \SEG_SEL[6]~I .oe_async_reset = "none";
defparam \SEG_SEL[6]~I .oe_power_up = "low";
defparam \SEG_SEL[6]~I .oe_register_mode = "none";
defparam \SEG_SEL[6]~I .oe_sync_reset = "none";
defparam \SEG_SEL[6]~I .operation_mode = "output";
defparam \SEG_SEL[6]~I .output_async_reset = "none";
defparam \SEG_SEL[6]~I .output_power_up = "low";
defparam \SEG_SEL[6]~I .output_register_mode = "none";
defparam \SEG_SEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \SEG_SEL[7]~I (
	.datain(r_controller[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(SEG_SEL[7]));
// synopsys translate_off
defparam \SEG_SEL[7]~I .input_async_reset = "none";
defparam \SEG_SEL[7]~I .input_power_up = "low";
defparam \SEG_SEL[7]~I .input_register_mode = "none";
defparam \SEG_SEL[7]~I .input_sync_reset = "none";
defparam \SEG_SEL[7]~I .oe_async_reset = "none";
defparam \SEG_SEL[7]~I .oe_power_up = "low";
defparam \SEG_SEL[7]~I .oe_register_mode = "none";
defparam \SEG_SEL[7]~I .oe_sync_reset = "none";
defparam \SEG_SEL[7]~I .operation_mode = "output";
defparam \SEG_SEL[7]~I .output_async_reset = "none";
defparam \SEG_SEL[7]~I .output_power_up = "low";
defparam \SEG_SEL[7]~I .output_register_mode = "none";
defparam \SEG_SEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
