Compilation report for RESDMAC
Sun Feb 19 19:15:54 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Analysis & Synthesis Summary
  9. Analysis & Synthesis Settings
 10. Parallel Compilation
 11. Analysis & Synthesis Source Files Read
 12. Analysis & Synthesis Resource Usage Summary
 13. Analysis & Synthesis Resource Utilization by Entity
 14. Analysis & Synthesis IP Cores Summary
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (No Restructuring Performed)
 19. Parameter Settings for User Entity Instance: PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "PLL:u_PLL"
 22. Port Connectivity Checks: "registers:u_registers"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Equations
 25. Analysis & Synthesis Messages
 26. Fitter Summary
 27. Fitter Settings
 28. Parallel Compilation
 29. Incremental Compilation Preservation Summary
 30. Incremental Compilation Partition Settings
 31. Incremental Compilation Placement Preservation
 32. Fitter Equations
 33. Pin-Out File
 34. Fitter Resource Usage Summary
 35. Fitter Partition Statistics
 36. Input Pins
 37. Output Pins
 38. Bidir Pins
 39. I/O Bank Usage
 40. All Package Pins
 41. PLL Summary
 42. PLL Usage
 43. Output Pin Default Load For Reported TCO
 44. Fitter Resource Utilization by Entity
 45. Delay Chain Summary
 46. Pad To Core Delay Chain Fanout
 47. Control Signals
 48. Global & Other Fast Signals
 49. Non-Global High Fan-Out Signals
 50. Other Routing Usage Summary
 51. LAB Logic Elements
 52. LAB-wide Signals
 53. LAB Signals Sourced
 54. LAB Signals Sourced Out
 55. LAB Distinct Inputs
 56. Fitter Device Options
 57. Operating Settings and Conditions
 58. Estimated Delay Added for Hold Timing Summary
 59. Estimated Delay Added for Hold Timing Details
 60. Fitter Messages
 61. Fitter Suppressed Messages
 62. Assembler Summary
 63. Assembler Settings
 64. Assembler Generated Files
 65. Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.sof
 66. Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.pof
 67. Assembler Messages
 68. Legal Notice
 69. TimeQuest Timing Analyzer Summary
 70. Parallel Compilation
 71. SDC File List
 72. Clocks
 73. Slow Model Fmax Summary
 74. Slow Model Setup Summary
 75. Slow Model Hold Summary
 76. Slow Model Recovery Summary
 77. Slow Model Removal Summary
 78. Slow Model Minimum Pulse Width Summary
 79. Slow Model Setup: 'n/a'
 80. Slow Model Setup: 'sclk'
 81. Slow Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
 82. Slow Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
 83. Slow Model Hold: 'n/a'
 84. Slow Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
 85. Slow Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
 86. Slow Model Hold: 'sclk'
 87. Slow Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
 88. Slow Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
 89. Slow Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
 90. Slow Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
 91. Slow Model Minimum Pulse Width: 'sclk'
 92. Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
 93. Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
 94. Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Propagation Delay
100. Minimum Propagation Delay
101. Output Enable Times
102. Minimum Output Enable Times
103. Output Disable Times
104. Minimum Output Disable Times
105. Fast Model Setup Summary
106. Fast Model Hold Summary
107. Fast Model Recovery Summary
108. Fast Model Removal Summary
109. Fast Model Minimum Pulse Width Summary
110. Fast Model Setup: 'n/a'
111. Fast Model Setup: 'sclk'
112. Fast Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
113. Fast Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
114. Fast Model Hold: 'n/a'
115. Fast Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
116. Fast Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
117. Fast Model Hold: 'sclk'
118. Fast Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
119. Fast Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
120. Fast Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
121. Fast Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
122. Fast Model Minimum Pulse Width: 'sclk'
123. Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'
124. Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'
125. Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'
126. Setup Times
127. Hold Times
128. Clock to Output Times
129. Minimum Clock to Output Times
130. Propagation Delay
131. Minimum Propagation Delay
132. Output Enable Times
133. Minimum Output Enable Times
134. Output Disable Times
135. Minimum Output Disable Times
136. Multicorner Timing Analysis Summary
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Progagation Delay
142. Minimum Progagation Delay
143. Setup Transfers
144. Hold Transfers
145. Recovery Transfers
146. Removal Transfers
147. Report TCCS
148. Report RSKM
149. Unconstrained Paths
150. TimeQuest Timing Analyzer Messages
151. Design Assistant Summary
152. Design Assistant Settings
153. Critical Violations
154. High Violations
155. Medium Violations
156. Information only Violations
157. Design Assistant Messages
158. EDA Netlist Writer Summary
159. Simulation Settings
160. Simulation Generated Files
161. EDA Netlist Writer Messages
162. Flow Messages
163. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Sun Feb 19 19:15:54 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RESDMAC                                         ;
; Top-level Entity Name              ; RESDMAC                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 794 / 4,608 ( 17 % )                            ;
;     Total combinational functions  ; 665 / 4,608 ( 14 % )                            ;
;     Dedicated logic registers      ; 409 / 4,608 ( 9 % )                             ;
; Total registers                    ; 409                                             ;
; Total pins                         ; 81 / 89 ( 91 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/19/2023 19:15:41 ;
; Main task         ; Compilation         ;
; Revision Name     ; RESDMAC             ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                               ;
+-------------------------------------------------+------------------------------------------------------------------------------+--------------------------------+-------------+----------------+
; Assignment Name                                 ; Value                                                                        ; Default Value                  ; Entity Name ; Section Id     ;
+-------------------------------------------------+------------------------------------------------------------------------------+--------------------------------+-------------+----------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP             ; On                                                                           ; Off                            ; --          ; --             ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION              ; On                                                                           ; Off                            ; --          ; --             ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION              ; On                                                                           ; Off                            ; --          ; --             ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION   ; On                                                                           ; Off                            ; --          ; --             ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Always                                                                       ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_STRATIXII                 ; Normal                                                                       ; Auto                           ; --          ; --             ;
; AUTO_SHIFT_REGISTER_RECOGNITION                 ; Always                                                                       ; Auto                           ; --          ; --             ;
; COMPILER_SIGNATURE_ID                           ; 4681953352956.167683414104168                                                ; --                             ; --          ; --             ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                ; Speed                                                                        ; Balanced                       ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                          ; Verilog Hdl                                                                  ; --                             ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                             ; ModelSim-Altera (Verilog)                                                    ; <None>                         ; --          ; --             ;
; ENABLE_DRC_SETTINGS                             ; On                                                                           ; Off                            ; --          ; --             ;
; ENABLE_SIGNALTAP                                ; On                                                                           ; --                             ; --          ; --             ;
; FITTER_EFFORT                                   ; Standard Fit                                                                 ; Auto Fit                       ; --          ; --             ;
; IP_TOOL_NAME                                    ; ALTPLL                                                                       ; --                             ; --          ; --             ;
; IP_TOOL_VERSION                                 ; 13.0                                                                         ; --                             ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                                                           ; --                             ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                                                            ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll.bsf                                                                    ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll_inst.v                                                                 ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll_bb.v                                                                   ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll.inc                                                                    ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll.cmp                                                                    ; --                             ; --          ; --             ;
; MISC_FILE                                       ; atpll.ppf                                                                    ; --                             ; --          ; --             ;
; MUX_RESTRUCTURE                                 ; Off                                                                          ; Auto                           ; --          ; --             ;
; OPTIMIZE_HOLD_TIMING                            ; All Paths                                                                    ; IO Paths and Minimum TPD Paths ; --          ; --             ;
; PARTITION_COLOR                                 ; 16764057                                                                     ; --                             ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; PLACEMENT_AND_ROUTING                                                        ; --                             ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                          ; SOURCE                                                                       ; --                             ; --          ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                  ; On                                                                           ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA         ; On                                                                           ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ; On                                                                           ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION         ; On                                                                           ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING            ; On                                                                           ; Off                            ; --          ; --             ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 2.0                                                                          ; 1.0                            ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL                       ; None (CONSERVATIVE)                                                          ; --                             ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION                   ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                        ; --                             ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                        ; output_files                                                                 ; --                             ; --          ; --             ;
; REMOVE_REDUNDANT_LOGIC_CELLS                    ; On                                                                           ; Off                            ; --          ; --             ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                ; MAXIMUM                                                                      ; Normal                         ; --          ; --             ;
; SEARCH_PATH                                     ; c:\users\mbtay\sdmac-replacement\rtl\cpu_sm                                  ; --                             ; --          ; --             ;
; SEARCH_PATH                                     ; c:\users\mbtay\sdmac-replacement\rtl\datapath                                ; --                             ; --          ; --             ;
; SEARCH_PATH                                     ; c:\users\mbtay\sdmac-replacement\rtl\fifo                                    ; --                             ; --          ; --             ;
; SEARCH_PATH                                     ; c:\users\mbtay\sdmac-replacement\rtl\registers                               ; --                             ; --          ; --             ;
; SEARCH_PATH                                     ; c:\users\mbtay\sdmac-replacement\rtl\scsi_sm                                 ; --                             ; --          ; --             ;
; SLD_FILE                                        ; C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/stp1_auto_stripped.stp ; --                             ; --          ; --             ;
; SMART_RECOMPILE                                 ; On                                                                           ; Off                            ; --          ; --             ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                   ; On                                                                           ; Off                            ; --          ; --             ;
; USE_SIGNALTAP_FILE                              ; output_files/stp1.stp                                                        ; --                             ; --          ; --             ;
+-------------------------------------------------+------------------------------------------------------------------------------+--------------------------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 4644 MB             ; 00:00:02                           ;
; Fitter                    ; 00:00:04     ; 1.0                     ; 5350 MB             ; 00:00:02                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 4567 MB             ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4611 MB             ; 00:00:00                           ;
; Design Assistant          ; 00:00:01     ; 1.0                     ; 4546 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4543 MB             ; 00:00:00                           ;
; Total                     ; 00:00:09     ; --                      ; --                  ; 00:00:04                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
; Design Assistant          ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; WINDOWS-23LMJOM  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC
quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
quartus_sta RESDMAC -c RESDMAC
quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 19 19:15:43 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RESDMAC                                         ;
; Top-level Entity Name              ; RESDMAC                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 925                                             ;
;     Total combinational functions  ; 658                                             ;
;     Dedicated logic registers      ; 409                                             ;
; Total registers                    ; 409                                             ;
; Total pins                         ; 81                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; RESDMAC            ; RESDMAC            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+-----------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                        ; Library ;
+-----------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------+---------+
; ../RTL/PLL.v                      ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v                          ;         ;
; ../RTL/SCSI_SM/scsi_sm_outputs.v  ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v      ;         ;
; ../RTL/SCSI_SM/scsi_sm_inputs.v   ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v       ;         ;
; ../RTL/SCSI_SM/SCSI_SM.v          ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v              ;         ;
; ../RTL/Registers/registers_term.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v     ;         ;
; ../RTL/Registers/registers_istr.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v     ;         ;
; ../RTL/Registers/registers_cntr.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v     ;         ;
; ../RTL/Registers/registers.v      ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v          ;         ;
; ../RTL/Registers/addr_decoder.v   ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v       ;         ;
; ../RTL/FIFO/fifo_write_strobes.v  ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v      ;         ;
; ../RTL/FIFO/fifo_full_empty_ctr.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v     ;         ;
; ../RTL/FIFO/fifo_byte_ptr.v       ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v           ;         ;
; ../RTL/FIFO/fifo_3bit_cntr.v      ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v          ;         ;
; ../RTL/FIFO/fifo.v                ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v                    ;         ;
; ../RTL/datapath/datapath_scsi.v   ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v       ;         ;
; ../RTL/datapath/datapath_output.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v     ;         ;
; ../RTL/datapath/datapath_input.v  ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v      ;         ;
; ../RTL/datapath/datapath_24dec.v  ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v      ;         ;
; ../RTL/datapath/datapath_8b_MUX.v ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v     ;         ;
; ../RTL/datapath/datapath.v        ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v            ;         ;
; ../RTL/CPU_SM/cpudff5.v           ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v               ;         ;
; ../RTL/CPU_SM/cpudff4.v           ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v               ;         ;
; ../RTL/CPU_SM/cpudff3.v           ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v               ;         ;
; ../RTL/CPU_SM/cpudff2.v           ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v               ;         ;
; ../RTL/CPU_SM/cpudff1.v           ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v               ;         ;
; ../RTL/CPU_SM/CPU_SM_output.v     ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v         ;         ;
; ../RTL/CPU_SM/CPU_SM_inputs.v     ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v         ;         ;
; ../RTL/CPU_SM/CPU_SM.v            ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v                ;         ;
; ../RTL/RESDMAC.v                  ; yes             ; User Verilog HDL File       ; C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v                      ;         ;
; atpll.v                           ; yes             ; User Wizard-Generated File  ; C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v                    ;         ;
; altpll.tdf                        ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
+-----------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimated Total logic elements              ; 925                                                   ;
;                                             ;                                                       ;
; Total combinational functions               ; 658                                                   ;
; Logic element usage by number of LUT inputs ;                                                       ;
;     -- 4 input functions                    ; 478                                                   ;
;     -- 3 input functions                    ; 119                                                   ;
;     -- <=2 input functions                  ; 61                                                    ;
;                                             ;                                                       ;
; Logic elements by mode                      ;                                                       ;
;     -- normal mode                          ; 658                                                   ;
;     -- arithmetic mode                      ; 0                                                     ;
;                                             ;                                                       ;
; Total registers                             ; 409                                                   ;
;     -- Dedicated logic registers            ; 409                                                   ;
;     -- I/O registers                        ; 0                                                     ;
;                                             ;                                                       ;
; I/O pins                                    ; 81                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                     ;
; Total PLLs                                  ; 1                                                     ;
;     -- PLLs                                 ; 1                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] ;
; Maximum fan-out                             ; 99                                                    ;
; Total fan-out                               ; 3645                                                  ;
; Average fan-out                             ; 3.17                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; |RESDMAC                                      ; 658 (16)          ; 409 (4)      ; 0           ; 0            ; 0       ; 0         ; 81   ; 0            ; |RESDMAC                                                                                     ; work         ;
;    |CPU_SM:u_CPU_SM|                          ; 172 (6)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM                                                                     ; work         ;
;       |CPU_SM_inputs:u_CPU_SM_inputs|         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs                                       ; work         ;
;       |CPU_SM_outputs:u_CPU_SM_outputs|       ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs                                     ; work         ;
;       |cpudff1:u_cpudff1|                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff1:u_cpudff1                                                   ; work         ;
;       |cpudff2:u_cpudff2|                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff2:u_cpudff2                                                   ; work         ;
;       |cpudff3:u_cpudff3|                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff3:u_cpudff3                                                   ; work         ;
;       |cpudff4:u_cpudff4|                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff4:u_cpudff4                                                   ; work         ;
;       |cpudff5:u_cpudff5|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff5:u_cpudff5                                                   ; work         ;
;    |PLL:u_PLL|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL                                                                           ; work         ;
;       |atpll:APLL_inst|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst                                                           ; work         ;
;          |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component                                   ; work         ;
;    |SCSI_SM:u_SCSI_SM|                        ; 69 (2)            ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|SCSI_SM:u_SCSI_SM                                                                   ; work         ;
;       |scsi_sm_inputs:u_scsi_sm_inputs|       ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs                                   ; work         ;
;       |scsi_sm_outputs:u_scsi_sm_outputs|     ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs                                 ; work         ;
;    |datapath:u_datapath|                      ; 177 (2)           ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath                                                                 ; work         ;
;       |datapath_input:u_datapath_input|       ; 57 (57)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_input:u_datapath_input                                 ; work         ;
;       |datapath_output:u_datapath_output|     ; 56 (56)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output                               ; work         ;
;       |datapath_scsi:u_datapath_scsi|         ; 62 (24)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi                                   ; work         ;
;          |datapath_24dec:u_datapath_24dec|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec   ; work         ;
;          |datapath_8b_MUX:u_datapath_8b_MUX|  ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX ; work         ;
;    |fifo:int_fifo|                            ; 200 (168)         ; 281 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo                                                                       ; work         ;
;       |fifo_3bit_cntr:u_next_in_cntr|         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr                                         ; work         ;
;       |fifo_3bit_cntr:u_next_out_cntr|        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr                                        ; work         ;
;       |fifo__full_empty_ctr:u_full_empty_ctr| ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr                                 ; work         ;
;       |fifo_byte_ptr:u_byte_ptr|              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_byte_ptr:u_byte_ptr                                              ; work         ;
;       |fifo_write_strobes:u_write_strobes|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|fifo:int_fifo|fifo_write_strobes:u_write_strobes                                    ; work         ;
;    |registers:u_registers|                    ; 24 (1)            ; 14 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers                                                               ; work         ;
;       |addr_decoder:u_addr_decoder|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|addr_decoder:u_addr_decoder                                   ; work         ;
;       |registers_cntr:u_registers_cntr|       ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_cntr:u_registers_cntr                               ; work         ;
;       |registers_istr:u_registers_istr|       ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_istr:u_registers_istr                               ; work         ;
;       |registers_term:u_registers_term|       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RESDMAC|registers:u_registers|registers_term:u_registers_term                               ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst ; C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                      ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; CPU_SM:u_CPU_SM|CCRESET_                                    ; Merged with SCSI_SM:u_SCSI_SM|CRESET_                                   ;
; CPU_SM:u_CPU_SM|DREQ_                                       ; Merged with SCSI_SM:u_SCSI_SM|CDREQ_                                    ;
; registers:u_registers|registers_istr:u_registers_istr|E_INT ; Merged with registers:u_registers|registers_istr:u_registers_istr|INT_F ;
; registers:u_registers|registers_istr:u_registers_istr|INTS  ; Merged with registers:u_registers|registers_istr:u_registers_istr|INT_F ;
; Total Number of Removed Registers = 4                       ;                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 409   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; CPU_SM:u_CPU_SM|BGRANT_                                        ; 4       ;
; CPU_SM:u_CPU_SM|nCYCLEDONE                                     ; 4       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                              ; 9       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                              ; 9       ;
; SCSI_SM:u_SCSI_SM|CDREQ_                                       ; 4       ;
; SCSI_SM:u_SCSI_SM|CDSACK_                                      ; 5       ;
; registers:u_registers|registers_term:u_registers_term|REG_DSK_ ; 1       ;
; registers:u_registers|registers_istr:u_registers_istr|FE       ; 1       ;
; Total number of inverted registers = 8                         ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]                                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |RESDMAC|fifo:int_fifo|Mux21                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------------------+
; Parameter Name                ; Value                   ; Type                                 ;
+-------------------------------+-------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                              ;
; PLL_TYPE                      ; AUTO                    ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=atpll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 40000                   ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                              ;
; LOCK_HIGH                     ; 1                       ; Untyped                              ;
; LOCK_LOW                      ; 1                       ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Signed Integer                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Signed Integer                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                              ;
; SKIP_VCO                      ; OFF                     ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                              ;
; BANDWIDTH                     ; 0                       ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                              ;
; DOWN_SPREAD                   ; 0                       ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 15000                   ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 10000                   ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 2500                    ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                              ;
; DPA_DIVIDER                   ; 0                       ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                              ;
; VCO_MIN                       ; 0                       ; Untyped                              ;
; VCO_MAX                       ; 0                       ; Untyped                              ;
; VCO_CENTER                    ; 0                       ; Untyped                              ;
; PFD_MIN                       ; 0                       ; Untyped                              ;
; PFD_MAX                       ; 0                       ; Untyped                              ;
; M_INITIAL                     ; 0                       ; Untyped                              ;
; M                             ; 0                       ; Untyped                              ;
; N                             ; 1                       ; Untyped                              ;
; M2                            ; 1                       ; Untyped                              ;
; N2                            ; 1                       ; Untyped                              ;
; SS                            ; 1                       ; Untyped                              ;
; C0_HIGH                       ; 0                       ; Untyped                              ;
; C1_HIGH                       ; 0                       ; Untyped                              ;
; C2_HIGH                       ; 0                       ; Untyped                              ;
; C3_HIGH                       ; 0                       ; Untyped                              ;
; C4_HIGH                       ; 0                       ; Untyped                              ;
; C5_HIGH                       ; 0                       ; Untyped                              ;
; C6_HIGH                       ; 0                       ; Untyped                              ;
; C7_HIGH                       ; 0                       ; Untyped                              ;
; C8_HIGH                       ; 0                       ; Untyped                              ;
; C9_HIGH                       ; 0                       ; Untyped                              ;
; C0_LOW                        ; 0                       ; Untyped                              ;
; C1_LOW                        ; 0                       ; Untyped                              ;
; C2_LOW                        ; 0                       ; Untyped                              ;
; C3_LOW                        ; 0                       ; Untyped                              ;
; C4_LOW                        ; 0                       ; Untyped                              ;
; C5_LOW                        ; 0                       ; Untyped                              ;
; C6_LOW                        ; 0                       ; Untyped                              ;
; C7_LOW                        ; 0                       ; Untyped                              ;
; C8_LOW                        ; 0                       ; Untyped                              ;
; C9_LOW                        ; 0                       ; Untyped                              ;
; C0_INITIAL                    ; 0                       ; Untyped                              ;
; C1_INITIAL                    ; 0                       ; Untyped                              ;
; C2_INITIAL                    ; 0                       ; Untyped                              ;
; C3_INITIAL                    ; 0                       ; Untyped                              ;
; C4_INITIAL                    ; 0                       ; Untyped                              ;
; C5_INITIAL                    ; 0                       ; Untyped                              ;
; C6_INITIAL                    ; 0                       ; Untyped                              ;
; C7_INITIAL                    ; 0                       ; Untyped                              ;
; C8_INITIAL                    ; 0                       ; Untyped                              ;
; C9_INITIAL                    ; 0                       ; Untyped                              ;
; C0_MODE                       ; BYPASS                  ; Untyped                              ;
; C1_MODE                       ; BYPASS                  ; Untyped                              ;
; C2_MODE                       ; BYPASS                  ; Untyped                              ;
; C3_MODE                       ; BYPASS                  ; Untyped                              ;
; C4_MODE                       ; BYPASS                  ; Untyped                              ;
; C5_MODE                       ; BYPASS                  ; Untyped                              ;
; C6_MODE                       ; BYPASS                  ; Untyped                              ;
; C7_MODE                       ; BYPASS                  ; Untyped                              ;
; C8_MODE                       ; BYPASS                  ; Untyped                              ;
; C9_MODE                       ; BYPASS                  ; Untyped                              ;
; C0_PH                         ; 0                       ; Untyped                              ;
; C1_PH                         ; 0                       ; Untyped                              ;
; C2_PH                         ; 0                       ; Untyped                              ;
; C3_PH                         ; 0                       ; Untyped                              ;
; C4_PH                         ; 0                       ; Untyped                              ;
; C5_PH                         ; 0                       ; Untyped                              ;
; C6_PH                         ; 0                       ; Untyped                              ;
; C7_PH                         ; 0                       ; Untyped                              ;
; C8_PH                         ; 0                       ; Untyped                              ;
; C9_PH                         ; 0                       ; Untyped                              ;
; L0_HIGH                       ; 1                       ; Untyped                              ;
; L1_HIGH                       ; 1                       ; Untyped                              ;
; G0_HIGH                       ; 1                       ; Untyped                              ;
; G1_HIGH                       ; 1                       ; Untyped                              ;
; G2_HIGH                       ; 1                       ; Untyped                              ;
; G3_HIGH                       ; 1                       ; Untyped                              ;
; E0_HIGH                       ; 1                       ; Untyped                              ;
; E1_HIGH                       ; 1                       ; Untyped                              ;
; E2_HIGH                       ; 1                       ; Untyped                              ;
; E3_HIGH                       ; 1                       ; Untyped                              ;
; L0_LOW                        ; 1                       ; Untyped                              ;
; L1_LOW                        ; 1                       ; Untyped                              ;
; G0_LOW                        ; 1                       ; Untyped                              ;
; G1_LOW                        ; 1                       ; Untyped                              ;
; G2_LOW                        ; 1                       ; Untyped                              ;
; G3_LOW                        ; 1                       ; Untyped                              ;
; E0_LOW                        ; 1                       ; Untyped                              ;
; E1_LOW                        ; 1                       ; Untyped                              ;
; E2_LOW                        ; 1                       ; Untyped                              ;
; E3_LOW                        ; 1                       ; Untyped                              ;
; L0_INITIAL                    ; 1                       ; Untyped                              ;
; L1_INITIAL                    ; 1                       ; Untyped                              ;
; G0_INITIAL                    ; 1                       ; Untyped                              ;
; G1_INITIAL                    ; 1                       ; Untyped                              ;
; G2_INITIAL                    ; 1                       ; Untyped                              ;
; G3_INITIAL                    ; 1                       ; Untyped                              ;
; E0_INITIAL                    ; 1                       ; Untyped                              ;
; E1_INITIAL                    ; 1                       ; Untyped                              ;
; E2_INITIAL                    ; 1                       ; Untyped                              ;
; E3_INITIAL                    ; 1                       ; Untyped                              ;
; L0_MODE                       ; BYPASS                  ; Untyped                              ;
; L1_MODE                       ; BYPASS                  ; Untyped                              ;
; G0_MODE                       ; BYPASS                  ; Untyped                              ;
; G1_MODE                       ; BYPASS                  ; Untyped                              ;
; G2_MODE                       ; BYPASS                  ; Untyped                              ;
; G3_MODE                       ; BYPASS                  ; Untyped                              ;
; E0_MODE                       ; BYPASS                  ; Untyped                              ;
; E1_MODE                       ; BYPASS                  ; Untyped                              ;
; E2_MODE                       ; BYPASS                  ; Untyped                              ;
; E3_MODE                       ; BYPASS                  ; Untyped                              ;
; L0_PH                         ; 0                       ; Untyped                              ;
; L1_PH                         ; 0                       ; Untyped                              ;
; G0_PH                         ; 0                       ; Untyped                              ;
; G1_PH                         ; 0                       ; Untyped                              ;
; G2_PH                         ; 0                       ; Untyped                              ;
; G3_PH                         ; 0                       ; Untyped                              ;
; E0_PH                         ; 0                       ; Untyped                              ;
; E1_PH                         ; 0                       ; Untyped                              ;
; E2_PH                         ; 0                       ; Untyped                              ;
; E3_PH                         ; 0                       ; Untyped                              ;
; M_PH                          ; 0                       ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                              ;
; CLK0_COUNTER                  ; G0                      ; Untyped                              ;
; CLK1_COUNTER                  ; G0                      ; Untyped                              ;
; CLK2_COUNTER                  ; G0                      ; Untyped                              ;
; CLK3_COUNTER                  ; G0                      ; Untyped                              ;
; CLK4_COUNTER                  ; G0                      ; Untyped                              ;
; CLK5_COUNTER                  ; G0                      ; Untyped                              ;
; CLK6_COUNTER                  ; E0                      ; Untyped                              ;
; CLK7_COUNTER                  ; E1                      ; Untyped                              ;
; CLK8_COUNTER                  ; E2                      ; Untyped                              ;
; CLK9_COUNTER                  ; E3                      ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                              ;
; M_TIME_DELAY                  ; 0                       ; Untyped                              ;
; N_TIME_DELAY                  ; 0                       ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                              ;
; VCO_POST_SCALE                ; 0                       ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II              ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING                 ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                       ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone II              ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:u_PLL"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "registers:u_registers" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; ADDR[1..0] ; Input ; Info     ; Stuck at GND      ;
; ADDR[7]    ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v
    Info (12023): Found entity 1: scsi_sm_outputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v
    Info (12023): Found entity 1: scsi_sm_inputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v
    Info (12023): Found entity 1: SCSI_SM
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v
    Info (12023): Found entity 1: registers_term
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v
    Info (12023): Found entity 1: registers_istr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v
    Info (12023): Found entity 1: registers_cntr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v
    Info (12023): Found entity 1: registers
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v
    Info (12023): Found entity 1: addr_decoder
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v
    Info (12023): Found entity 1: fifo_write_strobes
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v
    Info (12023): Found entity 1: fifo__full_empty_ctr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v
    Info (12023): Found entity 1: fifo_byte_ptr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v
    Info (12023): Found entity 1: fifo_3bit_cntr
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v
    Info (12023): Found entity 1: datapath_scsi
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v
    Info (12023): Found entity 1: datapath_output
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v
    Info (12023): Found entity 1: datapath_input
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v
    Info (12023): Found entity 1: datapath_24dec
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v
    Info (12023): Found entity 1: datapath_8b_MUX
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff5.v
    Info (12023): Found entity 1: cpudff5
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff4.v
    Info (12023): Found entity 1: cpudff4
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff3.v
    Info (12023): Found entity 1: cpudff3
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff2.v
    Info (12023): Found entity 1: cpudff2
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff1.v
    Info (12023): Found entity 1: cpudff1
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v
    Info (12023): Found entity 1: CPU_SM_outputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v
    Info (12023): Found entity 1: CPU_SM_inputs
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v
    Info (12023): Found entity 1: CPU_SM
Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v
    Info (12023): Found entity 1: RESDMAC
Info (12021): Found 1 design units, including 1 entities, in source file atpll.v
    Info (12023): Found entity 1: atpll
Info (12127): Elaborating entity "RESDMAC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RESDMAC.v(103): object "_DS" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RESDMAC.v(113): object "DATA" assigned a value but never read
Info (12128): Elaborating entity "registers" for hierarchy "registers:u_registers"
Info (12128): Elaborating entity "addr_decoder" for hierarchy "registers:u_registers|addr_decoder:u_addr_decoder"
Info (12128): Elaborating entity "registers_istr" for hierarchy "registers:u_registers|registers_istr:u_registers_istr"
Info (12128): Elaborating entity "registers_cntr" for hierarchy "registers:u_registers|registers_cntr:u_registers_cntr"
Info (12128): Elaborating entity "registers_term" for hierarchy "registers:u_registers|registers_term:u_registers_term"
Info (12128): Elaborating entity "CPU_SM" for hierarchy "CPU_SM:u_CPU_SM"
Info (12128): Elaborating entity "CPU_SM_inputs" for hierarchy "CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"
Warning (10034): Output port "E[59]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[54]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[52]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[49]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[47]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[44]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[41]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "E[38]" at CPU_SM_inputs.v(35) has no driver
Warning (10034): Output port "nE[59]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[54]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[52]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[49]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[47]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[44]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[41]" at CPU_SM_inputs.v(37) has no driver
Warning (10034): Output port "nE[38]" at CPU_SM_inputs.v(37) has no driver
Info (12128): Elaborating entity "cpudff1" for hierarchy "CPU_SM:u_CPU_SM|cpudff1:u_cpudff1"
Info (12128): Elaborating entity "cpudff2" for hierarchy "CPU_SM:u_CPU_SM|cpudff2:u_cpudff2"
Info (12128): Elaborating entity "cpudff3" for hierarchy "CPU_SM:u_CPU_SM|cpudff3:u_cpudff3"
Info (12128): Elaborating entity "cpudff4" for hierarchy "CPU_SM:u_CPU_SM|cpudff4:u_cpudff4"
Info (12128): Elaborating entity "cpudff5" for hierarchy "CPU_SM:u_CPU_SM|cpudff5:u_cpudff5"
Info (12128): Elaborating entity "CPU_SM_outputs" for hierarchy "CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs"
Info (12128): Elaborating entity "SCSI_SM" for hierarchy "SCSI_SM:u_SCSI_SM"
Info (12128): Elaborating entity "scsi_sm_inputs" for hierarchy "SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs"
Info (12128): Elaborating entity "scsi_sm_outputs" for hierarchy "SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:int_fifo"
Info (12128): Elaborating entity "fifo_write_strobes" for hierarchy "fifo:int_fifo|fifo_write_strobes:u_write_strobes"
Info (12128): Elaborating entity "fifo__full_empty_ctr" for hierarchy "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"
Info (12128): Elaborating entity "fifo_3bit_cntr" for hierarchy "fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr"
Info (12128): Elaborating entity "fifo_byte_ptr" for hierarchy "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:u_datapath"
Info (12128): Elaborating entity "datapath_input" for hierarchy "datapath:u_datapath|datapath_input:u_datapath_input"
Info (12128): Elaborating entity "datapath_output" for hierarchy "datapath:u_datapath|datapath_output:u_datapath_output"
Info (12128): Elaborating entity "datapath_scsi" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi"
Info (12128): Elaborating entity "datapath_24dec" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec"
Info (12128): Elaborating entity "datapath_8b_MUX" for hierarchy "datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"
Info (10264): Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:u_PLL"
Info (12128): Elaborating entity "atpll" for hierarchy "PLL:u_PLL|atpll:APLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "2500"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "10000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "15000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=atpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|MOD[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:u_datapath|datapath_output:u_datapath_output|UPPER_OUTPUT_DATA[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "registers:u_registers|WTC[31]" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK~synth
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PD_PORT[8]" has no driver
    Warning (13040): Bidir "PD_PORT[9]" has no driver
    Warning (13040): Bidir "PD_PORT[10]" has no driver
    Warning (13040): Bidir "PD_PORT[11]" has no driver
    Warning (13040): Bidir "PD_PORT[12]" has no driver
    Warning (13040): Bidir "PD_PORT[13]" has no driver
    Warning (13040): Bidir "PD_PORT[14]" has no driver
    Warning (13040): Bidir "PD_PORT[15]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[0]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[2]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[3]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[4]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[5]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[6]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[7]" to the node "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[16]" to the node "fifo:int_fifo|BUFFER[7][16]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[0]" to the node "fifo:int_fifo|BUFFER[7][0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[17]" to the node "fifo:int_fifo|BUFFER[7][17]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[1]" to the node "fifo:int_fifo|BUFFER[7][1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[18]" to the node "fifo:int_fifo|BUFFER[7][18]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[2]" to the node "fifo:int_fifo|BUFFER[7][2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[19]" to the node "fifo:int_fifo|BUFFER[7][19]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[3]" to the node "fifo:int_fifo|BUFFER[7][3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[20]" to the node "fifo:int_fifo|BUFFER[7][20]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[4]" to the node "fifo:int_fifo|BUFFER[7][4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[21]" to the node "fifo:int_fifo|BUFFER[7][21]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[5]" to the node "fifo:int_fifo|BUFFER[7][5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[22]" to the node "fifo:int_fifo|BUFFER[7][22]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[6]" to the node "fifo:int_fifo|BUFFER[7][6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[23]" to the node "fifo:int_fifo|BUFFER[7][23]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[7]" to the node "fifo:int_fifo|BUFFER[7][7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[8]" to the node "fifo:int_fifo|BUFFER[7][8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[9]" to the node "fifo:int_fifo|BUFFER[7][9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[10]" to the node "fifo:int_fifo|BUFFER[7][10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[11]" to the node "fifo:int_fifo|BUFFER[7][11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[12]" to the node "fifo:int_fifo|BUFFER[7][12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[13]" to the node "fifo:int_fifo|BUFFER[7][13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[14]" to the node "fifo:int_fifo|BUFFER[7][14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[15]" to the node "fifo:int_fifo|BUFFER[7][15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[24]" to the node "fifo:int_fifo|BUFFER[7][24]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[25]" to the node "fifo:int_fifo|BUFFER[7][25]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[26]" to the node "fifo:int_fifo|BUFFER[7][26]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[27]" to the node "fifo:int_fifo|BUFFER[7][27]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[28]" to the node "fifo:int_fifo|BUFFER[7][28]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[29]" to the node "fifo:int_fifo|BUFFER[7][29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[30]" to the node "fifo:int_fifo|BUFFER[7][30]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:u_datapath|datapath_input:u_datapath_input|ID[31]" to the node "fifo:int_fifo|BUFFER[7][31]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY" is converted into an equivalent circuit using register "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated" and latch "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25"
    Warning (13310): Register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]" is converted into an equivalent circuit using register "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated" and latch "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1093 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 54 bidirectional pins
    Info (21061): Implemented 1011 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Sun Feb 19 19:15:43 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Feb 19 19:15:48 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RESDMAC                                         ;
; Top-level Entity Name              ; RESDMAC                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 794 / 4,608 ( 17 % )                            ;
;     Total combinational functions  ; 665 / 4,608 ( 14 % )                            ;
;     Dedicated logic registers      ; 409 / 4,608 ( 9 % )                             ;
; Total registers                    ; 409                                             ;
; Total pins                         ; 81 / 89 ( 91 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                                     ; Setting            ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                                     ; EP2C5T144C8        ;                                ;
; Use smart compilation                                                      ; On                 ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                  ;                                ;
; Maximum Core Junction Temperature                                          ; 85                 ;                                ;
; Router Timing Optimization Level                                           ; MAXIMUM            ; Normal                         ;
; Placement Effort Multiplier                                                ; 2.0                ; 1.0                            ;
; Fit Attempts to Skip                                                       ; 0                  ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL        ;                                ;
; Optimize Hold Timing                                                       ; All Paths          ; IO Paths and Minimum TPD Paths ;
; Auto Packed Registers                                                      ; Normal             ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                 ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                 ; Off                            ;
; Perform Register Duplication for Performance                               ; On                 ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; On                 ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                 ; Off                            ;
; Fitter Effort                                                              ; Standard Fit       ; Auto Fit                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                             ;
; Enable compact report table                                                ; Off                ; Off                            ;
; Auto Merge PLLs                                                            ; On                 ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                ; Off                            ;
; Router Effort Multiplier                                                   ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                ; Off                            ;
; Optimize Multi-Corner Timing                                               ; On                 ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal             ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                ; Off                            ;
; Final Placement Optimizations                                              ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                  ; 1                              ;
; PCI I/O                                                                    ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                ; Off                            ;
; Auto Delay Chains                                                          ; On                 ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                ; Off                            ;
; Physical Synthesis Effort Level                                            ; Normal             ; Normal                         ;
; Auto Global Clock                                                          ; On                 ; On                             ;
; Auto Global Register Control Signals                                       ; On                 ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                ; Off                            ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1161 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1161 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1154    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 7       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 794 / 4,608 ( 17 % ) ;
;     -- Combinational with no register       ; 385                  ;
;     -- Register only                        ; 129                  ;
;     -- Combinational with a register        ; 280                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 478                  ;
;     -- 3 input functions                    ; 119                  ;
;     -- <=2 input functions                  ; 68                   ;
;     -- Register only                        ; 129                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 665                  ;
;     -- arithmetic mode                      ; 0                    ;
;                                             ;                      ;
; Total registers*                            ; 409 / 4,851 ( 8 % )  ;
;     -- Dedicated logic registers            ; 409 / 4,608 ( 9 % )  ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 68 / 288 ( 24 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 81 / 89 ( 91 % )     ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )       ;
;                                             ;                      ;
; Global signals                              ; 8                    ;
; M4Ks                                        ; 0 / 26 ( 0 % )       ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )       ;
; PLLs                                        ; 1 / 2 ( 50 % )       ;
; Global clocks                               ; 8 / 8 ( 100 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 6%         ;
; Peak interconnect usage (total/H/V)         ; 9% / 9% / 9%         ;
; Maximum fan-out                             ; 99                   ;
; Highest non-global fan-out                  ; 99                   ;
; Total fan-out                               ; 3731                 ;
; Average fan-out                             ; 3.01                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 794 / 4608 ( 17 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 385                 ; 0                              ;
;     -- Register only                        ; 129                 ; 0                              ;
;     -- Combinational with a register        ; 280                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 478                 ; 0                              ;
;     -- 3 input functions                    ; 119                 ; 0                              ;
;     -- <=2 input functions                  ; 68                  ; 0                              ;
;     -- Register only                        ; 129                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 665                 ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 409                 ; 0                              ;
;     -- Dedicated logic registers            ; 409 / 4608 ( 9 % )  ; 0 / 4608 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 68 / 288 ( 24 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 81                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 5 / 10 ( 50 % )     ; 3 / 10 ( 30 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 54                  ; 2                              ;
;     -- Registered Input Connections         ; 54                  ; 0                              ;
;     -- Output Connections                   ; 2                   ; 54                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3728                ; 59                             ;
;     -- Registered Connections               ; 1458                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 56                             ;
;     -- hard_block:auto_generated_inst       ; 56                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 13                  ; 2                              ;
;     -- Output Ports                         ; 14                  ; 3                              ;
;     -- Bidir Ports                          ; 54                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; ADDR[2] ; 104   ; 3        ; 28           ; 12           ; 0           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADDR[3] ; 103   ; 3        ; 28           ; 12           ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADDR[4] ; 101   ; 3        ; 28           ; 11           ; 0           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADDR[5] ; 100   ; 3        ; 28           ; 11           ; 1           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADDR[6] ; 99    ; 3        ; 28           ; 11           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; INTA    ; 88    ; 3        ; 28           ; 7            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SCLK    ; 21    ; 1        ; 0            ; 6            ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _BERR   ; 90    ; 3        ; 28           ; 7            ; 1           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _BG     ; 97    ; 3        ; 28           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _CS     ; 87    ; 3        ; 28           ; 6            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _DREQ   ; 79    ; 3        ; 28           ; 5            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _RST    ; 91    ; 3        ; 28           ; 7            ; 0           ; 34                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; _STERM  ; 89    ; 3        ; 28           ; 7            ; 2           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; DATA_OE_  ; 96    ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OWN_      ; 86    ; 3        ; 28           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; PDATA_OE_ ; 63    ; 4        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SIZ1      ; 75    ; 3        ; 28           ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _BR       ; 74    ; 3        ; 28           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _CSS      ; 94    ; 3        ; 28           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _DACK     ; 80    ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _DMAEN    ; 92    ; 3        ; 28           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _INT      ; 73    ; 3        ; 28           ; 1            ; 1           ; no              ; no                     ; no            ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _IOR      ; 93    ; 3        ; 28           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _IOW      ; 81    ; 3        ; 28           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _LED_DMA  ; 3     ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _LED_RD   ; 7     ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; _LED_WR   ; 9     ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                       ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------------+---------------------+
; DATA_IO[0]   ; 136   ; 2        ; 3            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[10]  ; 26    ; 1        ; 0            ; 5            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[11]  ; 27    ; 1        ; 0            ; 5            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[12]  ; 28    ; 1        ; 0            ; 4            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[13]  ; 30    ; 1        ; 0            ; 2            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[14]  ; 31    ; 1        ; 0            ; 2            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[15]  ; 32    ; 1        ; 0            ; 2            ; 4           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[16]  ; 135   ; 2        ; 3            ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[17]  ; 134   ; 2        ; 7            ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[18]  ; 133   ; 2        ; 7            ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[19]  ; 132   ; 2        ; 9            ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[1]   ; 137   ; 2        ; 3            ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[20]  ; 129   ; 2        ; 12           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[21]  ; 126   ; 2        ; 14           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[22]  ; 125   ; 2        ; 14           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[23]  ; 122   ; 2        ; 19           ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[24]  ; 121   ; 2        ; 19           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[25]  ; 120   ; 2        ; 19           ; 14           ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[26]  ; 119   ; 2        ; 21           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[27]  ; 118   ; 2        ; 21           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[28]  ; 115   ; 2        ; 24           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[29]  ; 114   ; 2        ; 26           ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[2]   ; 139   ; 2        ; 3            ; 14           ; 3           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[30]  ; 113   ; 2        ; 26           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[31]  ; 112   ; 2        ; 26           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[3]   ; 141   ; 2        ; 1            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[4]   ; 142   ; 2        ; 1            ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[5]   ; 143   ; 2        ; 1            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[6]   ; 4     ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[7]   ; 8     ; 1        ; 0            ; 11           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[8]   ; 24    ; 1        ; 0            ; 5            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; DATA_IO[9]   ; 25    ; 1        ; 0            ; 5            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; -                   ;
; PD_PORT[0]   ; 60    ; 4        ; 14           ; 0            ; 0           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[10]  ; 45    ; 4        ; 3            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[11]  ; 44    ; 4        ; 3            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[12]  ; 43    ; 4        ; 3            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[13]  ; 42    ; 4        ; 1            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[14]  ; 41    ; 4        ; 1            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[15]  ; 40    ; 4        ; 1            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[1]   ; 59    ; 4        ; 14           ; 0            ; 1           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[2]   ; 58    ; 4        ; 12           ; 0            ; 0           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[3]   ; 57    ; 4        ; 12           ; 0            ; 1           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[4]   ; 55    ; 4        ; 9            ; 0            ; 0           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[5]   ; 53    ; 4        ; 9            ; 0            ; 1           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[6]   ; 52    ; 4        ; 7            ; 0            ; 1           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[7]   ; 51    ; 4        ; 7            ; 0            ; 2           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; -                   ;
; PD_PORT[8]   ; 48    ; 4        ; 5            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; PD_PORT[9]   ; 47    ; 4        ; 5            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                          ; -                   ;
; R_W_IO       ; 64    ; 4        ; 21           ; 0            ; 1           ; 14                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; CPU_SM:u_CPU_SM|BGACK                                                                      ; -                   ;
; _AS_IO       ; 65    ; 4        ; 21           ; 0            ; 0           ; 16                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; CPU_SM:u_CPU_SM|BGACK                                                                      ; -                   ;
; _BGACK_IO    ; 71    ; 4        ; 26           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; CPU_SM:u_CPU_SM|BGACK                                                                      ; -                   ;
; _DSACK_IO[0] ; 69    ; 4        ; 26           ; 0            ; 3           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; _DSACK_IO~4 (inverted)                                                                     ; -                   ;
; _DSACK_IO[1] ; 70    ; 4        ; 26           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; _DSACK_IO~4 (inverted)                                                                     ; -                   ;
; _DS_IO       ; 67    ; 4        ; 24           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; CPU_SM:u_CPU_SM|BGACK                                                                      ; -                   ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 16 / 19 ( 84 % )  ; 3.3V          ; --           ;
; 2        ; 22 / 23 ( 96 % )  ; 3.3V          ; --           ;
; 3        ; 23 / 23 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 23 / 24 ( 96 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; _LED_DMA                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; DATA_IO[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; _LED_RD                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 11         ; 1        ; DATA_IO[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ; 12         ; 1        ; _LED_WR                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; SCLK                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; DATA_IO[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 1        ; DATA_IO[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 27         ; 1        ; DATA_IO[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 28         ; 1        ; DATA_IO[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 32         ; 1        ; DATA_IO[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; DATA_IO[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 41         ; 1        ; DATA_IO[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 42         ; 1        ; DATA_IO[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; PD_PORT[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 44         ; 4        ; PD_PORT[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 45         ; 4        ; PD_PORT[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 46         ; 4        ; PD_PORT[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 47         ; 4        ; PD_PORT[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 48         ; 4        ; PD_PORT[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; PD_PORT[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 50         ; 4        ; PD_PORT[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; PD_PORT[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 53         ; 4        ; PD_PORT[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 57         ; 4        ; PD_PORT[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; PD_PORT[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; PD_PORT[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 60         ; 4        ; PD_PORT[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 63         ; 4        ; PD_PORT[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 64         ; 4        ; PD_PORT[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; PDATA_OE_                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 75         ; 4        ; R_W_IO                                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 76         ; 4        ; _AS_IO                                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; _DS_IO                                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; _DSACK_IO[0]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 81         ; 4        ; _DSACK_IO[1]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 82         ; 4        ; _BGACK_IO                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 83         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; _INT                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 85         ; 3        ; _BR                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 86         ; 3        ; SIZ1                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; _DREQ                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 97         ; 3        ; _DACK                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 98         ; 3        ; _IOW                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; OWN_                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 104        ; 3        ; _CS                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 105        ; 3        ; INTA                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 106        ; 3        ; _STERM                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 107        ; 3        ; _BERR                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 108        ; 3        ; _RST                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 109        ; 3        ; _DMAEN                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 110        ; 3        ; _IOR                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ; 111        ; 3        ; _CSS                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; DATA_OE_                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 113        ; 3        ; _BG                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; ADDR[6]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 120        ; 3        ; ADDR[5]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 121        ; 3        ; ADDR[4]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; ADDR[3]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 126        ; 3        ; ADDR[2]                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; DATA_IO[31]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 128        ; 2        ; DATA_IO[30]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 129        ; 2        ; DATA_IO[29]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 130        ; 2        ; DATA_IO[28]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; DATA_IO[27]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 135        ; 2        ; DATA_IO[26]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 137        ; 2        ; DATA_IO[25]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 138        ; 2        ; DATA_IO[24]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 139        ; 2        ; DATA_IO[23]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; DATA_IO[22]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 145        ; 2        ; DATA_IO[21]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; DATA_IO[20]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; DATA_IO[19]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 154        ; 2        ; DATA_IO[18]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; DATA_IO[17]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 162        ; 2        ; DATA_IO[16]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 163        ; 2        ; DATA_IO[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 164        ; 2        ; DATA_IO[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; DATA_IO[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; DATA_IO[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 167        ; 2        ; DATA_IO[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 168        ; 2        ; DATA_IO[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------+
; PLL Summary                                                                              ;
+----------------------------------+-------------------------------------------------------+
; Name                             ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|pll ;
+----------------------------------+-------------------------------------------------------+
; SDC pin name                     ; u_PLL|APLL_inst|altpll_component|pll                  ;
; PLL mode                         ; Normal                                                ;
; Compensate clock                 ; clock0                                                ;
; Compensated input/output pins    ; --                                                    ;
; Self reset on gated loss of lock ; Off                                                   ;
; Gate lock counter                ; --                                                    ;
; Input frequency 0                ; 25.0 MHz                                              ;
; Input frequency 1                ; --                                                    ;
; Nominal PFD frequency            ; 25.0 MHz                                              ;
; Nominal VCO frequency            ; 750.2 MHz                                             ;
; VCO post scale K counter         ; --                                                    ;
; VCO multiply                     ; --                                                    ;
; VCO divide                       ; --                                                    ;
; Freq min lock                    ; 16.67 MHz                                             ;
; Freq max lock                    ; 33.33 MHz                                             ;
; M VCO Tap                        ; 0                                                     ;
; M Initial                        ; 1                                                     ;
; M value                          ; 30                                                    ;
; N value                          ; 1                                                     ;
; Preserve PLL counter order       ; Off                                                   ;
; PLL location                     ; PLL_1                                                 ;
; Inclk0 signal                    ; SCLK                                                  ;
; Inclk1 signal                    ; --                                                    ;
; Inclk0 signal type               ; Dedicated Pin                                         ;
; Inclk1 signal type               ; --                                                    ;
+----------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+
; Name                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                ;
+---------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 1   ; 25.0 MHz         ; 23 (2500 ps)   ; 50/50      ; C0      ; 30            ; 15/15 Even ; 2       ; 7       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 ; clock1       ; 1    ; 1   ; 25.0 MHz         ; 90 (10000 ps)  ; 50/50      ; C1      ; 30            ; 15/15 Even ; 8       ; 4       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 ; clock2       ; 1    ; 1   ; 25.0 MHz         ; 135 (15000 ps) ; 50/50      ; C2      ; 30            ; 15/15 Even ; 12      ; 2       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                          ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
; |RESDMAC                                      ; 794 (13)    ; 409 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 81   ; 0            ; 385 (9)      ; 129 (1)           ; 280 (7)          ; |RESDMAC                                                                                     ; work         ;
;    |CPU_SM:u_CPU_SM|                          ; 178 (32)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (4)      ; 3 (3)             ; 30 (5)           ; |RESDMAC|CPU_SM:u_CPU_SM                                                                     ; work         ;
;       |CPU_SM_inputs:u_CPU_SM_inputs|         ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 3 (3)            ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs                                       ; work         ;
;       |CPU_SM_outputs:u_CPU_SM_outputs|       ; 78 (78)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 16 (16)          ; |RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs                                     ; work         ;
;       |cpudff1:u_cpudff1|                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff1:u_cpudff1                                                   ; work         ;
;       |cpudff2:u_cpudff2|                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff2:u_cpudff2                                                   ; work         ;
;       |cpudff3:u_cpudff3|                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff3:u_cpudff3                                                   ; work         ;
;       |cpudff4:u_cpudff4|                     ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff4:u_cpudff4                                                   ; work         ;
;       |cpudff5:u_cpudff5|                     ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|CPU_SM:u_CPU_SM|cpudff5:u_cpudff5                                                   ; work         ;
;    |PLL:u_PLL|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |RESDMAC|PLL:u_PLL                                                                           ; work         ;
;       |atpll:APLL_inst|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst                                                           ; work         ;
;          |altpll:altpll_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |RESDMAC|PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component                                   ; work         ;
;    |SCSI_SM:u_SCSI_SM|                        ; 81 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (2)       ; 3 (3)             ; 22 (9)           ; |RESDMAC|SCSI_SM:u_SCSI_SM                                                                   ; work         ;
;       |scsi_sm_inputs:u_scsi_sm_inputs|       ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs                                   ; work         ;
;       |scsi_sm_outputs:u_scsi_sm_outputs|     ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 12 (12)          ; |RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs                                 ; work         ;
;    |datapath:u_datapath|                      ; 194 (2)     ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (2)      ; 16 (0)            ; 68 (0)           ; |RESDMAC|datapath:u_datapath                                                                 ; work         ;
;       |datapath_input:u_datapath_input|       ; 57 (57)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 38 (38)          ; |RESDMAC|datapath:u_datapath|datapath_input:u_datapath_input                                 ; work         ;
;       |datapath_output:u_datapath_output|     ; 75 (75)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 16 (16)           ; 21 (21)          ; |RESDMAC|datapath:u_datapath|datapath_output:u_datapath_output                               ; work         ;
;       |datapath_scsi:u_datapath_scsi|         ; 63 (25)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (14)      ; 0 (0)             ; 12 (11)          ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi                                   ; work         ;
;          |datapath_24dec:u_datapath_24dec|    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec   ; work         ;
;          |datapath_8b_MUX:u_datapath_8b_MUX|  ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX ; work         ;
;    |fifo:int_fifo|                            ; 328 (284)   ; 281 (256)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (27)      ; 100 (92)          ; 182 (165)        ; |RESDMAC|fifo:int_fifo                                                                       ; work         ;
;       |fifo_3bit_cntr:u_next_in_cntr|         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr                                         ; work         ;
;       |fifo_3bit_cntr:u_next_out_cntr|        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr                                        ; work         ;
;       |fifo__full_empty_ctr:u_full_empty_ctr| ; 30 (30)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 8 (8)             ; 9 (9)            ; |RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr                                 ; work         ;
;       |fifo_byte_ptr:u_byte_ptr|              ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |RESDMAC|fifo:int_fifo|fifo_byte_ptr:u_byte_ptr                                              ; work         ;
;       |fifo_write_strobes:u_write_strobes|    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |RESDMAC|fifo:int_fifo|fifo_write_strobes:u_write_strobes                                    ; work         ;
;    |registers:u_registers|                    ; 35 (3)      ; 14 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (1)       ; 6 (1)             ; 10 (1)           ; |RESDMAC|registers:u_registers                                                               ; work         ;
;       |addr_decoder:u_addr_decoder|           ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |RESDMAC|registers:u_registers|addr_decoder:u_addr_decoder                                   ; work         ;
;       |registers_cntr:u_registers_cntr|       ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 1 (1)            ; |RESDMAC|registers:u_registers|registers_cntr:u_registers_cntr                               ; work         ;
;       |registers_istr:u_registers_istr|       ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; |RESDMAC|registers:u_registers|registers_istr:u_registers_istr                               ; work         ;
;       |registers_term:u_registers_term|       ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |RESDMAC|registers:u_registers|registers_term:u_registers_term                               ; work         ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+-----+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------------+----------+---------------+---------------+-----------------------+-----+
; _INT         ; Output   ; --            ; --            ; --                    ; --  ;
; _BR          ; Output   ; --            ; --            ; --                    ; --  ;
; PD_PORT[8]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[9]   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[10]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[11]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[12]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[13]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[14]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; PD_PORT[15]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; R_W_IO       ; Bidir    ; (6) 2514 ps   ; (0) 170 ps    ; --                    ; --  ;
; _AS_IO       ; Bidir    ; (0) 170 ps    ; (6) 2514 ps   ; --                    ; --  ;
; _DS_IO       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; _DSACK_IO[0] ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; _DSACK_IO[1] ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[0]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[1]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[2]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[3]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[4]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[5]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[6]   ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[7]   ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[8]   ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[9]   ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[10]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[11]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[12]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[13]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[14]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[15]  ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; DATA_IO[16]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[17]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[18]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[19]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[20]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[21]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[22]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[23]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[24]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[25]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[26]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[27]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[28]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[29]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[30]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; DATA_IO[31]  ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; _BGACK_IO    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[0]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[1]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[2]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[3]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[4]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[5]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[6]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; PD_PORT[7]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SIZ1         ; Output   ; --            ; --            ; --                    ; --  ;
; _DMAEN       ; Output   ; --            ; --            ; --                    ; --  ;
; _DACK        ; Output   ; --            ; --            ; --                    ; --  ;
; _IOR         ; Output   ; --            ; --            ; --                    ; --  ;
; _IOW         ; Output   ; --            ; --            ; --                    ; --  ;
; _CSS         ; Output   ; --            ; --            ; --                    ; --  ;
; _LED_RD      ; Output   ; --            ; --            ; --                    ; --  ;
; _LED_WR      ; Output   ; --            ; --            ; --                    ; --  ;
; _LED_DMA     ; Output   ; --            ; --            ; --                    ; --  ;
; OWN_         ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OE_     ; Output   ; --            ; --            ; --                    ; --  ;
; PDATA_OE_    ; Output   ; --            ; --            ; --                    ; --  ;
; _CS          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADDR[2]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADDR[4]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADDR[5]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADDR[3]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADDR[6]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; INTA         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; _STERM       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; _BERR        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; _RST         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; _BG          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SCLK         ; Input    ; --            ; --            ; --                    ; --  ;
; _DREQ        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+--------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+
; PD_PORT[8]                                                                                             ;                   ;         ;
; PD_PORT[9]                                                                                             ;                   ;         ;
; PD_PORT[10]                                                                                            ;                   ;         ;
; PD_PORT[11]                                                                                            ;                   ;         ;
; PD_PORT[12]                                                                                            ;                   ;         ;
; PD_PORT[13]                                                                                            ;                   ;         ;
; PD_PORT[14]                                                                                            ;                   ;         ;
; PD_PORT[15]                                                                                            ;                   ;         ;
; R_W_IO                                                                                                 ;                   ;         ;
;      - _LED_RD~0                                                                                       ; 0                 ; 6       ;
;      - _LED_WR~0                                                                                       ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|RE~1                                        ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|WE~4                                        ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[3]~4                             ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[1]~10                            ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[4]~18                            ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                                      ; 1                 ; 0       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~1                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|DOEL_~0                                                                     ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4                                 ; 0                 ; 6       ;
;      - SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|S2CPU~0                                     ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                                      ; 1                 ; 0       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                                        ; 1                 ; 0       ;
; _AS_IO                                                                                                 ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ADDR_VALID~0                                  ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0                                        ; 1                 ; 6       ;
;      - DATA_OE_~0                                                                                      ; 1                 ; 6       ;
;      - CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                                               ; 1                 ; 6       ;
;      - CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                                               ; 1                 ; 6       ;
;      - CPU_SM:u_CPU_SM|aCYCLEDONE_~0                                                                   ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ                                      ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|SP_DMA~0                                      ; 0                 ; 0       ;
;      - SCSI_SM:u_SCSI_SM|nLS2CPU                                                                       ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~0                                      ; 0                 ; 0       ;
;      - registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                               ; 1                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]                           ; 1                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]                           ; 1                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]                           ; 1                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~1                         ; 1                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~2                         ; 1                 ; 6       ;
; _DS_IO                                                                                                 ;                   ;         ;
;      - datapath:u_datapath|DOEL_~0                                                                     ; 0                 ; 6       ;
; _DSACK_IO[0]                                                                                           ;                   ;         ;
;      - DSK0_IN_~0                                                                                      ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3                                       ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1                                                   ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|aCYCLEDONE_~0                                                                   ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0                                            ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~11                                      ; 0                 ; 6       ;
; _DSACK_IO[1]                                                                                           ;                   ;         ;
;      - CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0                                                   ; 0                 ; 6       ;
;      - DSK1_IN_                                                                                        ; 0                 ; 6       ;
;      - CPU_SM:u_CPU_SM|aCYCLEDONE_~1                                                                   ; 0                 ; 6       ;
; DATA_IO[0]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~3                                     ; 0                 ; 6       ;
; DATA_IO[1]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[1]~7                                     ; 0                 ; 6       ;
;      - registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~feeder                          ; 0                 ; 6       ;
; DATA_IO[2]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[2]~11                                    ; 0                 ; 6       ;
;      - registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~feeder                          ; 0                 ; 6       ;
; DATA_IO[3]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[3]~15                                    ; 1                 ; 6       ;
; DATA_IO[4]                                                                                             ;                   ;         ;
;      - registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]                                 ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[4]~19                                    ; 0                 ; 6       ;
; DATA_IO[5]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[5]~23                                    ; 0                 ; 6       ;
; DATA_IO[6]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[6]~27                                    ; 1                 ; 6       ;
; DATA_IO[7]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[7]~31                                    ; 0                 ; 6       ;
; DATA_IO[8]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[8]~33                                    ; 0                 ; 6       ;
; DATA_IO[9]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[9]~36                                    ; 0                 ; 6       ;
; DATA_IO[10]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[10]~39                                   ; 1                 ; 6       ;
; DATA_IO[11]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[11]~42                                   ; 1                 ; 6       ;
; DATA_IO[12]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[12]~45                                   ; 1                 ; 6       ;
; DATA_IO[13]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[13]~48                                   ; 1                 ; 6       ;
; DATA_IO[14]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[14]~51                                   ; 1                 ; 6       ;
; DATA_IO[15]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[15]~54                                   ; 0                 ; 6       ;
; DATA_IO[16]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[16]~0                                    ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]                                 ; 1                 ; 6       ;
; DATA_IO[17]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[17]~5                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]                                 ; 0                 ; 6       ;
; DATA_IO[18]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[18]~9                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]                                 ; 0                 ; 6       ;
; DATA_IO[19]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[19]~13                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]                                 ; 0                 ; 6       ;
; DATA_IO[20]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[20]~17                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]                                 ; 1                 ; 6       ;
; DATA_IO[21]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[21]~21                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]                                 ; 0                 ; 6       ;
; DATA_IO[22]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[22]~25                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]                                 ; 0                 ; 6       ;
; DATA_IO[23]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[23]~29                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]                                 ; 0                 ; 6       ;
; DATA_IO[24]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]                                 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[24]~35                                   ; 1                 ; 6       ;
; DATA_IO[25]                                                                                            ;                   ;         ;
;      - fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|MUXZ~0                                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]                                 ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[25]~38                                   ; 0                 ; 6       ;
;      - registers:u_registers|A1~feeder                                                                 ; 0                 ; 6       ;
; DATA_IO[26]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]                                ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[26]~41                                   ; 0                 ; 6       ;
; DATA_IO[27]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]                                ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[27]~44                                   ; 0                 ; 6       ;
; DATA_IO[28]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]                                ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[28]~47                                   ; 0                 ; 6       ;
; DATA_IO[29]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]                                ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[29]~50                                   ; 1                 ; 6       ;
; DATA_IO[30]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]                                ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[30]~53                                   ; 1                 ; 6       ;
; DATA_IO[31]                                                                                            ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]                                ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[31]~56                                   ; 0                 ; 6       ;
; _BGACK_IO                                                                                              ;                   ;         ;
;      - DATA_OE_~0                                                                                      ; 1                 ; 6       ;
;      - CPU_SM:u_CPU_SM|aCYCLEDONE_~1                                                                   ; 1                 ; 6       ;
; PD_PORT[0]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[16]~0                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~4                                     ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[8]~34                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[24]~35                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[0]~0                             ; 0                 ; 6       ;
; PD_PORT[1]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[17]~5                                    ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[1]~8                                     ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[9]~37                                    ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[25]~38                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]~1                             ; 1                 ; 6       ;
; PD_PORT[2]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[18]~9                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[2]~12                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[10]~40                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[26]~41                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[2]~2                             ; 0                 ; 6       ;
; PD_PORT[3]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[19]~13                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[3]~16                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[11]~43                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[27]~44                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[3]~3                             ; 0                 ; 6       ;
; PD_PORT[4]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[20]~17                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[4]~20                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[12]~46                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[28]~47                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[4]~4                             ; 0                 ; 6       ;
; PD_PORT[5]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[21]~21                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[5]~24                                    ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[13]~49                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[29]~50                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[5]~5                             ; 1                 ; 6       ;
; PD_PORT[6]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[22]~25                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[6]~28                                    ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[14]~52                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[30]~53                                   ; 0                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[6]~6                             ; 0                 ; 6       ;
; PD_PORT[7]                                                                                             ;                   ;         ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[23]~29                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[7]~32                                    ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[15]~55                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_input:u_datapath_input|ID[31]~56                                   ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[7]~7                             ; 1                 ; 6       ;
; _CS                                                                                                    ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ADDR_VALID~0                                  ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C                                          ; 1                 ; 6       ;
;      - DATA_OE_~0                                                                                      ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|SP_DMA~0                                      ; 0                 ; 6       ;
;      - datapath:u_datapath|DOEL_~0                                                                     ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~0                                      ; 0                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                               ; 0                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~1                         ; 0                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~2                         ; 0                 ; 6       ;
; ADDR[2]                                                                                                ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C                                          ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0                                   ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                                        ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0                                    ; 0                 ; 6       ;
;      - registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                                ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                                        ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                                        ; 0                 ; 6       ;
; ADDR[4]                                                                                                ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C                                          ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0                                   ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~1                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0                                    ; 0                 ; 6       ;
;      - registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                                ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                                        ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                                        ; 0                 ; 6       ;
; ADDR[5]                                                                                                ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0                                        ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT~0                                     ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0                                   ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~1                                      ; 1                 ; 6       ;
;      - registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0                              ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                                      ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                                        ; 1                 ; 6       ;
; ADDR[3]                                                                                                ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0                                        ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|SP_DMA~0                                      ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~5 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~2 ; 1                 ; 6       ;
;      - datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~2 ; 1                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~0                                      ; 1                 ; 6       ;
; ADDR[6]                                                                                                ;                   ;         ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0                                        ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|SP_DMA~0                                      ; 0                 ; 6       ;
;      - registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~0                                      ; 0                 ; 6       ;
;      - registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                               ; 0                 ; 6       ;
; INTA                                                                                                   ;                   ;         ;
; _STERM                                                                                                 ;                   ;         ;
; _BERR                                                                                                  ;                   ;         ;
; _RST                                                                                                   ;                   ;         ;
; _BG                                                                                                    ;                   ;         ;
;      - CPU_SM:u_CPU_SM|BGRANT_~0                                                                       ; 1                 ; 6       ;
; SCLK                                                                                                   ;                   ;         ;
; _DREQ                                                                                                  ;                   ;         ;
;      - DREQ_                                                                                           ; 1                 ; 6       ;
+--------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                       ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CPU_SM:u_CPU_SM|BGACK                                                                      ; LCFF_X22_Y4_N11   ; 11      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; CPU_SM:u_CPU_SM|DECFIFO                                                                    ; LCFF_X26_Y4_N15   ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU_SM:u_CPU_SM|INCFIFO                                                                    ; LCFF_X24_Y4_N15   ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU_SM:u_CPU_SM|PAS                                                                        ; LCFF_X1_Y6_N29    ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; DS_O_                                                                                      ; LCFF_X17_Y6_N31   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; INCNI                                                                                      ; LCCOMB_X17_Y7_N28 ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; INCNO                                                                                      ; LCCOMB_X19_Y4_N14 ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0                                    ; PLL_1             ; 6       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1                                    ; PLL_1             ; 41      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2                                    ; PLL_1             ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; SCLK                                                                                       ; PIN_21            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|CRESET_                                                                  ; LCFF_X24_Y5_N1    ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|INCBO_o                                                                  ; LCFF_X25_Y7_N15   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|RDFIFO_d                                                                 ; LCFF_X25_Y8_N7    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|RDRST_~0                                                                 ; LCCOMB_X25_Y4_N22 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|RIFIFO_d                                                                 ; LCFF_X21_Y4_N13   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|RIRST_~0                                                                 ; LCCOMB_X25_Y4_N20 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|S2CPU_o                                                                  ; LCFF_X20_Y7_N3    ; 46      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|STATE[4]                                                                 ; LCFF_X21_Y7_N19   ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|nLS2CPU                                                                  ; LCFF_X21_Y7_N31   ; 26      ; Async. clear, Latch enable ; no     ; --                   ; --               ; --                        ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK                              ; LCCOMB_X21_Y7_N4  ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; _AS_IO~0                                                                                   ; PIN_65            ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; _RST                                                                                       ; PIN_91            ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                           ; LCCOMB_X20_Y3_N0  ; 32      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0 ; LCCOMB_X18_Y5_N16 ; 8       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~0                                                                   ; LCCOMB_X13_Y6_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~1                                                                   ; LCCOMB_X13_Y7_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~2                                                                   ; LCCOMB_X13_Y6_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~3                                                                   ; LCCOMB_X13_Y6_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~4                                                                   ; LCCOMB_X13_Y6_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~5                                                                   ; LCCOMB_X13_Y7_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~6                                                                   ; LCCOMB_X13_Y7_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|Decoder0~7                                                                   ; LCCOMB_X13_Y6_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0                            ; LCCOMB_X26_Y4_N6  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0                         ; LCCOMB_X25_Y4_N8  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                                 ; LCCOMB_X25_Y4_N16 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                             ; LCCOMB_X26_Y7_N22 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS                                      ; LCCOMB_X27_Y7_N8  ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS                                      ; LCCOMB_X27_Y7_N22 ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS                                      ; LCCOMB_X27_Y7_N24 ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS                                      ; LCCOMB_X27_Y7_N14 ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; registers:u_registers|CLR_FLUSHFIFO~0                                                      ; LCCOMB_X25_Y6_N24 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                                   ; LCCOMB_X25_Y3_N2  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                                 ; LCCOMB_X25_Y6_N2  ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                                   ; LCCOMB_X25_Y6_N28 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                                 ; LCCOMB_X22_Y6_N28 ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                                   ; LCCOMB_X24_Y6_N8  ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0                         ; LCCOMB_X24_Y6_N14 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                           ; LCCOMB_X25_Y6_N4  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                          ; LCCOMB_X22_Y5_N4  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                      ; LCCOMB_X22_Y5_N30 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                 ;
+---------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                    ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; CPU_SM:u_CPU_SM|PAS                                     ; LCFF_X1_Y6_N29    ; 32      ; Global Clock         ; GCLK0            ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 ; PLL_1             ; 6       ; Global Clock         ; GCLK3            ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 ; PLL_1             ; 41      ; Global Clock         ; GCLK2            ; --                        ;
; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 ; PLL_1             ; 7       ; Global Clock         ; GCLK1            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS   ; LCCOMB_X27_Y7_N8  ; 64      ; Global Clock         ; GCLK6            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS   ; LCCOMB_X27_Y7_N22 ; 64      ; Global Clock         ; GCLK4            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS   ; LCCOMB_X27_Y7_N24 ; 64      ; Global Clock         ; GCLK5            ; --                        ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS   ; LCCOMB_X27_Y7_N14 ; 64      ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                           ;
+-------------------------------------------------------------------------------------------------+---------+
; Name                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------+---------+
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                                           ; 99      ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                                           ; 98      ;
; SCSI_SM:u_SCSI_SM|S2CPU_o                                                                       ; 46      ;
; SCSI_SM:u_SCSI_SM|S2F_o                                                                         ; 41      ;
; CPU_SM:u_CPU_SM|STATE[3]                                                                        ; 41      ;
; CPU_SM:u_CPU_SM|STATE[1]                                                                        ; 39      ;
; CPU_SM:u_CPU_SM|STATE[4]                                                                        ; 36      ;
; SCSI_SM:u_SCSI_SM|CRESET_                                                                       ; 35      ;
; _RST                                                                                            ; 34      ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                                           ; 33      ;
; fifo:int_fifo|Decoder0~7                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~6                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~5                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~4                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~3                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~2                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~1                                                                        ; 32      ;
; fifo:int_fifo|Decoder0~0                                                                        ; 32      ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                                ; 32      ;
; CPU_SM:u_CPU_SM|STATE[2]                                                                        ; 32      ;
; CPU_SM:u_CPU_SM|STATE[0]                                                                        ; 32      ;
; SCSI_SM:u_SCSI_SM|STATE[3]                                                                      ; 31      ;
; SCSI_SM:u_SCSI_SM|STATE[4]                                                                      ; 30      ;
; SCSI_SM:u_SCSI_SM|STATE[1]                                                                      ; 30      ;
; SCSI_SM:u_SCSI_SM|nLS2CPU                                                                       ; 26      ;
; SCSI_SM:u_SCSI_SM|STATE[2]                                                                      ; 25      ;
; _STERM                                                                                          ; 23      ;
; SCSI_SM:u_SCSI_SM|CPU2S_o                                                                       ; 22      ;
; SCSI_SM:u_SCSI_SM|STATE[0]                                                                      ; 18      ;
; CPU_SM:u_CPU_SM|BRIDGEIN                                                                        ; 17      ;
; DS_O_                                                                                           ; 17      ;
; _AS_IO~0                                                                                        ; 16      ;
; datapath:u_datapath|bDIEL                                                                       ; 16      ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~1                                     ; 16      ;
; CPU_SM:u_CPU_SM|DIEH                                                                            ; 16      ;
; CPU_SM:u_CPU_SM|F2CPUH                                                                          ; 16      ;
; CPU_SM:u_CPU_SM|BRIDGEOUT                                                                       ; 16      ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2                                 ; 15      ;
; R_W_IO~0                                                                                        ; 14      ;
; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                                                      ; 14      ;
; SCSI_SM:u_SCSI_SM|F2S_o                                                                         ; 13      ;
; CPU_SM:u_CPU_SM|F2CPUL                                                                          ; 13      ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                                    ; 12      ;
; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                                      ; 12      ;
; ADDR[3]                                                                                         ; 11      ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]                                            ; 11      ;
; CPU_SM:u_CPU_SM|DECFIFO                                                                         ; 11      ;
; CPU_SM:u_CPU_SM|INCFIFO                                                                         ; 11      ;
; CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0                                                   ; 11      ;
; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                                 ; 11      ;
; CPU_SM:u_CPU_SM|BGACK                                                                           ; 11      ;
; _CS                                                                                             ; 10      ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]                                            ; 10      ;
; CPU_SM:u_CPU_SM|DIEL                                                                            ; 10      ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~1                                           ; 10      ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0                                        ; 10      ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]                                            ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[7]~32                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[23]~29                                   ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[6]~28                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[22]~25                                   ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[5]~24                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[21]~21                                   ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[4]~20                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[20]~17                                   ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[3]~16                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[19]~13                                   ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[2]~12                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[18]~9                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[1]~8                                     ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[17]~5                                    ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~4                                     ; 9       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[16]~0                                    ; 9       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~5                                           ; 9       ;
; CPU_SM:u_CPU_SM|nDSACK                                                                          ; 9       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                                               ; 9       ;
; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                                               ; 9       ;
; _BERR                                                                                           ; 8       ;
; ADDR[4]                                                                                         ; 8       ;
; ADDR[2]                                                                                         ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[31]~56                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[15]~55                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[30]~53                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[14]~52                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[29]~50                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[13]~49                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[28]~47                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[12]~46                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[27]~44                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[11]~43                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[26]~41                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[10]~40                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[25]~38                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[9]~37                                    ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[24]~35                                   ; 8       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[8]~34                                    ; 8       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                                      ; 8       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Z[0]~0      ; 8       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~3 ; 8       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~2 ; 8       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|Z2~1          ; 8       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~0 ; 8       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~15                                          ; 8       ;
; ADDR[5]                                                                                         ; 7       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9                                        ; 7       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~4                                           ; 7       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~6                                           ; 7       ;
; _DSACK_IO[0]~0                                                                                  ; 6       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                                      ; 6       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1                                 ; 6       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0                                 ; 6       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~10                                          ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~8                                           ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~7                                           ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~4                                           ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~2                                           ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4                                        ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3                                        ; 6       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2                                        ; 6       ;
; SCLK                                                                                            ; 5       ;
; ADDR[6]                                                                                         ; 5       ;
; PD_PORT[7]~15                                                                                   ; 5       ;
; PD_PORT[6]~14                                                                                   ; 5       ;
; PD_PORT[5]~13                                                                                   ; 5       ;
; PD_PORT[4]~12                                                                                   ; 5       ;
; PD_PORT[3]~11                                                                                   ; 5       ;
; PD_PORT[2]~10                                                                                   ; 5       ;
; PD_PORT[1]~9                                                                                    ; 5       ;
; PD_PORT[0]~8                                                                                    ; 5       ;
; SCSI_SM:u_SCSI_SM|CDSACK_                                                                       ; 5       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[57]~21                                          ; 5       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0                                        ; 5       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[21]~9                                           ; 5       ;
; CPU_SM:u_CPU_SM|LASTWORD~0                                                                      ; 5       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|Z2~0          ; 5       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5                                        ; 5       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~3                                           ; 5       ;
; DSK0_IN_~0                                                                                      ; 5       ;
; DATA_IO[25]~25                                                                                  ; 4       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]                           ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1                                        ; 4       ;
; registers:u_registers|addr_decoder:u_addr_decoder|SP_DMA~0                                      ; 4       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6                                 ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1                                              ; 4       ;
; DSK1_IN_                                                                                        ; 4       ;
; CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0                                                         ; 4       ;
; CPU_SM:u_CPU_SM|LASTWORD                                                                        ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~13                                          ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6                                        ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0                                     ; 4       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[24]~13                                      ; 4       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~8                                           ; 4       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[7]~6                                        ; 4       ;
; SCSI_SM:u_SCSI_SM|CDREQ_                                                                        ; 4       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1                                        ; 4       ;
; CPU_SM:u_CPU_SM|nCYCLEDONE                                                                      ; 4       ;
; CPU_SM:u_CPU_SM|BGRANT_                                                                         ; 4       ;
; SCSI_SM:u_SCSI_SM|DACK_o                                                                        ; 4       ;
; _DSACK_IO[1]~1                                                                                  ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29                       ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25                       ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21                       ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17                       ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13                       ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9                        ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5                        ; 3       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1                        ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1                                 ; 3       ;
; INCNI                                                                                           ; 3       ;
; INCNO                                                                                           ; 3       ;
; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0                                         ; 3       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]                           ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1                                            ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0                             ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~11                                ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~10                                ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9                                 ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8                                 ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]                                       ; 3       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7                                 ; 3       ;
; registers:u_registers|registers_istr:u_registers_istr|INT_F                                     ; 3       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4                                 ; 3       ;
; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~1                                   ; 3       ;
; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                                      ; 3       ;
; registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT~0                                     ; 3       ;
; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                                 ; 3       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[27]~15                                      ; 3       ;
; CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0                                                         ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2                                              ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1                                        ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~24                                           ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1                                     ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~23                                          ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0                                              ; 3       ;
; CPU_SM:u_CPU_SM|DMAENA                                                                          ; 3       ;
; CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0                                                         ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~20                                          ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8                                        ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~18                                          ; 3       ;
; CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0                                                   ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7                                        ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~12                                          ; 3       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|WE~4                                        ; 3       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~9                                           ; 3       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[13]~3                                       ; 3       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~2                                           ; 3       ;
; SCSI_SM:u_SCSI_SM|CCPUREQ                                                                       ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~10                                          ; 3       ;
; registers:u_registers|FLUSHFIFO                                                                 ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~4                                       ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0                                       ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Z~0                                       ; 3       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~0                                           ; 3       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ADDR_VALID~0                                  ; 3       ;
; SCSI_SM:u_SCSI_SM|RE_o                                                                          ; 3       ;
; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]                                 ; 3       ;
; INTA                                                                                            ; 2       ;
; _BGACK_IO~0                                                                                     ; 2       ;
; DATA_IO[31]~31                                                                                  ; 2       ;
; DATA_IO[30]~30                                                                                  ; 2       ;
; DATA_IO[29]~29                                                                                  ; 2       ;
; DATA_IO[28]~28                                                                                  ; 2       ;
; DATA_IO[27]~27                                                                                  ; 2       ;
; DATA_IO[26]~26                                                                                  ; 2       ;
; DATA_IO[24]~24                                                                                  ; 2       ;
; DATA_IO[23]~23                                                                                  ; 2       ;
; DATA_IO[22]~22                                                                                  ; 2       ;
; DATA_IO[21]~21                                                                                  ; 2       ;
; DATA_IO[20]~20                                                                                  ; 2       ;
; DATA_IO[19]~19                                                                                  ; 2       ;
; DATA_IO[18]~18                                                                                  ; 2       ;
; DATA_IO[17]~17                                                                                  ; 2       ;
; DATA_IO[16]~16                                                                                  ; 2       ;
; DATA_IO[4]~4                                                                                    ; 2       ;
; DATA_IO[2]~2                                                                                    ; 2       ;
; DATA_IO[1]~1                                                                                    ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|WE~5                                        ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~6                                       ; 2       ;
; LHW                                                                                             ; 2       ;
; LLW                                                                                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[7]~7                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[6]~6                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[5]~5                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[4]~4                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[3]~3                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[2]~2                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]~1                             ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[0]~0                             ; 2       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]                           ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3                                         ; 2       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                                        ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0                                        ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~30                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~26                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~22                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~18                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~14                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~10                       ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~6                        ; 2       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~2                        ; 2       ;
; registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                                ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~6                                      ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[3]                                          ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]                                       ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[4]                                          ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[4]~17                                       ; 2       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0                                    ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                                       ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                                       ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                                       ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                                       ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                                       ; 2       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~0                                      ; 2       ;
; fifo:int_fifo|Mux8~4                                                                            ; 2       ;
; fifo:int_fifo|Mux0~4                                                                            ; 2       ;
; fifo:int_fifo|Mux24~4                                                                           ; 2       ;
; fifo:int_fifo|Mux16~4                                                                           ; 2       ;
; fifo:int_fifo|Mux9~4                                                                            ; 2       ;
; fifo:int_fifo|Mux1~4                                                                            ; 2       ;
; fifo:int_fifo|Mux25~4                                                                           ; 2       ;
; fifo:int_fifo|Mux17~4                                                                           ; 2       ;
; fifo:int_fifo|Mux10~4                                                                           ; 2       ;
; fifo:int_fifo|Mux2~4                                                                            ; 2       ;
; fifo:int_fifo|Mux26~4                                                                           ; 2       ;
; fifo:int_fifo|Mux18~4                                                                           ; 2       ;
; fifo:int_fifo|Mux11~4                                                                           ; 2       ;
; fifo:int_fifo|Mux3~4                                                                            ; 2       ;
; fifo:int_fifo|Mux27~4                                                                           ; 2       ;
; fifo:int_fifo|Mux19~4                                                                           ; 2       ;
; fifo:int_fifo|Mux12~4                                                                           ; 2       ;
; fifo:int_fifo|Mux4~4                                                                            ; 2       ;
; fifo:int_fifo|Mux28~4                                                                           ; 2       ;
; fifo:int_fifo|Mux20~4                                                                           ; 2       ;
; fifo:int_fifo|Mux13~4                                                                           ; 2       ;
; fifo:int_fifo|Mux5~4                                                                            ; 2       ;
; fifo:int_fifo|Mux29~4                                                                           ; 2       ;
; fifo:int_fifo|Mux21~4                                                                           ; 2       ;
; fifo:int_fifo|Mux14~4                                                                           ; 2       ;
; fifo:int_fifo|Mux6~4                                                                            ; 2       ;
; fifo:int_fifo|Mux30~4                                                                           ; 2       ;
; fifo:int_fifo|Mux22~4                                                                           ; 2       ;
; fifo:int_fifo|Mux7~4                                                                            ; 2       ;
; fifo:int_fifo|Mux15~4                                                                           ; 2       ;
; fifo:int_fifo|Mux31~4                                                                           ; 2       ;
; fifo:int_fifo|Mux23~4                                                                           ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]                              ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]                               ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]                               ; 2       ;
; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0                                   ; 2       ;
; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]                               ; 2       ;
; _DSACK_IO~4                                                                                     ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                                       ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[0]~14                            ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E~16                                          ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[3]~1                             ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0                                         ; 2       ;
; CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1                                                   ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0                                        ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11                                       ; 2       ;
; CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1                                                         ; 2       ;
; CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0                                                         ; 2       ;
; CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0                                                   ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~25                                           ; 2       ;
; CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~0                                                   ; 2       ;
; CPU_SM:u_CPU_SM|FLUSHFIFO                                                                       ; 2       ;
; CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4                                                   ; 2       ;
; CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0                                                         ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0                                        ; 2       ;
; CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3                                                   ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~16                                          ; 2       ;
; CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2b~0                                                         ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~14                                          ; 2       ;
; registers:u_registers|A1                                                                        ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E~11                                              ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[18]~12                                      ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[13]~11                                      ; 2       ;
; SCSI_SM:u_SCSI_SM|RDFIFO_o                                                                      ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|RE~0                                        ; 2       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[16]~5                                       ; 2       ;
; SCSI_SM:u_SCSI_SM|RIFIFO_o                                                                      ; 2       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3                                       ; 2       ;
; registers:u_registers|registers_istr:u_registers_istr|INT                                       ; 2       ;
; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]                                 ; 2       ;
; registers:u_registers|addr_decoder:u_addr_decoder|h_0C                                          ; 2       ;
; SCSI_SM:u_SCSI_SM|SCSI_CS_o                                                                     ; 2       ;
; SCSI_SM:u_SCSI_SM|INCBO_o                                                                       ; 2       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~feeder                                ; 1       ;
; SCSI_SM:u_SCSI_SM|nLS2CPU~feeder                                                                ; 1       ;
; registers:u_registers|registers_term:u_registers_term|REG_DSK_~feeder                           ; 1       ;
; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~feeder                          ; 1       ;
; SCSI_SM:u_SCSI_SM|RDFIFO_o~feeder                                                               ; 1       ;
; SCSI_SM:u_SCSI_SM|RIFIFO_o~feeder                                                               ; 1       ;
; registers:u_registers|FLUSHFIFO~feeder                                                          ; 1       ;
; _DREQ                                                                                           ; 1       ;
; _BG                                                                                             ; 1       ;
; DATA_IO[15]~15                                                                                  ; 1       ;
; DATA_IO[14]~14                                                                                  ; 1       ;
; DATA_IO[13]~13                                                                                  ; 1       ;
; DATA_IO[12]~12                                                                                  ; 1       ;
; DATA_IO[11]~11                                                                                  ; 1       ;
; DATA_IO[10]~10                                                                                  ; 1       ;
; DATA_IO[9]~9                                                                                    ; 1       ;
; DATA_IO[8]~8                                                                                    ; 1       ;
; DATA_IO[7]~7                                                                                    ; 1       ;
; DATA_IO[6]~6                                                                                    ; 1       ;
; DATA_IO[5]~5                                                                                    ; 1       ;
; DATA_IO[3]~3                                                                                    ; 1       ;
; DATA_IO[0]~0                                                                                    ; 1       ;
; _DS_IO~0                                                                                        ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~2                                          ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~2                                         ; 1       ;
; DS_O_~0                                                                                         ; 1       ;
; AS_O_~0                                                                                         ; 1       ;
; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0                                                    ; 1       ;
; CPU_SM:u_CPU_SM|BGRANT_~0                                                                       ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SCSI_CS~1                                   ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SCSI_CS~0                                   ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[2]~22                            ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|NEXT_STATE[2]~21                            ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~5                                         ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~8                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~5                                       ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~11                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~10                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1                                        ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|INCNI~0                                     ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4                                        ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3                                        ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2                                        ; 1       ;
; CPU_SM:u_CPU_SM|PLHW                                                                            ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|INCNO~0                                     ; 1       ;
; SCSI_SM:u_SCSI_SM|INCNI_o                                                                       ; 1       ;
; CPU_SM:u_CPU_SM|INCNI                                                                           ; 1       ;
; CPU_SM:u_CPU_SM|PLLW                                                                            ; 1       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~2                         ; 1       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~1                         ; 1       ;
; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]~0                         ; 1       ;
; SCSI_SM:u_SCSI_SM|INCNO_o                                                                       ; 1       ;
; CPU_SM:u_CPU_SM|INCNO                                                                           ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~1                                          ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~0                                          ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK                                   ; 1       ;
; rtl~0                                                                                           ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~4                                         ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~3                                         ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~2                                         ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2                                         ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1                                         ; 1       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                                        ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0                                        ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]                                     ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[15]~54                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[14]~51                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[13]~48                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[12]~45                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[11]~42                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[10]~39                                   ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]                                ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[9]~36                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]                                 ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0                                        ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d                                     ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d~0                                   ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1                                        ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0                                        ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|S2F~1                                       ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|S2F~0                                       ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~1                                         ; 1       ;
; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0                                         ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[8]~33                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]                                 ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|CPU2S                                       ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[22]~19                                      ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|F2S~1                                       ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|F2S~0                                       ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_inputs:u_scsi_sm_inputs|E[13]~18                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~2                                   ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1                                   ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0                                   ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0                                   ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated                ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated                ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|S2CPU~1                                     ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|S2CPU~0                                     ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~7                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~5                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~4                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3                                      ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2                                      ; 1       ;
; registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                               ; 1       ;
; CPU_SM:u_CPU_SM|PDS                                                                             ; 1       ;
; CPU_SM:u_CPU_SM|PAS                                                                             ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0                                     ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~1                                    ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~0                                    ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2                                     ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0                                            ; 1       ;
; registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0                              ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0                                 ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3                                 ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~13                                ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~12                                ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]                                     ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]                                     ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]                                     ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]                                     ; 1       ;
; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]                                     ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1                                  ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~26                                           ; 1       ;
; CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0                                  ; 1       ;
; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                                        ; 1       ;
; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA~1                                      ; 1       ;
; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|INCBO~0                                     ; 1       ;
; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                                  ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[7]~31                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[7]~30                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~1 ; 1       ;
; fifo:int_fifo|Mux8~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][23]                                                                     ; 1       ;
; fifo:int_fifo|Mux8~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][23]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][23]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][23]                                                                     ; 1       ;
; fifo:int_fifo|Mux8~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][23]                                                                     ; 1       ;
; fifo:int_fifo|Mux8~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][23]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][23]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][23]                                                                     ; 1       ;
; fifo:int_fifo|Mux0~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][31]                                                                     ; 1       ;
; fifo:int_fifo|Mux0~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][31]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][31]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][31]                                                                     ; 1       ;
; fifo:int_fifo|Mux0~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][31]                                                                     ; 1       ;
; fifo:int_fifo|Mux0~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][31]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][31]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][31]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector7~0 ; 1       ;
; fifo:int_fifo|Mux24~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][7]                                                                      ; 1       ;
; fifo:int_fifo|Mux24~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][7]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][7]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][7]                                                                      ; 1       ;
; fifo:int_fifo|Mux24~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][7]                                                                      ; 1       ;
; fifo:int_fifo|Mux24~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][7]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][7]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][7]                                                                      ; 1       ;
; fifo:int_fifo|Mux16~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][15]                                                                     ; 1       ;
; fifo:int_fifo|Mux16~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][15]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][15]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][15]                                                                     ; 1       ;
; fifo:int_fifo|Mux16~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][15]                                                                     ; 1       ;
; fifo:int_fifo|Mux16~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][15]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][15]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][15]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[6]~27                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[6]~26                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~1 ; 1       ;
; fifo:int_fifo|Mux9~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][22]                                                                     ; 1       ;
; fifo:int_fifo|Mux9~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][22]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][22]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][22]                                                                     ; 1       ;
; fifo:int_fifo|Mux9~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][22]                                                                     ; 1       ;
; fifo:int_fifo|Mux9~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][22]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][22]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][22]                                                                     ; 1       ;
; fifo:int_fifo|Mux1~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][30]                                                                     ; 1       ;
; fifo:int_fifo|Mux1~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][30]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][30]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][30]                                                                     ; 1       ;
; fifo:int_fifo|Mux1~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][30]                                                                     ; 1       ;
; fifo:int_fifo|Mux1~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][30]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][30]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][30]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector6~0 ; 1       ;
; fifo:int_fifo|Mux25~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][6]                                                                      ; 1       ;
; fifo:int_fifo|Mux25~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][6]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][6]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][6]                                                                      ; 1       ;
; fifo:int_fifo|Mux25~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][6]                                                                      ; 1       ;
; fifo:int_fifo|Mux25~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][6]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][6]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][6]                                                                      ; 1       ;
; fifo:int_fifo|Mux17~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][14]                                                                     ; 1       ;
; fifo:int_fifo|Mux17~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][14]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][14]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][14]                                                                     ; 1       ;
; fifo:int_fifo|Mux17~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][14]                                                                     ; 1       ;
; fifo:int_fifo|Mux17~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][14]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][14]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][14]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[5]~23                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[5]~22                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~1 ; 1       ;
; fifo:int_fifo|Mux10~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][21]                                                                     ; 1       ;
; fifo:int_fifo|Mux10~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][21]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][21]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][21]                                                                     ; 1       ;
; fifo:int_fifo|Mux10~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][21]                                                                     ; 1       ;
; fifo:int_fifo|Mux10~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][21]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][21]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][21]                                                                     ; 1       ;
; fifo:int_fifo|Mux2~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][29]                                                                     ; 1       ;
; fifo:int_fifo|Mux2~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][29]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][29]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][29]                                                                     ; 1       ;
; fifo:int_fifo|Mux2~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][29]                                                                     ; 1       ;
; fifo:int_fifo|Mux2~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][29]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][29]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][29]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector5~0 ; 1       ;
; fifo:int_fifo|Mux26~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][5]                                                                      ; 1       ;
; fifo:int_fifo|Mux26~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][5]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][5]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][5]                                                                      ; 1       ;
; fifo:int_fifo|Mux26~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][5]                                                                      ; 1       ;
; fifo:int_fifo|Mux26~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][5]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][5]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][5]                                                                      ; 1       ;
; fifo:int_fifo|Mux18~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][13]                                                                     ; 1       ;
; fifo:int_fifo|Mux18~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][13]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][13]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][13]                                                                     ; 1       ;
; fifo:int_fifo|Mux18~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][13]                                                                     ; 1       ;
; fifo:int_fifo|Mux18~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][13]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][13]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][13]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[4]~19                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[4]~18                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~1 ; 1       ;
; fifo:int_fifo|Mux11~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][20]                                                                     ; 1       ;
; fifo:int_fifo|Mux11~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][20]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][20]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][20]                                                                     ; 1       ;
; fifo:int_fifo|Mux11~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][20]                                                                     ; 1       ;
; fifo:int_fifo|Mux11~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][20]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][20]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][20]                                                                     ; 1       ;
; fifo:int_fifo|Mux3~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][28]                                                                     ; 1       ;
; fifo:int_fifo|Mux3~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][28]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][28]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][28]                                                                     ; 1       ;
; fifo:int_fifo|Mux3~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][28]                                                                     ; 1       ;
; fifo:int_fifo|Mux3~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][28]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][28]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][28]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector4~0 ; 1       ;
; fifo:int_fifo|Mux27~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][4]                                                                      ; 1       ;
; fifo:int_fifo|Mux27~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][4]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][4]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][4]                                                                      ; 1       ;
; fifo:int_fifo|Mux27~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][4]                                                                      ; 1       ;
; fifo:int_fifo|Mux27~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][4]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][4]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][4]                                                                      ; 1       ;
; fifo:int_fifo|Mux19~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][12]                                                                     ; 1       ;
; fifo:int_fifo|Mux19~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][12]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][12]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][12]                                                                     ; 1       ;
; fifo:int_fifo|Mux19~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][12]                                                                     ; 1       ;
; fifo:int_fifo|Mux19~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][12]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][12]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][12]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[3]~15                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[3]~14                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~1 ; 1       ;
; fifo:int_fifo|Mux12~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][19]                                                                     ; 1       ;
; fifo:int_fifo|Mux12~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][19]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][19]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][19]                                                                     ; 1       ;
; fifo:int_fifo|Mux12~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][19]                                                                     ; 1       ;
; fifo:int_fifo|Mux12~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][19]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][19]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][19]                                                                     ; 1       ;
; fifo:int_fifo|Mux4~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][27]                                                                     ; 1       ;
; fifo:int_fifo|Mux4~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][27]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][27]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][27]                                                                     ; 1       ;
; fifo:int_fifo|Mux4~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][27]                                                                     ; 1       ;
; fifo:int_fifo|Mux4~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][27]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][27]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][27]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector3~0 ; 1       ;
; fifo:int_fifo|Mux28~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][3]                                                                      ; 1       ;
; fifo:int_fifo|Mux28~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][3]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][3]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][3]                                                                      ; 1       ;
; fifo:int_fifo|Mux28~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][3]                                                                      ; 1       ;
; fifo:int_fifo|Mux28~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][3]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][3]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][3]                                                                      ; 1       ;
; fifo:int_fifo|Mux20~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][11]                                                                     ; 1       ;
; fifo:int_fifo|Mux20~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][11]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][11]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][11]                                                                     ; 1       ;
; fifo:int_fifo|Mux20~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][11]                                                                     ; 1       ;
; fifo:int_fifo|Mux20~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][11]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][11]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][11]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[2]~11                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[2]~10                                    ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~1 ; 1       ;
; fifo:int_fifo|Mux13~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][18]                                                                     ; 1       ;
; fifo:int_fifo|Mux13~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][18]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][18]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][18]                                                                     ; 1       ;
; fifo:int_fifo|Mux13~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][18]                                                                     ; 1       ;
; fifo:int_fifo|Mux13~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][18]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][18]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][18]                                                                     ; 1       ;
; fifo:int_fifo|Mux5~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][26]                                                                     ; 1       ;
; fifo:int_fifo|Mux5~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][26]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][26]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][26]                                                                     ; 1       ;
; fifo:int_fifo|Mux5~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][26]                                                                     ; 1       ;
; fifo:int_fifo|Mux5~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][26]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][26]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][26]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector2~0 ; 1       ;
; fifo:int_fifo|Mux29~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][2]                                                                      ; 1       ;
; fifo:int_fifo|Mux29~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][2]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][2]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][2]                                                                      ; 1       ;
; fifo:int_fifo|Mux29~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][2]                                                                      ; 1       ;
; fifo:int_fifo|Mux29~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][2]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][2]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][2]                                                                      ; 1       ;
; fifo:int_fifo|Mux21~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][10]                                                                     ; 1       ;
; fifo:int_fifo|Mux21~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][10]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][10]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][10]                                                                     ; 1       ;
; fifo:int_fifo|Mux21~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][10]                                                                     ; 1       ;
; fifo:int_fifo|Mux21~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][10]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][10]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][10]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~3 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~2 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[1]~7                                     ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[1]~6                                     ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~1 ; 1       ;
; fifo:int_fifo|Mux14~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][17]                                                                     ; 1       ;
; fifo:int_fifo|Mux14~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][17]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][17]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][17]                                                                     ; 1       ;
; fifo:int_fifo|Mux14~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][17]                                                                     ; 1       ;
; fifo:int_fifo|Mux14~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][17]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][17]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][17]                                                                     ; 1       ;
; fifo:int_fifo|Mux6~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][25]                                                                     ; 1       ;
; fifo:int_fifo|Mux6~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][25]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][25]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][25]                                                                     ; 1       ;
; fifo:int_fifo|Mux6~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][25]                                                                     ; 1       ;
; fifo:int_fifo|Mux6~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][25]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][25]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][25]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector1~0 ; 1       ;
; fifo:int_fifo|Mux30~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][1]                                                                      ; 1       ;
; fifo:int_fifo|Mux30~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][1]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][1]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][1]                                                                      ; 1       ;
; fifo:int_fifo|Mux30~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][1]                                                                      ; 1       ;
; fifo:int_fifo|Mux30~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][1]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][1]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][1]                                                                      ; 1       ;
; fifo:int_fifo|Mux22~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][9]                                                                      ; 1       ;
; fifo:int_fifo|Mux22~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][9]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][9]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][9]                                                                      ; 1       ;
; fifo:int_fifo|Mux22~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][9]                                                                      ; 1       ;
; fifo:int_fifo|Mux22~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][9]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][9]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][9]                                                                      ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~6 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~5 ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~3                                     ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~2                                     ; 1       ;
; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]                                 ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~4 ; 1       ;
; fifo:int_fifo|Mux7~3                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[3][24]                                                                     ; 1       ;
; fifo:int_fifo|Mux7~2                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[0][24]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][24]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][24]                                                                     ; 1       ;
; fifo:int_fifo|Mux7~1                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[7][24]                                                                     ; 1       ;
; fifo:int_fifo|Mux7~0                                                                            ; 1       ;
; fifo:int_fifo|BUFFER[4][24]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][24]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][24]                                                                     ; 1       ;
; fifo:int_fifo|Mux15~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][16]                                                                     ; 1       ;
; fifo:int_fifo|Mux15~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][16]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[2][16]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[1][16]                                                                     ; 1       ;
; fifo:int_fifo|Mux15~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][16]                                                                     ; 1       ;
; fifo:int_fifo|Mux15~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][16]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[5][16]                                                                     ; 1       ;
; fifo:int_fifo|BUFFER[6][16]                                                                     ; 1       ;
; datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX|Selector0~1 ; 1       ;
; fifo:int_fifo|Mux31~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][0]                                                                      ; 1       ;
; fifo:int_fifo|Mux31~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][0]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][0]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][0]                                                                      ; 1       ;
; fifo:int_fifo|Mux31~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][0]                                                                      ; 1       ;
; fifo:int_fifo|Mux31~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][0]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][0]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][0]                                                                      ; 1       ;
; fifo:int_fifo|Mux23~3                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[3][8]                                                                      ; 1       ;
; fifo:int_fifo|Mux23~2                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[0][8]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[2][8]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[1][8]                                                                      ; 1       ;
; fifo:int_fifo|Mux23~1                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[7][8]                                                                      ; 1       ;
; fifo:int_fifo|Mux23~0                                                                           ; 1       ;
; fifo:int_fifo|BUFFER[4][8]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[5][8]                                                                      ; 1       ;
; fifo:int_fifo|BUFFER[6][8]                                                                      ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~55                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~54                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~53                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~52                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~51                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~50                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~49                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~48                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~47                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~46                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~45                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~44                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]                              ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~43                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~42                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~41                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~40                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~39                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~38                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~37                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~36                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~35                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~34                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~33                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~32                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~31                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~30                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~29                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~28                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~27                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~24                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~23                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~22                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~21                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~20                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~19                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~18                               ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~17                                ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16                                ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~15                                ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~14                                ; 1       ;
; datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~13                                ; 1       ;
+-------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,339 / 15,666 ( 9 % ) ;
; C16 interconnects           ; 42 / 812 ( 5 % )       ;
; C4 interconnects            ; 608 / 11,424 ( 5 % )   ;
; Direct links                ; 243 / 15,666 ( 2 % )   ;
; Global clocks               ; 8 / 8 ( 100 % )        ;
; Local interconnects         ; 325 / 4,608 ( 7 % )    ;
; R24 interconnects           ; 49 / 652 ( 8 % )       ;
; R4 interconnects            ; 732 / 13,328 ( 5 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.68) ; Number of LABs  (Total = 68) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 7                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 1                            ;
; 6                                           ; 3                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 3                            ;
; 13                                          ; 1                            ;
; 14                                          ; 4                            ;
; 15                                          ; 6                            ;
; 16                                          ; 30                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.53) ; Number of LABs  (Total = 68) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 18                           ;
; 1 Clock                            ; 47                           ;
; 1 Clock enable                     ; 6                            ;
; 2 Async. clears                    ; 5                            ;
; 2 Clock enables                    ; 18                           ;
; 2 Clocks                           ; 10                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.84) ; Number of LABs  (Total = 68) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 2                            ;
; 4                                            ; 5                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 5                            ;
; 15                                           ; 1                            ;
; 16                                           ; 5                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 6                            ;
; 20                                           ; 3                            ;
; 21                                           ; 3                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 3                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.16) ; Number of LABs  (Total = 68) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 6                            ;
; 3                                               ; 4                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 4                            ;
; 8                                               ; 8                            ;
; 9                                               ; 4                            ;
; 10                                              ; 4                            ;
; 11                                              ; 4                            ;
; 12                                              ; 8                            ;
; 13                                              ; 4                            ;
; 14                                              ; 4                            ;
; 15                                              ; 3                            ;
; 16                                              ; 1                            ;
; 17                                              ; 0                            ;
; 18                                              ; 2                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 1                            ;
; 25                                              ; 0                            ;
; 26                                              ; 0                            ;
; 27                                              ; 0                            ;
; 28                                              ; 0                            ;
; 29                                              ; 0                            ;
; 30                                              ; 0                            ;
; 31                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 17.47) ; Number of LABs  (Total = 68) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 9                            ;
; 14                                           ; 3                            ;
; 15                                           ; 2                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 4                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 4                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 5                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; _CS             ; DATA_OE_             ; 0.569             ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP2C5T144C8 for design "RESDMAC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 23 degrees (2500 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5T144I8 is compatible
    Info (176445): Device EP2C8T144C8 is compatible
    Info (176445): Device EP2C8T144I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332104): Reading SDC File: 'RESDMAC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datab"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|datad"
Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000         sclk
    Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[0]
    Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[1]
    Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[2]
Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_SM:u_CPU_SM|PAS 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AS_O_~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm fanout splitting
Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.42 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 68 output pins without output pin load capacitance assignment
    Info (306007): Pin "_INT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_BR" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "R_W_IO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_AS_IO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_DS_IO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_DSACK_IO[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_DSACK_IO[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_IO[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_BGACK_IO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PD_PORT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SIZ1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_DMAEN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_DACK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_IOR" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_IOW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_CSS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_LED_RD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_LED_WR" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "_LED_DMA" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "OWN_" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OE_" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PDATA_OE_" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin PD_PORT[8] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[9] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[10] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[11] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[12] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[13] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[14] has a permanently disabled output enable
    Info (169065): Pin PD_PORT[15] has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5350 megabytes
    Info: Processing ended: Sun Feb 19 19:15:48 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Feb 19 19:15:49 2023 ;
; Revision Name         ; RESDMAC                               ;
; Top-level Entity Name ; RESDMAC                               ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C5T144C8                           ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; On       ; Off           ;
; Configuration device                                                        ; Epcs4    ; Auto          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------+
; Assembler Generated Files                                         ;
+-------------------------------------------------------------------+
; File Name                                                         ;
+-------------------------------------------------------------------+
; C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.sof ;
; C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.pof ;
+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.sof ;
+----------------+----------------------------------------------------------------------------+
; Option         ; Setting                                                                    ;
+----------------+----------------------------------------------------------------------------+
; Device         ; EP2C5T144C8                                                                ;
; JTAG usercode  ; 0x00105A22                                                                 ;
; Checksum       ; 0x00105A22                                                                 ;
+----------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.pof ;
+--------------------+------------------------------------------------------------------------+
; Option             ; Setting                                                                ;
+--------------------+------------------------------------------------------------------------+
; Device             ; EPCS4                                                                  ;
; JTAG usercode      ; 0x00000000                                                             ;
; Checksum           ; 0x0742859B                                                             ;
; Compression Ratio  ; 2                                                                      ;
+--------------------+------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:49 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4575 megabytes
    Info: Processing ended: Sun Feb 19 19:15:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; RESDMAC                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; RESDMAC.sdc   ; OK     ; Sun Feb 19 19:15:51 2023 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; sclk                                        ; Base      ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { SCLK }                                        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 2.500  ; 22.500 ; 50.00      ; 1         ; 1           ; 22.5  ;        ;           ;            ; false    ; sclk   ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ; { u_PLL|APLL_inst|altpll_component|pll|clk[0] } ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 10.000 ; 30.000 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; sclk   ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ; { u_PLL|APLL_inst|altpll_component|pll|clk[1] } ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 15.000 ; 35.000 ; 50.00      ; 1         ; 1           ; 135.0 ;        ;           ;            ; false    ; sclk   ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ; { u_PLL|APLL_inst|altpll_component|pll|clk[2] } ;
+---------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                 ;
+------------+-----------------+---------------------------------------------+------------------------------------------------------+
; 87.65 MHz  ; 87.65 MHz       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;                                                      ;
; 691.56 MHz ; 402.58 MHz      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; n/a                                         ; -6.086 ; -6.086        ;
; sclk                                        ; 9.997  ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 18.846 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 38.554 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Hold Summary                                               ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; n/a                                         ; -28.959 ; -28.959       ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.499   ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.499   ; 0.000         ;
; sclk                                        ; 28.523  ; 0.000         ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 23.340 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 29.381 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 9.146  ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 14.908 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; sclk                                        ; 18.758 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 18.758 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 18.758 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 18.758 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n/a'                                                                             ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; -6.086 ; _CS       ; DATA_OE_ ; n/a          ; n/a         ; 5.000        ; 0.000      ; 11.086     ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sclk'                                                                                                                     ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; 9.997  ; CPU_SM:u_CPU_SM|PDS  ; DS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 3.137      ; 3.180      ;
; 10.974 ; CPU_SM:u_CPU_SM|PLHW ; LHW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 3.598      ; 2.664      ;
; 11.023 ; CPU_SM:u_CPU_SM|PLLW ; LLW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 3.598      ; 2.615      ;
; 11.211 ; CPU_SM:u_CPU_SM|PAS  ; AS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 2.216      ; 1.045      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                              ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 18.846 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.023     ; 8.671      ;
; 19.001 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.023     ; 8.516      ;
; 20.052 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 7.488      ;
; 20.122 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 7.421      ;
; 20.207 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 7.333      ;
; 20.277 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 7.266      ;
; 20.549 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 7.000      ;
; 20.616 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 6.925      ;
; 20.636 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 6.907      ;
; 20.704 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 6.845      ;
; 20.802 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 6.743      ;
; 20.884 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 6.657      ;
; 20.904 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 6.639      ;
; 20.957 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 6.588      ;
; 21.018 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 6.522      ;
; 21.020 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.008      ; 6.528      ;
; 21.173 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 6.367      ;
; 21.231 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 6.316      ;
; 21.247 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 6.299      ;
; 21.276 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 6.271      ;
; 21.288 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.008      ; 6.260      ;
; 21.476 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 6.070      ;
; 21.515 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 6.031      ;
; 21.631 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 5.915      ;
; 21.958 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 5.587      ;
; 22.120 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 5.426      ;
; 22.326 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 5.219      ;
; 22.461 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 5.085      ;
; 22.473 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 5.072      ;
; 22.830 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 4.715      ;
; 23.126 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 4.420      ;
; 23.467 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.006      ; 4.079      ;
; 23.647 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 3.898      ;
; 23.694 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 3.847      ;
; 23.962 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 3.579      ;
; 24.016 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 3.529      ;
; 26.945 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 8.106      ;
; 26.957 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 8.094      ;
; 27.765 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.008      ; 7.283      ;
; 27.777 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.008      ; 7.271      ;
; 27.867 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 7.184      ;
; 27.879 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 7.172      ;
; 28.300 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|DACK_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.002      ; 6.742      ;
; 28.399 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|DACK_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.017     ; 6.624      ;
; 28.500 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.002     ; 6.538      ;
; 28.591 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.032     ; 11.417     ;
; 28.599 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.021     ; 6.420      ;
; 28.672 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.011     ; 6.357      ;
; 28.700 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.030     ; 11.310     ;
; 28.944 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.026     ; 11.070     ;
; 28.982 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.002     ; 6.056      ;
; 29.023 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.026     ; 10.991     ;
; 29.044 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.008     ; 5.988      ;
; 29.081 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.021     ; 5.938      ;
; 29.148 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.017      ; 5.909      ;
; 29.169 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.017      ; 5.888      ;
; 29.248 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|S2CPU_o  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.001      ; 5.793      ;
; 29.308 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.002     ; 5.730      ;
; 29.527 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.004     ; 10.509     ;
; 29.585 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.009      ; 5.464      ;
; 29.606 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.009      ; 5.443      ;
; 29.706 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.003      ; 5.337      ;
; 29.798 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.013      ; 5.255      ;
; 29.859 ; CPU_SM:u_CPU_SM|FLUSHFIFO         ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.011     ; 5.170      ;
; 30.095 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.003      ; 4.948      ;
; 30.118 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.007     ; 9.915      ;
; 30.202 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.003      ; 4.841      ;
; 30.245 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.008     ; 4.787      ;
; 30.266 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.023     ; 9.751      ;
; 30.396 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.019      ; 4.663      ;
; 30.408 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.019      ; 4.651      ;
; 30.433 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 9.612      ;
; 30.477 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.024     ; 9.539      ;
; 30.498 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.003      ; 9.545      ;
; 30.600 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.021     ; 4.419      ;
; 30.635 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.003      ; 4.408      ;
; 30.643 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.013      ; 4.410      ;
; 30.689 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.004      ; 9.355      ;
; 30.718 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.004     ; 9.318      ;
; 30.773 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 9.272      ;
; 30.829 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.003     ; 9.208      ;
; 30.832 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.002     ; 4.206      ;
; 30.834 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.008      ; 9.214      ;
; 30.938 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.001     ; 9.101      ;
; 30.999 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.000      ; 9.041      ;
; 31.029 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.007      ; 9.018      ;
; 31.029 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.004      ; 9.015      ;
; 31.075 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.006     ; 8.959      ;
; 31.090 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.007      ; 8.957      ;
; 31.108 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.002      ; 8.934      ;
; 31.182 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.003      ; 8.861      ;
; 31.185 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.006     ; 8.849      ;
; 31.235 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.009     ; 8.796      ;
; 31.255 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.002     ; 3.783      ;
; 31.261 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.003      ; 8.782      ;
; 31.285 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.006      ; 8.761      ;
; 31.352 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.006      ; 8.694      ;
; 31.357 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.001      ; 8.684      ;
; 31.360 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.003      ; 3.683      ;
; 31.375 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.002      ; 8.667      ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 38.554 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.486      ;
; 38.559 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.481      ;
; 38.978 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.062      ;
; 39.235 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.805      ;
; 39.235 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.805      ;
; 39.235 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.805      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n/a'                                                                               ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+
; -28.959 ; _CS       ; DATA_OE_ ; n/a          ; n/a         ; 40.000       ; 0.000      ; 11.041     ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.756 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 1.175 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.180 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                        ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 1.364 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.670      ;
; 1.452 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.755      ;
; 1.535 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.844      ;
; 1.539 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.848      ;
; 1.591 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.897      ;
; 1.747 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.056      ;
; 1.755 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.064      ;
; 1.764 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.070      ;
; 1.784 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.090      ;
; 1.819 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.128      ;
; 1.841 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.146      ;
; 1.880 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.190      ;
; 1.952 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.258      ;
; 2.033 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.339      ;
; 2.048 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.357      ;
; 2.098 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.407      ;
; 2.139 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.448      ;
; 2.237 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.546      ;
; 2.253 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.562      ;
; 2.254 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.560      ;
; 2.273 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.582      ;
; 2.302 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.611      ;
; 2.304 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.614      ;
; 2.352 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.661      ;
; 2.399 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.705      ;
; 2.413 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.722      ;
; 2.420 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.729      ;
; 2.439 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|BREQ        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.749      ;
; 2.442 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.745      ;
; 2.455 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.764      ;
; 2.456 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.765      ;
; 2.462 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.771      ;
; 2.492 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.802      ;
; 2.492 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.800      ;
; 2.518 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.829      ;
; 2.524 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.833      ;
; 2.565 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.876      ;
; 2.569 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.880      ;
; 2.578 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.888      ;
; 2.604 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.910      ;
; 2.647 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.957      ;
; 2.647 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.955      ;
; 2.658 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.968      ;
; 2.659 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.968      ;
; 2.663 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.972      ;
; 2.705 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.014      ;
; 2.709 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.018      ;
; 2.720 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.026      ;
; 2.727 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.036      ;
; 2.743 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.066      ;
; 2.746 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.049      ;
; 2.747 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.057      ;
; 2.767 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.077      ;
; 2.775 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.085      ;
; 2.843 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.151      ;
; 2.846 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 3.148      ;
; 2.856 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.165      ;
; 2.886 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.192      ;
; 2.891 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.201      ;
; 2.900 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.197      ;
; 2.943 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.252      ;
; 2.950 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.259      ;
; 2.971 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.277      ;
; 2.973 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.282      ;
; 2.995 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.305      ;
; 3.005 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.014 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.323      ;
; 3.019 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.327      ;
; 3.023 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.331      ;
; 3.041 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.347      ;
; 3.041 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.347      ;
; 3.058 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.358      ;
; 3.061 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.384      ;
; 3.061 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.370      ;
; 3.064 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.370      ;
; 3.080 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.389      ;
; 3.081 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.389      ;
; 3.085 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.393      ;
; 3.146 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|F2CPUL      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.458      ;
; 3.146 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|INCNI       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.433      ;
; 3.163 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.474      ;
; 3.180 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 3.490      ;
; 3.202 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.511      ;
; 3.227 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|S2CPU_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.531      ;
; 3.255 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.561      ;
; 3.268 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.577      ;
; 3.275 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.584      ;
; 3.288 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.591      ;
; 3.307 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.619      ;
; 3.311 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 3.623      ;
; 3.314 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|PLHW        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 3.622      ;
; 3.332 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 3.646      ;
; 3.336 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.656      ;
; 3.376 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 3.693      ;
; 3.386 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[2]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.692      ;
; 3.421 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|PLHW        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.732      ;
; 3.487 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|S2CPU_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.791      ;
; 3.493 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BREQ        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.797      ;
; 3.504 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|F2CPUL      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 3.815      ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sclk'                                                                                                                      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; 28.523 ; CPU_SM:u_CPU_SM|PAS  ; AS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 2.216      ; 1.045      ;
; 28.711 ; CPU_SM:u_CPU_SM|PLLW ; LLW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 3.598      ; 2.615      ;
; 28.760 ; CPU_SM:u_CPU_SM|PLHW ; LHW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 3.598      ; 2.664      ;
; 29.737 ; CPU_SM:u_CPU_SM|PDS  ; DS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 3.137      ; 3.180      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                   ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 23.340 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.027     ; 4.173      ;
; 23.933 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNI      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.020     ; 3.587      ;
; 24.035 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.003     ; 3.502      ;
; 24.035 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.003     ; 3.502      ;
; 24.045 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.001     ; 3.494      ;
; 24.045 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEIN   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.001     ; 3.494      ;
; 24.045 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.001     ; 3.494      ;
; 24.357 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 3.188      ;
; 24.381 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 3.166      ;
; 24.412 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.004     ; 3.124      ;
; 24.412 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.004     ; 3.124      ;
; 24.742 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.014     ; 2.784      ;
; 24.742 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.014     ; 2.784      ;
; 24.742 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.014     ; 2.784      ;
; 24.742 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.014     ; 2.784      ;
; 24.742 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.014     ; 2.784      ;
; 24.748 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.794      ;
; 24.748 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.794      ;
; 24.748 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.794      ;
; 24.748 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.794      ;
; 24.763 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.778      ;
; 24.763 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.778      ;
; 24.763 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.778      ;
; 24.763 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.778      ;
; 24.763 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.778      ;
; 24.809 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 2.734      ;
; 24.809 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 2.734      ;
; 24.826 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 2.718      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                                                   ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 29.381 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DMAENA     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.007      ; 3.166      ;
; 29.381 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|FLUSHFIFO  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.007      ; 3.166      ;
; 29.381 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDREQ_   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.007      ; 3.166      ;
; 29.823 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|nCYCLEDONE ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.012     ; 2.705      ;
; 30.143 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDSACK_  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.017     ; 2.380      ;
; 30.588 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGRANT_    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.012     ; 1.940      ;
; 30.588 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CCPUREQ  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.012     ; 1.940      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.146  ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGRANT_    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.012     ; 1.940      ;
; 9.146  ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CCPUREQ  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.012     ; 1.940      ;
; 9.591  ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDSACK_  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.017     ; 2.380      ;
; 9.911  ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|nCYCLEDONE ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.012     ; 2.705      ;
; 10.353 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DMAENA     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.007      ; 3.166      ;
; 10.353 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|FLUSHFIFO  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.007      ; 3.166      ;
; 10.353 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDREQ_   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.007      ; 3.166      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 14.908 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.004      ; 2.718      ;
; 14.925 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 2.734      ;
; 14.925 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 2.734      ;
; 14.971 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 2.778      ;
; 14.971 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 2.778      ;
; 14.971 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 2.778      ;
; 14.971 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 2.778      ;
; 14.971 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 2.778      ;
; 14.986 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.002      ; 2.794      ;
; 14.986 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.002      ; 2.794      ;
; 14.986 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.002      ; 2.794      ;
; 14.986 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.002      ; 2.794      ;
; 14.992 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.014     ; 2.784      ;
; 14.992 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.014     ; 2.784      ;
; 14.992 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.014     ; 2.784      ;
; 14.992 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.014     ; 2.784      ;
; 14.992 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.014     ; 2.784      ;
; 15.322 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.004     ; 3.124      ;
; 15.322 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.004     ; 3.124      ;
; 15.353 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.007      ; 3.166      ;
; 15.377 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.005      ; 3.188      ;
; 15.689 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.001     ; 3.494      ;
; 15.689 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEIN   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.001     ; 3.494      ;
; 15.689 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.001     ; 3.494      ;
; 15.699 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.003     ; 3.502      ;
; 15.699 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.003     ; 3.502      ;
; 15.801 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNI      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.020     ; 3.587      ;
; 16.394 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.027     ; 4.173      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sclk'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; sclk  ; Fall       ; AS_O_                                         ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; sclk  ; Fall       ; AS_O_                                         ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; sclk  ; Fall       ; DS_O_                                         ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; sclk  ; Fall       ; DS_O_                                         ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; sclk  ; Fall       ; LHW                                           ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; sclk  ; Fall       ; LHW                                           ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; sclk  ; Fall       ; LLW                                           ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; sclk  ; Fall       ; LLW                                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; AS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; AS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; DS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; DS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; LHW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; LHW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; LLW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; LLW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; SCLK|combout                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; SCLK|combout                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; sclk  ; Rise       ; SCLK                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; SCSI_SM:u_SCSI_SM|CRESET_                                             ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; SCSI_SM:u_SCSI_SM|CRESET_                                             ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[0]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[0]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[1]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[1]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_SCSI_SM|CRESET_|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_SCSI_SM|CRESET_|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[2]|clk                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BGACK       ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BGACK       ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BREQ        ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BREQ        ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEIN    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEIN    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEOUT   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEOUT   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DECFIFO     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DECFIFO     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEH        ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEH        ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEL        ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEL        ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUH      ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUH      ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUL      ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUL      ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCFIFO     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCFIFO     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNI       ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNI       ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNO       ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNO       ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PAS         ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PAS         ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PDS         ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PDS         ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLHW        ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLHW        ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLLW        ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLLW        ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|SIZE1       ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|SIZE1       ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[0]    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[0]    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[1]    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[1]    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[2]    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[2]    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[3]    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[3]    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[4]    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[4]    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STOPFLUSH   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STOPFLUSH   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|CPU2S_o   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|CPU2S_o   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|DACK_o    ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|DACK_o    ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|F2S_o     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|F2S_o     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCBO_o   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCBO_o   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNI_o   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNI_o   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNO_o   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNO_o   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RE_o      ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RE_o      ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2CPU_o   ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2CPU_o   ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2F_o     ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2F_o     ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[0]  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[0]  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[1]  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[1]  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[2]  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[2]  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[3]  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[3]  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[4]  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[4]  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|WE_o      ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|WE_o      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BGACK|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BGACK|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BREQ|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BREQ|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEIN|clk       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEIN|clk       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEOUT|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEOUT|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DECFIFO|clk        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DECFIFO|clk        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEH|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEH|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEL|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEL|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUH|clk         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUH|clk         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUL|clk         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUL|clk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|BGRANT_                                 ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|BGRANT_                                 ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|DMAENA                                  ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|DMAENA                                  ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|FLUSHFIFO                               ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|FLUSHFIFO                               ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|nCYCLEDONE                              ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|nCYCLEDONE                              ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CCPUREQ                               ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CCPUREQ                               ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDREQ_                                ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDREQ_                                ;
; 18.758 ; 20.000       ; 1.242          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDSACK_                               ;
; 18.758 ; 20.000       ; 1.242          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDSACK_                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|BGRANT_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|BGRANT_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|DMAENA|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|DMAENA|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|FLUSHFIFO|clk                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|FLUSHFIFO|clk                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|nCYCLEDONE|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|nCYCLEDONE|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CCPUREQ|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CCPUREQ|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDREQ_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDREQ_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDSACK_|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDSACK_|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                             ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; 6.306   ; 6.306   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; 1.782   ; 1.782   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; 6.104   ; 6.104   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; 6.749   ; 6.749   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; 6.354   ; 6.354   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; 6.749   ; 6.749   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; 0.162   ; 0.162   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; 1.651   ; 1.651   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; -1.350  ; -1.350  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; 3.610   ; 3.610   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; 3.323   ; 3.323   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; 3.610   ; 3.610   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; 3.116   ; 3.116   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; -2.747  ; -2.747  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; -6.655  ; -6.655  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; -6.655  ; -6.655  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; -5.494  ; -5.494  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; -10.079 ; -10.079 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; -7.821  ; -7.821  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; -7.469  ; -7.469  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; -7.305  ; -7.305  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; -7.864  ; -7.864  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; -5.517  ; -5.517  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; -5.517  ; -5.517  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; -6.891  ; -6.891  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; -10.437 ; -10.437 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+---------+---------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; -4.707 ; -4.707 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; -1.137 ; -1.137 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; -5.096 ; -5.096 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; -6.088 ; -6.088 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; -6.088 ; -6.088 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; -6.483 ; -6.483 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; 0.104  ; 0.104  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; 1.796  ; 1.796  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; 5.568  ; 5.568  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; 0.601  ; 0.601  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; 0.368  ; 0.368  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; 0.601  ; 0.601  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; 5.520  ; 5.520  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; 7.385  ; 7.385  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; 6.921  ; 6.921  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; 6.921  ; 6.921  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; 7.496  ; 7.496  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; 10.345 ; 10.345 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; 8.087  ; 8.087  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; 7.735  ; 7.735  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; 7.571  ; 7.571  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; 8.130  ; 8.130  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; 7.157  ; 7.157  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; 5.783  ; 5.783  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; 7.157  ; 7.157  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; 10.703 ; 10.703 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 7.940  ; 7.940  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 8.887  ; 8.887  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 22.812 ; 22.812 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 19.987 ; 19.987 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 21.399 ; 21.399 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 20.545 ; 20.545 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 19.068 ; 19.068 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 21.971 ; 21.971 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 20.752 ; 20.752 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 21.289 ; 21.289 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 21.168 ; 21.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 21.227 ; 21.227 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 21.209 ; 21.209 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 20.559 ; 20.559 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 20.585 ; 20.585 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 22.107 ; 22.107 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 21.564 ; 21.564 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 22.812 ; 22.812 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 21.294 ; 21.294 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 19.157 ; 19.157 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.595 ; 18.595 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 19.323 ; 19.323 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 19.339 ; 19.339 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 18.949 ; 18.949 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.111 ; 18.111 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.122 ; 18.122 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 17.765 ; 17.765 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 21.784 ; 21.784 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 19.540 ; 19.540 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 19.605 ; 19.605 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 19.819 ; 19.819 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 21.170 ; 21.170 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 20.108 ; 20.108 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 22.628 ; 22.628 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 20.942 ; 20.942 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 15.778 ; 15.778 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 16.984 ; 16.984 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 25.781 ; 25.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 24.356 ; 24.356 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 24.728 ; 24.728 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 24.735 ; 24.735 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 23.617 ; 23.617 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 24.825 ; 24.825 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 23.920 ; 23.920 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 25.400 ; 25.400 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 25.781 ; 25.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 17.009 ; 17.009 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 16.288 ; 16.288 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 14.945 ; 14.945 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 14.856 ; 14.856 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 14.546 ; 14.546 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 15.305 ; 15.305 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 15.870 ; 15.870 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 15.834 ; 15.834 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 17.603 ; 17.603 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 19.077 ; 19.077 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 18.755 ; 18.755 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 7.940  ; 7.940  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 8.887  ; 8.887  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 15.636 ; 15.636 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 18.709 ; 18.709 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 19.534 ; 19.534 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 19.206 ; 19.206 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 19.003 ; 19.003 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 20.176 ; 20.176 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 19.474 ; 19.474 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 20.011 ; 20.011 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 19.890 ; 19.890 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 18.154 ; 18.154 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 18.485 ; 18.485 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 18.110 ; 18.110 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 18.529 ; 18.529 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 18.192 ; 18.192 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 18.287 ; 18.287 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 18.027 ; 18.027 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 17.897 ; 17.897 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 18.721 ; 18.721 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.073 ; 18.073 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 19.015 ; 19.015 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 18.812 ; 18.812 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 17.480 ; 17.480 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 17.413 ; 17.413 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 17.019 ; 17.019 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 17.060 ; 17.060 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 17.873 ; 17.873 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 15.636 ; 15.636 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 17.051 ; 17.051 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 17.867 ; 17.867 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 17.958 ; 17.958 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 17.487 ; 17.487 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 16.091 ; 16.091 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 16.389 ; 16.389 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 15.778 ; 15.778 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 16.749 ; 16.749 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 17.671 ; 17.671 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 17.806 ; 17.806 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 17.822 ; 17.822 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 17.887 ; 17.887 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 17.671 ; 17.671 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 17.789 ; 17.789 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 17.992 ; 17.992 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 18.715 ; 18.715 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 18.380 ; 18.380 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 15.485 ; 15.485 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 16.288 ; 16.288 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 14.945 ; 14.945 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 14.856 ; 14.856 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 14.546 ; 14.546 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 15.305 ; 15.305 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 15.870 ; 15.870 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 15.834 ; 15.834 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 17.603 ; 17.603 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 19.077 ; 19.077 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 18.755 ; 18.755 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; ADDR[2]     ; DATA_IO[0]  ; 18.759 ;        ;        ; 18.759 ;
; ADDR[2]     ; DATA_IO[1]  ; 19.070 ; 17.329 ; 17.329 ; 19.070 ;
; ADDR[2]     ; DATA_IO[2]  ; 16.849 ; 18.763 ; 18.763 ; 16.849 ;
; ADDR[2]     ; DATA_IO[4]  ; 19.593 ; 17.901 ; 17.901 ; 19.593 ;
; ADDR[2]     ; DATA_IO[5]  ; 19.521 ;        ;        ; 19.521 ;
; ADDR[2]     ; DATA_IO[6]  ; 20.059 ;        ;        ; 20.059 ;
; ADDR[2]     ; DATA_IO[7]  ; 19.940 ;        ;        ; 19.940 ;
; ADDR[2]     ; DATA_IO[8]  ;        ; 16.324 ; 16.324 ;        ;
; ADDR[2]     ; DATA_OE_    ; 12.764 ;        ;        ; 12.764 ;
; ADDR[3]     ; DATA_IO[0]  ; 17.666 ; 17.817 ; 17.817 ; 17.666 ;
; ADDR[3]     ; DATA_IO[1]  ; 18.767 ; 18.128 ; 18.128 ; 18.767 ;
; ADDR[3]     ; DATA_IO[2]  ; 17.913 ; 18.287 ; 18.287 ; 17.913 ;
; ADDR[3]     ; DATA_IO[4]  ; 19.339 ; 18.651 ; 18.651 ; 19.339 ;
; ADDR[3]     ; DATA_IO[5]  ; 18.428 ; 18.579 ; 18.579 ; 18.428 ;
; ADDR[3]     ; DATA_IO[6]  ; 18.966 ; 19.117 ; 19.117 ; 18.966 ;
; ADDR[3]     ; DATA_IO[7]  ; 18.847 ; 18.998 ; 18.998 ; 18.847 ;
; ADDR[3]     ; DATA_IO[8]  ; 17.762 ;        ;        ; 17.762 ;
; ADDR[3]     ; DATA_OE_    ; 13.882 ;        ;        ; 13.882 ;
; ADDR[3]     ; PD_PORT[0]  ; 15.119 ; 15.119 ; 15.119 ; 15.119 ;
; ADDR[3]     ; PD_PORT[1]  ; 14.367 ; 14.367 ; 14.367 ; 14.367 ;
; ADDR[3]     ; PD_PORT[2]  ; 14.428 ; 14.428 ; 14.428 ; 14.428 ;
; ADDR[3]     ; PD_PORT[3]  ; 14.121 ; 14.121 ; 14.121 ; 14.121 ;
; ADDR[3]     ; PD_PORT[4]  ; 14.267 ; 14.267 ; 14.267 ; 14.267 ;
; ADDR[3]     ; PD_PORT[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; ADDR[3]     ; PD_PORT[6]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; ADDR[3]     ; PD_PORT[7]  ; 15.685 ; 15.685 ; 15.685 ; 15.685 ;
; ADDR[4]     ; DATA_IO[0]  ; 18.951 ;        ;        ; 18.951 ;
; ADDR[4]     ; DATA_IO[1]  ; 19.262 ; 17.886 ; 17.886 ; 19.262 ;
; ADDR[4]     ; DATA_IO[2]  ; 17.406 ; 18.955 ; 18.955 ; 17.406 ;
; ADDR[4]     ; DATA_IO[4]  ; 19.785 ; 18.458 ; 18.458 ; 19.785 ;
; ADDR[4]     ; DATA_IO[5]  ; 19.713 ;        ;        ; 19.713 ;
; ADDR[4]     ; DATA_IO[6]  ; 20.251 ;        ;        ; 20.251 ;
; ADDR[4]     ; DATA_IO[7]  ; 20.132 ;        ;        ; 20.132 ;
; ADDR[4]     ; DATA_IO[8]  ;        ; 16.881 ; 16.881 ;        ;
; ADDR[4]     ; DATA_OE_    ;        ; 12.654 ; 12.654 ;        ;
; ADDR[5]     ; DATA_IO[0]  ; 17.054 ; 16.993 ; 16.993 ; 17.054 ;
; ADDR[5]     ; DATA_IO[1]  ; 17.365 ; 18.004 ; 18.004 ; 17.365 ;
; ADDR[5]     ; DATA_IO[2]  ; 17.524 ; 17.150 ; 17.150 ; 17.524 ;
; ADDR[5]     ; DATA_IO[4]  ; 17.888 ; 18.576 ; 18.576 ; 17.888 ;
; ADDR[5]     ; DATA_IO[5]  ; 17.816 ; 17.755 ; 17.755 ; 17.816 ;
; ADDR[5]     ; DATA_IO[6]  ; 18.354 ; 18.293 ; 18.293 ; 18.354 ;
; ADDR[5]     ; DATA_IO[7]  ; 18.235 ; 18.174 ; 18.174 ; 18.235 ;
; ADDR[5]     ; DATA_IO[8]  ;        ; 16.999 ; 16.999 ;        ;
; ADDR[5]     ; DATA_OE_    ;        ; 14.568 ; 14.568 ;        ;
; ADDR[6]     ; DATA_IO[0]  ; 17.955 ; 17.804 ; 17.804 ; 17.955 ;
; ADDR[6]     ; DATA_IO[1]  ; 18.266 ; 18.905 ; 18.905 ; 18.266 ;
; ADDR[6]     ; DATA_IO[2]  ; 18.425 ; 18.051 ; 18.051 ; 18.425 ;
; ADDR[6]     ; DATA_IO[4]  ; 18.789 ; 19.477 ; 19.477 ; 18.789 ;
; ADDR[6]     ; DATA_IO[5]  ; 18.717 ; 18.566 ; 18.566 ; 18.717 ;
; ADDR[6]     ; DATA_IO[6]  ; 19.255 ; 19.104 ; 19.104 ; 19.255 ;
; ADDR[6]     ; DATA_IO[7]  ; 19.136 ; 18.985 ; 18.985 ; 19.136 ;
; ADDR[6]     ; DATA_IO[8]  ;        ; 17.900 ; 17.900 ;        ;
; ADDR[6]     ; DATA_OE_    ;        ; 14.520 ; 14.520 ;        ;
; DATA_IO[0]  ; PD_PORT[0]  ; 18.480 ;        ;        ; 18.480 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 18.976 ;        ;        ; 18.976 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 18.471 ;        ;        ; 18.471 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 18.742 ;        ;        ; 18.742 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 19.042 ;        ;        ; 19.042 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 19.218 ;        ;        ; 19.218 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 19.423 ;        ;        ; 19.423 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 19.585 ;        ;        ; 19.585 ;
; DATA_IO[16] ; PD_PORT[0]  ; 17.402 ;        ;        ; 17.402 ;
; DATA_IO[17] ; PD_PORT[1]  ; 16.361 ;        ;        ; 16.361 ;
; DATA_IO[18] ; PD_PORT[2]  ; 16.305 ;        ;        ; 16.305 ;
; DATA_IO[19] ; PD_PORT[3]  ; 16.329 ;        ;        ; 16.329 ;
; DATA_IO[20] ; PD_PORT[4]  ; 15.426 ;        ;        ; 15.426 ;
; DATA_IO[21] ; PD_PORT[5]  ; 15.728 ;        ;        ; 15.728 ;
; DATA_IO[22] ; PD_PORT[6]  ; 16.657 ;        ;        ; 16.657 ;
; DATA_IO[23] ; PD_PORT[7]  ; 16.036 ;        ;        ; 16.036 ;
; INTA        ; _INT        ;        ; 8.414  ; 8.414  ;        ;
; PD_PORT[0]  ; DATA_IO[8]  ; 16.742 ;        ;        ; 16.742 ;
; PD_PORT[0]  ; DATA_IO[24] ; 17.299 ;        ;        ; 17.299 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 16.502 ;        ;        ; 16.502 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 16.051 ;        ;        ; 16.051 ;
; PD_PORT[1]  ; DATA_IO[25] ; 14.382 ;        ;        ; 14.382 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 16.117 ;        ;        ; 16.117 ;
; PD_PORT[2]  ; DATA_IO[10] ; 16.722 ;        ;        ; 16.722 ;
; PD_PORT[2]  ; DATA_IO[26] ; 15.768 ;        ;        ; 15.768 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 16.765 ;        ;        ; 16.765 ;
; PD_PORT[3]  ; DATA_IO[11] ; 16.919 ;        ;        ; 16.919 ;
; PD_PORT[3]  ; DATA_IO[27] ; 16.153 ;        ;        ; 16.153 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 16.180 ;        ;        ; 16.180 ;
; PD_PORT[4]  ; DATA_IO[12] ; 17.985 ;        ;        ; 17.985 ;
; PD_PORT[4]  ; DATA_IO[28] ; 17.048 ;        ;        ; 17.048 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 16.602 ;        ;        ; 16.602 ;
; PD_PORT[5]  ; DATA_IO[13] ; 17.368 ;        ;        ; 17.368 ;
; PD_PORT[5]  ; DATA_IO[29] ; 15.912 ;        ;        ; 15.912 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 16.767 ;        ;        ; 16.767 ;
; PD_PORT[6]  ; DATA_IO[14] ; 18.330 ;        ;        ; 18.330 ;
; PD_PORT[6]  ; DATA_IO[30] ; 18.146 ;        ;        ; 18.146 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 17.886 ;        ;        ; 17.886 ;
; PD_PORT[7]  ; DATA_IO[15] ; 16.733 ;        ;        ; 16.733 ;
; PD_PORT[7]  ; DATA_IO[31] ; 16.381 ;        ;        ; 16.381 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 18.656 ;        ;        ; 18.656 ;
; R_W_IO      ; DATA_IO[0]  ; 15.787 ; 15.787 ; 15.787 ; 15.787 ;
; R_W_IO      ; DATA_IO[1]  ; 16.681 ; 15.799 ; 15.799 ; 16.681 ;
; R_W_IO      ; DATA_IO[2]  ; 15.827 ; 15.799 ; 15.799 ; 15.827 ;
; R_W_IO      ; DATA_IO[3]  ; 15.799 ; 15.799 ; 15.799 ; 15.799 ;
; R_W_IO      ; DATA_IO[4]  ; 17.253 ; 16.128 ; 16.128 ; 17.253 ;
; R_W_IO      ; DATA_IO[5]  ; 15.820 ; 16.056 ; 16.056 ; 15.820 ;
; R_W_IO      ; DATA_IO[6]  ; 15.726 ; 16.594 ; 16.594 ; 15.726 ;
; R_W_IO      ; DATA_IO[7]  ; 15.606 ; 16.475 ; 16.475 ; 15.606 ;
; R_W_IO      ; DATA_IO[8]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; R_W_IO      ; DATA_IO[9]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; R_W_IO      ; DATA_IO[10] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[11] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[12] ; 16.660 ; 16.660 ; 16.660 ; 16.660 ;
; R_W_IO      ; DATA_IO[13] ; 16.686 ; 16.686 ; 16.686 ; 16.686 ;
; R_W_IO      ; DATA_IO[14] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[15] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[16] ; 15.787 ; 15.787 ; 15.787 ; 15.787 ;
; R_W_IO      ; DATA_IO[17] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[18] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[19] ; 15.778 ; 15.778 ; 15.778 ; 15.778 ;
; R_W_IO      ; DATA_IO[20] ; 15.933 ; 15.933 ; 15.933 ; 15.933 ;
; R_W_IO      ; DATA_IO[21] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[22] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[23] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[24] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[25] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[26] ; 15.483 ; 15.483 ; 15.483 ; 15.483 ;
; R_W_IO      ; DATA_IO[27] ; 15.473 ; 15.473 ; 15.473 ; 15.473 ;
; R_W_IO      ; DATA_IO[28] ; 14.702 ; 14.702 ; 14.702 ; 14.702 ;
; R_W_IO      ; DATA_IO[29] ; 15.440 ; 15.440 ; 15.440 ; 15.440 ;
; R_W_IO      ; DATA_IO[30] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; DATA_IO[31] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; _LED_RD     ;        ; 13.873 ; 13.873 ;        ;
; R_W_IO      ; _LED_WR     ; 13.585 ;        ;        ; 13.585 ;
; _AS_IO      ; DATA_IO[0]  ; 12.799 ; 12.648 ; 12.648 ; 12.799 ;
; _AS_IO      ; DATA_IO[1]  ; 13.110 ; 13.749 ; 13.749 ; 13.110 ;
; _AS_IO      ; DATA_IO[2]  ; 13.269 ; 12.895 ; 12.895 ; 13.269 ;
; _AS_IO      ; DATA_IO[4]  ; 13.633 ; 14.321 ; 14.321 ; 13.633 ;
; _AS_IO      ; DATA_IO[5]  ; 13.561 ; 13.410 ; 13.410 ; 13.561 ;
; _AS_IO      ; DATA_IO[6]  ; 14.099 ; 13.948 ; 13.948 ; 14.099 ;
; _AS_IO      ; DATA_IO[7]  ; 13.980 ; 13.829 ; 13.829 ; 13.980 ;
; _AS_IO      ; DATA_IO[8]  ;        ; 12.744 ; 12.744 ;        ;
; _AS_IO      ; DATA_OE_    ; 12.266 ; 13.672 ; 13.672 ; 12.266 ;
; _AS_IO      ; _LED_RD     ; 16.105 ;        ;        ; 16.105 ;
; _AS_IO      ; _LED_WR     ; 15.818 ;        ;        ; 15.818 ;
; _BGACK_IO   ; DATA_OE_    ; 11.918 ;        ;        ; 11.918 ;
; _CS         ; DATA_IO[0]  ; 17.907 ; 17.756 ; 17.756 ; 17.907 ;
; _CS         ; DATA_IO[1]  ; 18.218 ; 18.857 ; 18.857 ; 18.218 ;
; _CS         ; DATA_IO[2]  ; 18.377 ; 18.003 ; 18.003 ; 18.377 ;
; _CS         ; DATA_IO[3]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; _CS         ; DATA_IO[4]  ; 18.741 ; 19.429 ; 19.429 ; 18.741 ;
; _CS         ; DATA_IO[5]  ; 18.669 ; 18.518 ; 18.518 ; 18.669 ;
; _CS         ; DATA_IO[6]  ; 19.207 ; 19.056 ; 19.056 ; 19.207 ;
; _CS         ; DATA_IO[7]  ; 19.088 ; 18.937 ; 18.937 ; 19.088 ;
; _CS         ; DATA_IO[8]  ; 15.860 ; 17.852 ; 17.852 ; 15.860 ;
; _CS         ; DATA_IO[9]  ; 15.860 ; 15.860 ; 15.860 ; 15.860 ;
; _CS         ; DATA_IO[10] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[11] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[12] ; 16.285 ; 16.285 ; 16.285 ; 16.285 ;
; _CS         ; DATA_IO[13] ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; _CS         ; DATA_IO[14] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[15] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[16] ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; _CS         ; DATA_IO[17] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[18] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[19] ; 15.403 ; 15.403 ; 15.403 ; 15.403 ;
; _CS         ; DATA_IO[20] ; 15.558 ; 15.558 ; 15.558 ; 15.558 ;
; _CS         ; DATA_IO[21] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[22] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[23] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[24] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[25] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[26] ; 15.108 ; 15.108 ; 15.108 ; 15.108 ;
; _CS         ; DATA_IO[27] ; 15.098 ; 15.098 ; 15.098 ; 15.098 ;
; _CS         ; DATA_IO[28] ; 14.327 ; 14.327 ; 14.327 ; 14.327 ;
; _CS         ; DATA_IO[29] ; 15.065 ; 15.065 ; 15.065 ; 15.065 ;
; _CS         ; DATA_IO[30] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_IO[31] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_OE_    ; 11.041 ; 11.086 ; 11.086 ; 11.041 ;
; _CS         ; _LED_RD     ; 15.903 ;        ;        ; 15.903 ;
; _CS         ; _LED_WR     ; 15.616 ;        ;        ; 15.616 ;
; _DS_IO      ; DATA_IO[0]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[1]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[2]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[3]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[4]  ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; _DS_IO      ; DATA_IO[5]  ; 14.939 ; 14.939 ; 14.939 ; 14.939 ;
; _DS_IO      ; DATA_IO[6]  ; 14.845 ; 14.845 ; 14.845 ; 14.845 ;
; _DS_IO      ; DATA_IO[7]  ; 14.725 ; 14.725 ; 14.725 ; 14.725 ;
; _DS_IO      ; DATA_IO[8]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[9]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[10] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[11] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[12] ; 15.779 ; 15.779 ; 15.779 ; 15.779 ;
; _DS_IO      ; DATA_IO[13] ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; _DS_IO      ; DATA_IO[14] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[15] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[16] ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[17] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[18] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[19] ; 14.897 ; 14.897 ; 14.897 ; 14.897 ;
; _DS_IO      ; DATA_IO[20] ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; _DS_IO      ; DATA_IO[21] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[22] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[23] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[24] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[25] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[26] ; 14.602 ; 14.602 ; 14.602 ; 14.602 ;
; _DS_IO      ; DATA_IO[27] ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; _DS_IO      ; DATA_IO[28] ; 13.821 ; 13.821 ; 13.821 ; 13.821 ;
; _DS_IO      ; DATA_IO[29] ; 14.559 ; 14.559 ; 14.559 ; 14.559 ;
; _DS_IO      ; DATA_IO[30] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
; _DS_IO      ; DATA_IO[31] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; ADDR[2]     ; DATA_IO[0]  ; 16.379 ;        ;        ; 16.379 ;
; ADDR[2]     ; DATA_IO[1]  ; 16.690 ; 17.329 ; 17.329 ; 16.690 ;
; ADDR[2]     ; DATA_IO[2]  ; 16.849 ; 16.475 ; 16.475 ; 16.849 ;
; ADDR[2]     ; DATA_IO[4]  ; 17.213 ; 17.901 ; 17.901 ; 17.213 ;
; ADDR[2]     ; DATA_IO[5]  ; 17.141 ;        ;        ; 17.141 ;
; ADDR[2]     ; DATA_IO[6]  ; 17.679 ;        ;        ; 17.679 ;
; ADDR[2]     ; DATA_IO[7]  ; 17.560 ;        ;        ; 17.560 ;
; ADDR[2]     ; DATA_IO[8]  ;        ; 16.324 ; 16.324 ;        ;
; ADDR[2]     ; DATA_OE_    ; 12.764 ;        ;        ; 12.764 ;
; ADDR[3]     ; DATA_IO[0]  ; 17.666 ; 17.817 ; 17.817 ; 17.666 ;
; ADDR[3]     ; DATA_IO[1]  ; 17.977 ; 18.128 ; 18.128 ; 17.977 ;
; ADDR[3]     ; DATA_IO[2]  ; 17.913 ; 17.670 ; 17.670 ; 17.913 ;
; ADDR[3]     ; DATA_IO[4]  ; 18.500 ; 18.651 ; 18.651 ; 18.500 ;
; ADDR[3]     ; DATA_IO[5]  ; 18.428 ; 18.579 ; 18.579 ; 18.428 ;
; ADDR[3]     ; DATA_IO[6]  ; 18.966 ; 19.117 ; 19.117 ; 18.966 ;
; ADDR[3]     ; DATA_IO[7]  ; 18.847 ; 18.998 ; 18.998 ; 18.847 ;
; ADDR[3]     ; DATA_IO[8]  ; 17.762 ;        ;        ; 17.762 ;
; ADDR[3]     ; DATA_OE_    ; 13.882 ;        ;        ; 13.882 ;
; ADDR[3]     ; PD_PORT[0]  ; 15.119 ; 15.119 ; 15.119 ; 15.119 ;
; ADDR[3]     ; PD_PORT[1]  ; 14.367 ; 14.367 ; 14.367 ; 14.367 ;
; ADDR[3]     ; PD_PORT[2]  ; 14.428 ; 14.428 ; 14.428 ; 14.428 ;
; ADDR[3]     ; PD_PORT[3]  ; 14.121 ; 14.121 ; 14.121 ; 14.121 ;
; ADDR[3]     ; PD_PORT[4]  ; 14.267 ; 14.267 ; 14.267 ; 14.267 ;
; ADDR[3]     ; PD_PORT[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; ADDR[3]     ; PD_PORT[6]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; ADDR[3]     ; PD_PORT[7]  ; 15.685 ; 15.685 ; 15.685 ; 15.685 ;
; ADDR[4]     ; DATA_IO[0]  ; 16.936 ;        ;        ; 16.936 ;
; ADDR[4]     ; DATA_IO[1]  ; 17.247 ; 17.886 ; 17.886 ; 17.247 ;
; ADDR[4]     ; DATA_IO[2]  ; 17.406 ; 17.032 ; 17.032 ; 17.406 ;
; ADDR[4]     ; DATA_IO[4]  ; 17.770 ; 18.458 ; 18.458 ; 17.770 ;
; ADDR[4]     ; DATA_IO[5]  ; 17.698 ;        ;        ; 17.698 ;
; ADDR[4]     ; DATA_IO[6]  ; 18.236 ;        ;        ; 18.236 ;
; ADDR[4]     ; DATA_IO[7]  ; 18.117 ;        ;        ; 18.117 ;
; ADDR[4]     ; DATA_IO[8]  ;        ; 16.881 ; 16.881 ;        ;
; ADDR[4]     ; DATA_OE_    ;        ; 12.654 ; 12.654 ;        ;
; ADDR[5]     ; DATA_IO[0]  ; 17.054 ; 16.993 ; 16.993 ; 17.054 ;
; ADDR[5]     ; DATA_IO[1]  ; 17.365 ; 17.304 ; 17.304 ; 17.365 ;
; ADDR[5]     ; DATA_IO[2]  ; 16.997 ; 17.150 ; 17.150 ; 16.997 ;
; ADDR[5]     ; DATA_IO[4]  ; 17.888 ; 17.827 ; 17.827 ; 17.888 ;
; ADDR[5]     ; DATA_IO[5]  ; 17.816 ; 17.755 ; 17.755 ; 17.816 ;
; ADDR[5]     ; DATA_IO[6]  ; 18.354 ; 18.293 ; 18.293 ; 18.354 ;
; ADDR[5]     ; DATA_IO[7]  ; 18.235 ; 18.174 ; 18.174 ; 18.235 ;
; ADDR[5]     ; DATA_IO[8]  ;        ; 16.999 ; 16.999 ;        ;
; ADDR[5]     ; DATA_OE_    ;        ; 14.568 ; 14.568 ;        ;
; ADDR[6]     ; DATA_IO[0]  ; 17.955 ; 17.804 ; 17.804 ; 17.955 ;
; ADDR[6]     ; DATA_IO[1]  ; 18.266 ; 18.115 ; 18.115 ; 18.266 ;
; ADDR[6]     ; DATA_IO[2]  ; 17.808 ; 18.051 ; 18.051 ; 17.808 ;
; ADDR[6]     ; DATA_IO[4]  ; 18.789 ; 18.638 ; 18.638 ; 18.789 ;
; ADDR[6]     ; DATA_IO[5]  ; 18.717 ; 18.566 ; 18.566 ; 18.717 ;
; ADDR[6]     ; DATA_IO[6]  ; 19.255 ; 19.104 ; 19.104 ; 19.255 ;
; ADDR[6]     ; DATA_IO[7]  ; 19.136 ; 18.985 ; 18.985 ; 19.136 ;
; ADDR[6]     ; DATA_IO[8]  ;        ; 17.900 ; 17.900 ;        ;
; ADDR[6]     ; DATA_OE_    ;        ; 14.520 ; 14.520 ;        ;
; DATA_IO[0]  ; PD_PORT[0]  ; 18.480 ;        ;        ; 18.480 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 18.976 ;        ;        ; 18.976 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 18.471 ;        ;        ; 18.471 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 18.742 ;        ;        ; 18.742 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 19.042 ;        ;        ; 19.042 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 19.218 ;        ;        ; 19.218 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 19.423 ;        ;        ; 19.423 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 19.585 ;        ;        ; 19.585 ;
; DATA_IO[16] ; PD_PORT[0]  ; 17.402 ;        ;        ; 17.402 ;
; DATA_IO[17] ; PD_PORT[1]  ; 16.361 ;        ;        ; 16.361 ;
; DATA_IO[18] ; PD_PORT[2]  ; 16.305 ;        ;        ; 16.305 ;
; DATA_IO[19] ; PD_PORT[3]  ; 16.329 ;        ;        ; 16.329 ;
; DATA_IO[20] ; PD_PORT[4]  ; 15.426 ;        ;        ; 15.426 ;
; DATA_IO[21] ; PD_PORT[5]  ; 15.728 ;        ;        ; 15.728 ;
; DATA_IO[22] ; PD_PORT[6]  ; 16.657 ;        ;        ; 16.657 ;
; DATA_IO[23] ; PD_PORT[7]  ; 16.036 ;        ;        ; 16.036 ;
; INTA        ; _INT        ;        ; 8.414  ; 8.414  ;        ;
; PD_PORT[0]  ; DATA_IO[8]  ; 16.742 ;        ;        ; 16.742 ;
; PD_PORT[0]  ; DATA_IO[24] ; 17.299 ;        ;        ; 17.299 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 16.227 ;        ;        ; 16.227 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 16.051 ;        ;        ; 16.051 ;
; PD_PORT[1]  ; DATA_IO[25] ; 14.382 ;        ;        ; 14.382 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 15.332 ;        ;        ; 15.332 ;
; PD_PORT[2]  ; DATA_IO[10] ; 16.722 ;        ;        ; 16.722 ;
; PD_PORT[2]  ; DATA_IO[26] ; 15.768 ;        ;        ; 15.768 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 16.656 ;        ;        ; 16.656 ;
; PD_PORT[3]  ; DATA_IO[11] ; 16.919 ;        ;        ; 16.919 ;
; PD_PORT[3]  ; DATA_IO[27] ; 16.153 ;        ;        ; 16.153 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 16.086 ;        ;        ; 16.086 ;
; PD_PORT[4]  ; DATA_IO[12] ; 17.985 ;        ;        ; 17.985 ;
; PD_PORT[4]  ; DATA_IO[28] ; 17.048 ;        ;        ; 17.048 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 16.410 ;        ;        ; 16.410 ;
; PD_PORT[5]  ; DATA_IO[13] ; 17.368 ;        ;        ; 17.368 ;
; PD_PORT[5]  ; DATA_IO[29] ; 15.912 ;        ;        ; 15.912 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 16.669 ;        ;        ; 16.669 ;
; PD_PORT[6]  ; DATA_IO[14] ; 18.330 ;        ;        ; 18.330 ;
; PD_PORT[6]  ; DATA_IO[30] ; 18.146 ;        ;        ; 18.146 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 17.377 ;        ;        ; 17.377 ;
; PD_PORT[7]  ; DATA_IO[15] ; 16.733 ;        ;        ; 16.733 ;
; PD_PORT[7]  ; DATA_IO[31] ; 16.381 ;        ;        ; 16.381 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 16.780 ;        ;        ; 16.780 ;
; R_W_IO      ; DATA_IO[0]  ; 11.920 ; 15.294 ; 15.294 ; 11.920 ;
; R_W_IO      ; DATA_IO[1]  ; 12.231 ; 15.605 ; 15.605 ; 12.231 ;
; R_W_IO      ; DATA_IO[2]  ; 15.799 ; 11.924 ; 11.924 ; 15.799 ;
; R_W_IO      ; DATA_IO[3]  ; 15.799 ; 15.799 ; 15.799 ; 15.799 ;
; R_W_IO      ; DATA_IO[4]  ; 12.754 ; 15.809 ; 15.809 ; 12.754 ;
; R_W_IO      ; DATA_IO[5]  ; 12.682 ; 15.820 ; 15.820 ; 12.682 ;
; R_W_IO      ; DATA_IO[6]  ; 13.220 ; 15.726 ; 15.726 ; 13.220 ;
; R_W_IO      ; DATA_IO[7]  ; 13.101 ; 15.606 ; 15.606 ; 13.101 ;
; R_W_IO      ; DATA_IO[8]  ; 15.239 ; 16.235 ; 16.235 ; 15.239 ;
; R_W_IO      ; DATA_IO[9]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; R_W_IO      ; DATA_IO[10] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[11] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[12] ; 16.660 ; 16.660 ; 16.660 ; 16.660 ;
; R_W_IO      ; DATA_IO[13] ; 16.686 ; 16.686 ; 16.686 ; 16.686 ;
; R_W_IO      ; DATA_IO[14] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[15] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[16] ; 15.787 ; 15.787 ; 15.787 ; 15.787 ;
; R_W_IO      ; DATA_IO[17] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[18] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[19] ; 15.778 ; 15.778 ; 15.778 ; 15.778 ;
; R_W_IO      ; DATA_IO[20] ; 15.933 ; 15.933 ; 15.933 ; 15.933 ;
; R_W_IO      ; DATA_IO[21] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[22] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[23] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[24] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[25] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[26] ; 15.483 ; 15.483 ; 15.483 ; 15.483 ;
; R_W_IO      ; DATA_IO[27] ; 15.473 ; 15.473 ; 15.473 ; 15.473 ;
; R_W_IO      ; DATA_IO[28] ; 14.702 ; 14.702 ; 14.702 ; 14.702 ;
; R_W_IO      ; DATA_IO[29] ; 15.440 ; 15.440 ; 15.440 ; 15.440 ;
; R_W_IO      ; DATA_IO[30] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; DATA_IO[31] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; _LED_RD     ;        ; 13.873 ; 13.873 ;        ;
; R_W_IO      ; _LED_WR     ; 13.585 ;        ;        ; 13.585 ;
; _AS_IO      ; DATA_IO[0]  ; 12.799 ; 12.648 ; 12.648 ; 12.799 ;
; _AS_IO      ; DATA_IO[1]  ; 13.110 ; 12.959 ; 12.959 ; 13.110 ;
; _AS_IO      ; DATA_IO[2]  ; 12.652 ; 12.895 ; 12.895 ; 12.652 ;
; _AS_IO      ; DATA_IO[4]  ; 13.633 ; 13.482 ; 13.482 ; 13.633 ;
; _AS_IO      ; DATA_IO[5]  ; 13.561 ; 13.410 ; 13.410 ; 13.561 ;
; _AS_IO      ; DATA_IO[6]  ; 14.099 ; 13.948 ; 13.948 ; 14.099 ;
; _AS_IO      ; DATA_IO[7]  ; 13.980 ; 13.829 ; 13.829 ; 13.980 ;
; _AS_IO      ; DATA_IO[8]  ;        ; 12.744 ; 12.744 ;        ;
; _AS_IO      ; DATA_OE_    ; 12.266 ; 13.672 ; 13.672 ; 12.266 ;
; _AS_IO      ; _LED_RD     ; 16.105 ;        ;        ; 16.105 ;
; _AS_IO      ; _LED_WR     ; 15.818 ;        ;        ; 15.818 ;
; _BGACK_IO   ; DATA_OE_    ; 11.918 ;        ;        ; 11.918 ;
; _CS         ; DATA_IO[0]  ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; _CS         ; DATA_IO[1]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; _CS         ; DATA_IO[2]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; _CS         ; DATA_IO[3]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; _CS         ; DATA_IO[4]  ; 15.434 ; 15.434 ; 15.434 ; 15.434 ;
; _CS         ; DATA_IO[5]  ; 15.445 ; 15.445 ; 15.445 ; 15.445 ;
; _CS         ; DATA_IO[6]  ; 15.351 ; 15.351 ; 15.351 ; 15.351 ;
; _CS         ; DATA_IO[7]  ; 15.231 ; 15.231 ; 15.231 ; 15.231 ;
; _CS         ; DATA_IO[8]  ; 15.860 ; 15.860 ; 15.860 ; 15.860 ;
; _CS         ; DATA_IO[9]  ; 15.860 ; 15.860 ; 15.860 ; 15.860 ;
; _CS         ; DATA_IO[10] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[11] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[12] ; 16.285 ; 16.285 ; 16.285 ; 16.285 ;
; _CS         ; DATA_IO[13] ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; _CS         ; DATA_IO[14] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[15] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[16] ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; _CS         ; DATA_IO[17] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[18] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[19] ; 15.403 ; 15.403 ; 15.403 ; 15.403 ;
; _CS         ; DATA_IO[20] ; 15.558 ; 15.558 ; 15.558 ; 15.558 ;
; _CS         ; DATA_IO[21] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[22] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[23] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[24] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[25] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[26] ; 15.108 ; 15.108 ; 15.108 ; 15.108 ;
; _CS         ; DATA_IO[27] ; 15.098 ; 15.098 ; 15.098 ; 15.098 ;
; _CS         ; DATA_IO[28] ; 14.327 ; 14.327 ; 14.327 ; 14.327 ;
; _CS         ; DATA_IO[29] ; 15.065 ; 15.065 ; 15.065 ; 15.065 ;
; _CS         ; DATA_IO[30] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_IO[31] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_OE_    ; 11.041 ; 11.086 ; 11.086 ; 11.041 ;
; _CS         ; _LED_RD     ; 15.903 ;        ;        ; 15.903 ;
; _CS         ; _LED_WR     ; 15.616 ;        ;        ; 15.616 ;
; _DS_IO      ; DATA_IO[0]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[1]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[2]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[3]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[4]  ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; _DS_IO      ; DATA_IO[5]  ; 14.939 ; 14.939 ; 14.939 ; 14.939 ;
; _DS_IO      ; DATA_IO[6]  ; 14.845 ; 14.845 ; 14.845 ; 14.845 ;
; _DS_IO      ; DATA_IO[7]  ; 14.725 ; 14.725 ; 14.725 ; 14.725 ;
; _DS_IO      ; DATA_IO[8]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[9]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[10] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[11] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[12] ; 15.779 ; 15.779 ; 15.779 ; 15.779 ;
; _DS_IO      ; DATA_IO[13] ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; _DS_IO      ; DATA_IO[14] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[15] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[16] ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[17] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[18] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[19] ; 14.897 ; 14.897 ; 14.897 ; 14.897 ;
; _DS_IO      ; DATA_IO[20] ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; _DS_IO      ; DATA_IO[21] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[22] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[23] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[24] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[25] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[26] ; 14.602 ; 14.602 ; 14.602 ; 14.602 ;
; _DS_IO      ; DATA_IO[27] ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; _DS_IO      ; DATA_IO[28] ; 13.821 ; 13.821 ; 13.821 ; 13.821 ;
; _DS_IO      ; DATA_IO[29] ; 14.559 ; 14.559 ; 14.559 ; 14.559 ;
; _DS_IO      ; DATA_IO[30] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
; _DS_IO      ; DATA_IO[31] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
+-------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 17.843 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 18.928 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 18.940 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 18.940 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 18.940 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 18.950 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 18.961 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 18.867 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 18.747 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 19.376 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 19.376 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 19.386 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 19.386 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 19.801 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 19.827 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 19.817 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 19.817 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 18.928 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.924 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 18.924 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 18.919 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 19.074 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.860 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.860 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 18.972 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 18.972 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 18.972 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 18.624 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 18.614 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 17.843 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 18.581 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 18.577 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 18.577 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 17.163 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 17.163 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 17.163 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 17.377 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 17.377 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 17.576 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 17.596 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 17.965 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 17.965 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 14.602 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 14.602 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 14.970 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 17.802 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 18.887 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 18.899 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 18.899 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 18.899 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 18.909 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 18.920 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 18.826 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 18.706 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 19.335 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 19.335 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 19.345 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 19.345 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 19.760 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 19.786 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 19.776 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 19.776 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 18.887 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.883 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 18.883 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 18.878 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 19.033 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.819 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.819 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 18.931 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 18.931 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 18.931 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 18.583 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 18.573 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 17.802 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 18.540 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 18.536 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 18.536 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 16.993 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 16.993 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 16.993 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 17.207 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 17.207 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 17.406 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 17.426 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 17.795 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 17.795 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 14.602 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 14.602 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 14.970 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 17.843    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 18.928    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 18.940    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 18.940    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 18.940    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 18.950    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 18.961    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 18.867    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 18.747    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 19.376    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 19.376    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 19.386    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 19.386    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 19.801    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 19.827    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 19.817    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 19.817    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 18.928    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.924    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 18.924    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 18.919    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 19.074    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.860    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.860    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 18.972    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 18.972    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 18.972    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 18.624    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 18.614    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 17.843    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 18.581    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 18.577    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 18.577    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 17.163    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 17.163    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 17.163    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 17.377    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 17.377    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 17.576    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 17.596    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 17.965    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 17.965    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 14.602    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 14.602    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 14.970    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 17.802    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 18.887    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 18.899    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 18.899    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 18.899    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 18.909    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 18.920    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 18.826    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 18.706    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 19.335    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 19.335    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 19.345    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 19.345    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 19.760    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 19.786    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 19.776    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 19.776    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 18.887    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.883    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 18.883    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 18.878    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 19.033    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.819    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.819    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 18.931    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 18.931    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 18.931    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 18.583    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 18.573    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 17.802    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 18.540    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 18.536    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 18.536    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 16.993    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 16.993    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 16.993    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 17.207    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 17.207    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 17.406    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 17.426    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 17.795    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 17.795    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 14.602    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 14.602    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 14.970    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; n/a                                         ; -0.178 ; -0.178        ;
; sclk                                        ; 10.446 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 24.821 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 39.516 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast Model Hold Summary                                               ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; n/a                                         ; -34.842 ; -34.842       ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.215   ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.215   ; 0.000         ;
; sclk                                        ; 29.073  ; 0.000         ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 25.993 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 31.309 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 8.180  ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 13.400 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; sclk                                        ; 19.000 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 19.000 ; 0.000         ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 19.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n/a'                                                                             ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; -0.178 ; _CS       ; DATA_OE_ ; n/a          ; n/a         ; 5.000        ; 0.000      ; 5.178      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sclk'                                                                                                                     ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; 10.446 ; CPU_SM:u_CPU_SM|PDS  ; DS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 1.490      ; 1.076      ;
; 10.768 ; CPU_SM:u_CPU_SM|PLHW ; LHW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 1.665      ; 0.929      ;
; 10.790 ; CPU_SM:u_CPU_SM|PLLW ; LLW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 1.665      ; 0.907      ;
; 10.807 ; CPU_SM:u_CPU_SM|PAS  ; AS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; 10.000       ; 1.186      ; 0.411      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                              ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 24.821 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.021     ; 2.690      ;
; 24.884 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.021     ; 2.627      ;
; 25.176 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.357      ;
; 25.233 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 2.303      ;
; 25.239 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.294      ;
; 25.296 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 2.240      ;
; 25.361 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.008      ; 2.179      ;
; 25.408 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.126      ;
; 25.424 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.008      ; 2.116      ;
; 25.425 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 2.112      ;
; 25.433 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 2.103      ;
; 25.478 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 2.056      ;
; 25.481 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 2.052      ;
; 25.488 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 2.049      ;
; 25.503 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 2.033      ;
; 25.522 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 2.019      ;
; 25.544 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.989      ;
; 25.562 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 1.979      ;
; 25.567 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.972      ;
; 25.585 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 1.956      ;
; 25.608 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.009      ; 1.933      ;
; 25.627 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.912      ;
; 25.637 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.902      ;
; 25.690 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.849      ;
; 25.760 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.777      ;
; 25.864 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.675      ;
; 25.891 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.646      ;
; 25.929 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.608      ;
; 25.984 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.555      ;
; 26.008 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.529      ;
; 26.116 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.423      ;
; 26.236 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.007      ; 1.303      ;
; 26.270 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.267      ;
; 26.328 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 1.206      ;
; 26.398 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.002      ; 1.136      ;
; 26.403 ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.134      ;
; 32.543 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.012      ; 2.501      ;
; 32.557 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 2.486      ;
; 32.795 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.009      ; 2.246      ;
; 32.809 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.008      ; 2.231      ;
; 32.810 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.012      ; 2.234      ;
; 32.824 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.011      ; 2.219      ;
; 32.969 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|DACK_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.001      ; 2.064      ;
; 32.970 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|DACK_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.019     ; 2.043      ;
; 33.041 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.004     ; 1.987      ;
; 33.042 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.024     ; 1.966      ;
; 33.080 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.011     ; 1.941      ;
; 33.170 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.016      ; 1.878      ;
; 33.170 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.004     ; 1.858      ;
; 33.171 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.024     ; 1.837      ;
; 33.184 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.015      ; 1.863      ;
; 33.191 ; SCSI_SM:u_SCSI_SM|CCPUREQ         ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.004     ; 1.837      ;
; 33.197 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.008     ; 1.827      ;
; 33.224 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|S2CPU_o  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.001     ; 1.807      ;
; 33.338 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 1.694      ;
; 33.339 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.010      ; 1.703      ;
; 33.353 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.009      ; 1.688      ;
; 33.381 ; CPU_SM:u_CPU_SM|FLUSHFIFO         ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.011     ; 1.640      ;
; 33.414 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.012      ; 1.630      ;
; 33.480 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 1.552      ;
; 33.501 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 1.531      ;
; 33.540 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.020      ; 1.512      ;
; 33.546 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.008     ; 1.478      ;
; 33.554 ; CPU_SM:u_CPU_SM|nCYCLEDONE        ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.019      ; 1.497      ;
; 33.574 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.024     ; 1.434      ;
; 33.618 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 1.414      ;
; 33.652 ; CPU_SM:u_CPU_SM|BGRANT_           ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.013      ; 1.393      ;
; 33.676 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.004     ; 1.352      ;
; 33.811 ; SCSI_SM:u_SCSI_SM|CDREQ_          ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.004     ; 1.217      ;
; 33.871 ; SCSI_SM:u_SCSI_SM|CDSACK_         ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 1.161      ;
; 33.976 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.003     ; 1.053      ;
; 34.163 ; CPU_SM:u_CPU_SM|FLUSHFIFO         ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; -0.003     ; 0.866      ;
; 34.201 ; CPU_SM:u_CPU_SM|DMAENA            ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 0.831      ;
; 34.335 ; CPU_SM:u_CPU_SM|FLUSHFIFO         ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 35.000       ; 0.000      ; 0.697      ;
; 36.385 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.029     ; 3.618      ;
; 36.454 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.030     ; 3.548      ;
; 36.540 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.025     ; 3.467      ;
; 36.569 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.025     ; 3.438      ;
; 36.706 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.005     ; 3.321      ;
; 36.858 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.008     ; 3.166      ;
; 36.903 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.022     ; 3.107      ;
; 37.062 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.023     ; 2.947      ;
; 37.085 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 2.952      ;
; 37.085 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.003      ; 2.950      ;
; 37.115 ; CPU_SM:u_CPU_SM|STATE[4]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 2.922      ;
; 37.120 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.001     ; 2.911      ;
; 37.189 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.002     ; 2.841      ;
; 37.190 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.005     ; 2.837      ;
; 37.197 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.004     ; 2.831      ;
; 37.199 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.000      ; 2.833      ;
; 37.202 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.007     ; 2.823      ;
; 37.208 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.008      ; 2.832      ;
; 37.211 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 2.826      ;
; 37.238 ; CPU_SM:u_CPU_SM|STATE[3]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.008      ; 2.802      ;
; 37.241 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.005      ; 2.796      ;
; 37.268 ; CPU_SM:u_CPU_SM|INCFIFO           ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.001     ; 2.763      ;
; 37.273 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.007      ; 2.766      ;
; 37.275 ; CPU_SM:u_CPU_SM|STATE[2]          ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.003      ; 2.760      ;
; 37.281 ; CPU_SM:u_CPU_SM|STATE[1]          ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; -0.007     ; 2.744      ;
; 37.303 ; CPU_SM:u_CPU_SM|STATE[0]          ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 40.000       ; 0.007      ; 2.736      ;
+--------+-----------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 39.516 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.516      ;
; 39.517 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.515      ;
; 39.632 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.400      ;
; 39.665 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n/a'                                                                               ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+
; -34.842 ; _CS       ; DATA_OE_ ; n/a          ; n/a         ; 40.000       ; 0.000      ; 5.158      ;
+---------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.363 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                        ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.427 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.579      ;
; 0.448 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.599      ;
; 0.481 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.633      ;
; 0.494 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.651      ;
; 0.496 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.653      ;
; 0.544 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.570 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.725      ;
; 0.573 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.730      ;
; 0.575 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.732      ;
; 0.583 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.735      ;
; 0.587 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.738      ;
; 0.603 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.755      ;
; 0.619 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.771      ;
; 0.650 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.807      ;
; 0.656 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.812      ;
; 0.670 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.827      ;
; 0.672 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.824      ;
; 0.680 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.837      ;
; 0.688 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.845      ;
; 0.700 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.857      ;
; 0.700 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.857      ;
; 0.711 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.866      ;
; 0.717 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|STATE[3]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.869      ;
; 0.724 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.880      ;
; 0.737 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.894      ;
; 0.743 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.892      ;
; 0.751 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.904      ;
; 0.762 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.918      ;
; 0.765 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.922      ;
; 0.770 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.927      ;
; 0.771 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.927      ;
; 0.771 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.928      ;
; 0.774 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.931      ;
; 0.774 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.930      ;
; 0.780 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.936      ;
; 0.780 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.936      ;
; 0.786 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|BREQ        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.943      ;
; 0.787 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 0.943      ;
; 0.797 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|F2S_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.954      ;
; 0.813 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|INCBO_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.970      ;
; 0.816 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.973      ;
; 0.824 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 0.995      ;
; 0.834 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.988      ;
; 0.836 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.993      ;
; 0.838 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.990      ;
; 0.840 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 0.997      ;
; 0.850 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.007      ;
; 0.855 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.010      ;
; 0.858 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.010      ;
; 0.861 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.018      ;
; 0.864 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.019      ;
; 0.865 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.014      ;
; 0.868 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.023      ;
; 0.872 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.028      ;
; 0.886 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.042      ;
; 0.896 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.051      ;
; 0.900 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.051      ;
; 0.902 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|DACK_o    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.059      ;
; 0.912 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|S2F_o     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.068      ;
; 0.913 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BGACK       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.062      ;
; 0.917 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.074      ;
; 0.923 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.927 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.083      ;
; 0.929 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.085      ;
; 0.933 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.085      ;
; 0.935 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.092      ;
; 0.936 ; SCSI_SM:u_SCSI_SM|STATE[2] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.092      ;
; 0.945 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.116      ;
; 0.946 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|PDS         ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.091      ;
; 0.947 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.103      ;
; 0.954 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.107      ;
; 0.955 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|STATE[0]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.107      ;
; 0.957 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.110      ;
; 0.964 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|F2CPUL      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.122      ;
; 0.966 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.118      ;
; 0.970 ; SCSI_SM:u_SCSI_SM|STATE[4] ; SCSI_SM:u_SCSI_SM|RE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.127      ;
; 0.973 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|DIEL        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.126      ;
; 0.976 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|DIEH        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.129      ;
; 0.978 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|BRIDGEIN    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.126      ;
; 0.979 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[1]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.131      ;
; 0.998 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|PLHW        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.151      ;
; 0.998 ; SCSI_SM:u_SCSI_SM|STATE[1] ; SCSI_SM:u_SCSI_SM|STATE[4]  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.150      ;
; 1.001 ; CPU_SM:u_CPU_SM|STATE[1]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.152      ;
; 1.003 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.160      ;
; 1.006 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|S2CPU_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.157      ;
; 1.010 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|WE_o      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.166      ;
; 1.011 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.171      ;
; 1.015 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|BRIDGEOUT   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.173      ;
; 1.019 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|SIZE1       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.177      ;
; 1.025 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|F2CPUH      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.180      ;
; 1.032 ; CPU_SM:u_CPU_SM|STATE[2]   ; CPU_SM:u_CPU_SM|INCNI       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 1.163      ;
; 1.040 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|CPU2S_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.196      ;
; 1.050 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|F2CPUL      ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.207      ;
; 1.059 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|PLHW        ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.215      ;
; 1.063 ; CPU_SM:u_CPU_SM|STATE[4]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.223      ;
; 1.070 ; SCSI_SM:u_SCSI_SM|STATE[0] ; SCSI_SM:u_SCSI_SM|S2CPU_o   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.221      ;
; 1.071 ; SCSI_SM:u_SCSI_SM|STATE[3] ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.239      ;
; 1.076 ; CPU_SM:u_CPU_SM|STATE[0]   ; CPU_SM:u_CPU_SM|STATE[1]    ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 1.234      ;
; 1.077 ; CPU_SM:u_CPU_SM|STATE[3]   ; CPU_SM:u_CPU_SM|STOPFLUSH   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 1.240      ;
+-------+----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sclk'                                                                                                                      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+
; 29.073 ; CPU_SM:u_CPU_SM|PAS  ; AS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 1.186      ; 0.411      ;
; 29.090 ; CPU_SM:u_CPU_SM|PLLW ; LLW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 1.665      ; 0.907      ;
; 29.112 ; CPU_SM:u_CPU_SM|PLHW ; LHW     ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 1.665      ; 0.929      ;
; 29.434 ; CPU_SM:u_CPU_SM|PDS  ; DS_O_   ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk        ; -30.000      ; 1.490      ; 1.076      ;
+--------+----------------------+---------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                   ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 25.993 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.025     ; 1.514      ;
; 26.145 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNI      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.021     ; 1.366      ;
; 26.215 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.002     ; 1.315      ;
; 26.215 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.002     ; 1.315      ;
; 26.221 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 1.311      ;
; 26.221 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEIN   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 1.311      ;
; 26.221 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.000      ; 1.311      ;
; 26.300 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.004      ; 1.236      ;
; 26.309 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.008      ; 1.231      ;
; 26.326 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.003     ; 1.203      ;
; 26.326 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.003     ; 1.203      ;
; 26.415 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.016     ; 1.101      ;
; 26.415 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.016     ; 1.101      ;
; 26.415 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.016     ; 1.101      ;
; 26.415 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.016     ; 1.101      ;
; 26.415 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; -0.016     ; 1.101      ;
; 26.421 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 1.114      ;
; 26.421 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 1.114      ;
; 26.421 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 1.114      ;
; 26.421 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.003      ; 1.114      ;
; 26.434 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.099      ;
; 26.434 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.099      ;
; 26.434 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.099      ;
; 26.434 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.099      ;
; 26.434 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.001      ; 1.099      ;
; 26.475 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.062      ;
; 26.475 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.062      ;
; 26.480 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 27.500       ; 0.005      ; 1.057      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                                                   ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 31.309 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DMAENA     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.008      ; 1.231      ;
; 31.309 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|FLUSHFIFO  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.008      ; 1.231      ;
; 31.309 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDREQ_   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; 0.008      ; 1.231      ;
; 31.472 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|nCYCLEDONE ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.011     ; 1.049      ;
; 31.547 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDSACK_  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.016     ; 0.969      ;
; 31.700 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGRANT_    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.012     ; 0.820      ;
; 31.700 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CCPUREQ  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 32.500       ; -0.012     ; 0.820      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                                                   ;
+-------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.180 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGRANT_    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.012     ; 0.820      ;
; 8.180 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CCPUREQ  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.012     ; 0.820      ;
; 8.333 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDSACK_  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.016     ; 0.969      ;
; 8.408 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|nCYCLEDONE ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; -0.011     ; 1.049      ;
; 8.571 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DMAENA     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.008      ; 1.231      ;
; 8.571 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|FLUSHFIFO  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.008      ; 1.231      ;
; 8.571 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|CDREQ_   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; -7.500       ; 0.008      ; 1.231      ;
+-------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 13.400 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DECFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.005      ; 1.057      ;
; 13.405 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCFIFO    ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.005      ; 1.062      ;
; 13.405 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BREQ       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.005      ; 1.062      ;
; 13.446 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BGACK      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 1.099      ;
; 13.446 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEL       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 1.099      ;
; 13.446 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|DIEH       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 1.099      ;
; 13.446 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLHW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 1.099      ;
; 13.446 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PLLW       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.001      ; 1.099      ;
; 13.459 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUL     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 1.114      ;
; 13.459 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|F2CPUH     ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 1.114      ;
; 13.459 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEOUT  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 1.114      ;
; 13.459 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|SIZE1      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.003      ; 1.114      ;
; 13.465 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.016     ; 1.101      ;
; 13.465 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.016     ; 1.101      ;
; 13.465 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[3] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.016     ; 1.101      ;
; 13.465 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.016     ; 1.101      ;
; 13.465 ; SCSI_SM:u_SCSI_SM|CRESET_ ; SCSI_SM:u_SCSI_SM|STATE[4] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.016     ; 1.101      ;
; 13.554 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[3]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.003     ; 1.203      ;
; 13.554 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PDS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.003     ; 1.203      ;
; 13.571 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STOPFLUSH  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.008      ; 1.231      ;
; 13.580 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[1]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.004      ; 1.236      ;
; 13.659 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[2]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.000      ; 1.311      ;
; 13.659 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|BRIDGEIN   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.000      ; 1.311      ;
; 13.659 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[4]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; 0.000      ; 1.311      ;
; 13.665 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNO      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.002     ; 1.315      ;
; 13.665 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|STATE[0]   ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.002     ; 1.315      ;
; 13.735 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|INCNI      ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.021     ; 1.366      ;
; 13.887 ; SCSI_SM:u_SCSI_SM|CRESET_ ; CPU_SM:u_CPU_SM|PAS        ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; -12.500      ; -0.025     ; 1.514      ;
+--------+---------------------------+----------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sclk'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; sclk  ; Fall       ; AS_O_                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; sclk  ; Fall       ; AS_O_                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; sclk  ; Fall       ; DS_O_                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; sclk  ; Fall       ; DS_O_                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; sclk  ; Fall       ; LHW                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; sclk  ; Fall       ; LHW                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; sclk  ; Fall       ; LLW                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; sclk  ; Fall       ; LLW                                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; AS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; AS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; DS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; DS_O_|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; LHW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; LHW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; LLW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; LLW|clk                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; SCLK|combout                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; SCLK|combout                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; sclk  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; sclk  ; Rise       ; SCLK                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; SCSI_SM:u_SCSI_SM|CRESET_                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; SCSI_SM:u_SCSI_SM|CRESET_                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Fall       ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[0]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[0]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[1]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_CPU_SM|DSACK_LATCHED_[1]|clk                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|inclk[0]               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk0~clkctrl|outclk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_SCSI_SM|CRESET_|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_SCSI_SM|CRESET_|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; Rise       ; u_registers|u_registers_term|TERM_COUNTER[2]|clk                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BGACK       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BGACK       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BREQ        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BREQ        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEIN    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEIN    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEOUT   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|BRIDGEOUT   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DECFIFO     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DECFIFO     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEH        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEH        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEL        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|DIEL        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUH      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUH      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUL      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|F2CPUL      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCFIFO     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCFIFO     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNI       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNI       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNO       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|INCNO       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PAS         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PAS         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PDS         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PDS         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLHW        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLHW        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLLW        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|PLLW        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|SIZE1       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|SIZE1       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[0]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[0]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[1]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[1]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[2]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[2]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[3]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[3]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[4]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STATE[4]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STOPFLUSH   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; CPU_SM:u_CPU_SM|STOPFLUSH   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|CPU2S_o   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|CPU2S_o   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|DACK_o    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|DACK_o    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|F2S_o     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|F2S_o     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCBO_o   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCBO_o   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNI_o   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNI_o   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNO_o   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|INCNO_o   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RDFIFO_d  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RE_o      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RE_o      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|RIFIFO_d  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2CPU_o   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2CPU_o   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2F_o     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|S2F_o     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|SCSI_CS_o ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|STATE[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|WE_o      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; SCSI_SM:u_SCSI_SM|WE_o      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BGACK|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BGACK|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BREQ|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BREQ|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEIN|clk       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEIN|clk       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEOUT|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|BRIDGEOUT|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DECFIFO|clk        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DECFIFO|clk        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEH|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEH|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEL|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|DIEL|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUH|clk         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUH|clk         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUL|clk         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; Rise       ; u_CPU_SM|F2CPUL|clk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|BGRANT_                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|BGRANT_                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|DMAENA                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|DMAENA                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|FLUSHFIFO                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|FLUSHFIFO                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|nCYCLEDONE                              ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; CPU_SM:u_CPU_SM|nCYCLEDONE                              ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CCPUREQ                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CCPUREQ                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDREQ_                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDREQ_                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDSACK_                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; SCSI_SM:u_SCSI_SM|CDSACK_                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|BGRANT_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|BGRANT_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|DMAENA|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|DMAENA|clk                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|FLUSHFIFO|clk                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|FLUSHFIFO|clk                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|nCYCLEDONE|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_CPU_SM|nCYCLEDONE|clk                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_PLL|APLL_inst|altpll_component|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CCPUREQ|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CCPUREQ|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDREQ_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDREQ_|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDSACK_|clk                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; Rise       ; u_SCSI_SM|CDSACK_|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                             ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; 1.630   ; 1.630   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; -0.741  ; -0.741  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; 1.606   ; 1.606   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; 1.793   ; 1.793   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; 1.694   ; 1.694   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; 1.793   ; 1.793   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; -1.312  ; -1.312  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; -4.983  ; -4.983  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; -7.045  ; -7.045  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; -4.462  ; -4.462  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; -4.506  ; -4.506  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; -4.462  ; -4.462  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; -5.580  ; -5.580  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; -7.406  ; -7.406  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; -10.937 ; -10.937 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; -10.937 ; -10.937 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; -10.654 ; -10.654 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; -13.090 ; -13.090 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; -11.340 ; -11.340 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; -11.230 ; -11.230 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; -11.172 ; -11.172 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; -11.394 ; -11.394 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; -10.617 ; -10.617 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; -10.617 ; -10.617 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; -11.072 ; -11.072 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; -13.194 ; -13.194 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+---------+---------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; -1.134 ; -1.134 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; 0.977  ; 0.977  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; -1.272 ; -1.272 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; -1.574 ; -1.574 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; -1.574 ; -1.574 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; -1.673 ; -1.673 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; 1.432  ; 1.432  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; 6.078  ; 6.078  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; 8.256  ; 8.256  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; 5.719  ; 5.719  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; 5.584  ; 5.584  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; 5.719  ; 5.719  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; 8.308  ; 8.308  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; 8.821  ; 8.821  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; 11.057 ; 11.057 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; 11.057 ; 11.057 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; 11.268 ; 11.268 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; 13.210 ; 13.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; 11.460 ; 11.460 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; 11.350 ; 11.350 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; 11.292 ; 11.292 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; 11.514 ; 11.514 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; 11.192 ; 11.192 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; 10.737 ; 10.737 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; 11.192 ; 11.192 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; 13.314 ; 13.314 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 3.501  ; 3.501  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 3.734  ; 3.734  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 14.458 ; 14.458 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.635 ; 13.635 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 14.069 ; 14.069 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.734 ; 13.734 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.280 ; 13.280 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 14.168 ; 14.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.791 ; 13.791 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.876 ; 13.876 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.802 ; 13.802 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 13.796 ; 13.796 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.799 ; 13.799 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 13.635 ; 13.635 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.615 ; 13.615 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 14.073 ; 14.073 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 13.921 ; 13.921 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 14.458 ; 14.458 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 13.935 ; 13.935 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.333 ; 13.333 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 13.155 ; 13.155 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.368 ; 13.368 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.357 ; 13.357 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 13.235 ; 13.235 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 12.975 ; 12.975 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 12.978 ; 12.978 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 12.879 ; 12.879 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 14.072 ; 14.072 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 13.348 ; 13.348 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 13.422 ; 13.422 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 13.419 ; 13.419 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 13.878 ; 13.878 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 13.540 ; 13.540 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 14.340 ; 14.340 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 13.792 ; 13.792 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 12.226 ; 12.226 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 12.610 ; 12.610 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 15.357 ; 15.357 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 14.901 ; 14.901 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 15.015 ; 15.015 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 15.008 ; 15.008 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 14.665 ; 14.665 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 15.038 ; 15.038 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 14.756 ; 14.756 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 15.186 ; 15.186 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 15.357 ; 15.357 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 12.572 ; 12.572 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 12.481 ; 12.481 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 11.956 ; 11.956 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 11.888 ; 11.888 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 11.806 ; 11.806 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 12.056 ; 12.056 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 12.168 ; 12.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 12.176 ; 12.176 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 12.788 ; 12.788 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 13.274 ; 13.274 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 13.161 ; 13.161 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 3.501  ; 3.501  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 3.734  ; 3.734  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 12.210 ; 12.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.277 ; 13.277 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.510 ; 13.510 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.355 ; 13.355 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.260 ; 13.260 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.677 ; 13.677 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.433 ; 13.433 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.518 ; 13.518 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.444 ; 13.444 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 12.881 ; 12.881 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.043 ; 13.043 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 12.901 ; 12.901 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.065 ; 13.065 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 12.924 ; 12.924 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 12.958 ; 12.958 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 12.995 ; 12.995 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 12.947 ; 12.947 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.209 ; 13.209 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 12.980 ; 12.980 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.302 ; 13.302 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.203 ; 13.203 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 12.781 ; 12.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 12.780 ; 12.780 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 12.649 ; 12.649 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 12.679 ; 12.679 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 12.897 ; 12.897 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 12.210 ; 12.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 12.634 ; 12.634 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 12.890 ; 12.890 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.939 ; 12.939 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 12.781 ; 12.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 12.399 ; 12.399 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 12.451 ; 12.451 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 12.226 ; 12.226 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 12.554 ; 12.554 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.843 ; 12.843 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.869 ; 12.869 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.879 ; 12.879 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.914 ; 12.914 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.843 ; 12.843 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.864 ; 12.864 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.943 ; 12.943 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 13.150 ; 13.150 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 13.059 ; 13.059 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 12.104 ; 12.104 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 12.481 ; 12.481 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 11.956 ; 11.956 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 11.888 ; 11.888 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 11.806 ; 11.806 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 12.056 ; 12.056 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 12.168 ; 12.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 12.176 ; 12.176 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 12.788 ; 12.788 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 13.274 ; 13.274 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 13.161 ; 13.161 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; ADDR[2]     ; DATA_IO[0]  ; 7.728 ;       ;       ; 7.728 ;
; ADDR[2]     ; DATA_IO[1]  ; 7.804 ; 7.284 ; 7.284 ; 7.804 ;
; ADDR[2]     ; DATA_IO[2]  ; 7.077 ; 7.655 ; 7.655 ; 7.077 ;
; ADDR[2]     ; DATA_IO[4]  ; 7.894 ; 7.383 ; 7.383 ; 7.894 ;
; ADDR[2]     ; DATA_IO[5]  ; 7.882 ;       ;       ; 7.882 ;
; ADDR[2]     ; DATA_IO[6]  ; 7.966 ;       ;       ; 7.966 ;
; ADDR[2]     ; DATA_IO[7]  ; 7.895 ;       ;       ; 7.895 ;
; ADDR[2]     ; DATA_IO[8]  ;       ; 6.783 ; 6.783 ;       ;
; ADDR[2]     ; DATA_OE_    ; 5.707 ;       ;       ; 5.707 ;
; ADDR[3]     ; DATA_IO[0]  ; 7.466 ; 7.506 ; 7.506 ; 7.466 ;
; ADDR[3]     ; DATA_IO[1]  ; 7.765 ; 7.582 ; 7.582 ; 7.765 ;
; ADDR[3]     ; DATA_IO[2]  ; 7.430 ; 7.558 ; 7.558 ; 7.430 ;
; ADDR[3]     ; DATA_IO[4]  ; 7.864 ; 7.672 ; 7.672 ; 7.864 ;
; ADDR[3]     ; DATA_IO[5]  ; 7.620 ; 7.660 ; 7.660 ; 7.620 ;
; ADDR[3]     ; DATA_IO[6]  ; 7.704 ; 7.744 ; 7.744 ; 7.704 ;
; ADDR[3]     ; DATA_IO[7]  ; 7.633 ; 7.673 ; 7.673 ; 7.633 ;
; ADDR[3]     ; DATA_IO[8]  ; 7.264 ;       ;       ; 7.264 ;
; ADDR[3]     ; DATA_OE_    ; 6.118 ;       ;       ; 6.118 ;
; ADDR[3]     ; PD_PORT[0]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; ADDR[3]     ; PD_PORT[1]  ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; ADDR[3]     ; PD_PORT[2]  ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; ADDR[3]     ; PD_PORT[3]  ; 6.260 ; 6.260 ; 6.260 ; 6.260 ;
; ADDR[3]     ; PD_PORT[4]  ; 6.295 ; 6.295 ; 6.295 ; 6.295 ;
; ADDR[3]     ; PD_PORT[5]  ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; ADDR[3]     ; PD_PORT[6]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; ADDR[3]     ; PD_PORT[7]  ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; ADDR[4]     ; DATA_IO[0]  ; 7.836 ;       ;       ; 7.836 ;
; ADDR[4]     ; DATA_IO[1]  ; 7.912 ; 7.510 ; 7.510 ; 7.912 ;
; ADDR[4]     ; DATA_IO[2]  ; 7.303 ; 7.763 ; 7.763 ; 7.303 ;
; ADDR[4]     ; DATA_IO[4]  ; 8.002 ; 7.609 ; 7.609 ; 8.002 ;
; ADDR[4]     ; DATA_IO[5]  ; 7.990 ;       ;       ; 7.990 ;
; ADDR[4]     ; DATA_IO[6]  ; 8.074 ;       ;       ; 8.074 ;
; ADDR[4]     ; DATA_IO[7]  ; 8.003 ;       ;       ; 8.003 ;
; ADDR[4]     ; DATA_IO[8]  ;       ; 7.009 ; 7.009 ;       ;
; ADDR[4]     ; DATA_OE_    ;       ; 5.731 ; 5.731 ;       ;
; ADDR[5]     ; DATA_IO[0]  ; 7.285 ; 7.233 ; 7.233 ; 7.285 ;
; ADDR[5]     ; DATA_IO[1]  ; 7.361 ; 7.544 ; 7.544 ; 7.361 ;
; ADDR[5]     ; DATA_IO[2]  ; 7.337 ; 7.209 ; 7.209 ; 7.337 ;
; ADDR[5]     ; DATA_IO[4]  ; 7.451 ; 7.643 ; 7.643 ; 7.451 ;
; ADDR[5]     ; DATA_IO[5]  ; 7.439 ; 7.387 ; 7.387 ; 7.439 ;
; ADDR[5]     ; DATA_IO[6]  ; 7.523 ; 7.471 ; 7.471 ; 7.523 ;
; ADDR[5]     ; DATA_IO[7]  ; 7.452 ; 7.400 ; 7.400 ; 7.452 ;
; ADDR[5]     ; DATA_IO[8]  ;       ; 7.043 ; 7.043 ;       ;
; ADDR[5]     ; DATA_OE_    ;       ; 6.361 ; 6.361 ;       ;
; ADDR[6]     ; DATA_IO[0]  ; 7.531 ; 7.491 ; 7.491 ; 7.531 ;
; ADDR[6]     ; DATA_IO[1]  ; 7.607 ; 7.790 ; 7.790 ; 7.607 ;
; ADDR[6]     ; DATA_IO[2]  ; 7.583 ; 7.455 ; 7.455 ; 7.583 ;
; ADDR[6]     ; DATA_IO[4]  ; 7.697 ; 7.889 ; 7.889 ; 7.697 ;
; ADDR[6]     ; DATA_IO[5]  ; 7.685 ; 7.645 ; 7.645 ; 7.685 ;
; ADDR[6]     ; DATA_IO[6]  ; 7.769 ; 7.729 ; 7.729 ; 7.769 ;
; ADDR[6]     ; DATA_IO[7]  ; 7.698 ; 7.658 ; 7.658 ; 7.698 ;
; ADDR[6]     ; DATA_IO[8]  ;       ; 7.289 ; 7.289 ;       ;
; ADDR[6]     ; DATA_OE_    ;       ; 6.339 ; 6.339 ;       ;
; DATA_IO[0]  ; PD_PORT[0]  ; 7.588 ;       ;       ; 7.588 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 7.754 ;       ;       ; 7.754 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 7.565 ;       ;       ; 7.565 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 7.687 ;       ;       ; 7.687 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 7.773 ;       ;       ; 7.773 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 7.780 ;       ;       ; 7.780 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 7.899 ;       ;       ; 7.899 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 7.958 ;       ;       ; 7.958 ;
; DATA_IO[16] ; PD_PORT[0]  ; 7.216 ;       ;       ; 7.216 ;
; DATA_IO[17] ; PD_PORT[1]  ; 6.930 ;       ;       ; 6.930 ;
; DATA_IO[18] ; PD_PORT[2]  ; 6.924 ;       ;       ; 6.924 ;
; DATA_IO[19] ; PD_PORT[3]  ; 6.866 ;       ;       ; 6.866 ;
; DATA_IO[20] ; PD_PORT[4]  ; 6.627 ;       ;       ; 6.627 ;
; DATA_IO[21] ; PD_PORT[5]  ; 6.638 ;       ;       ; 6.638 ;
; DATA_IO[22] ; PD_PORT[6]  ; 6.936 ;       ;       ; 6.936 ;
; DATA_IO[23] ; PD_PORT[7]  ; 6.757 ;       ;       ; 6.757 ;
; INTA        ; _INT        ;       ; 3.334 ; 3.334 ;       ;
; PD_PORT[0]  ; DATA_IO[8]  ; 6.868 ;       ;       ; 6.868 ;
; PD_PORT[0]  ; DATA_IO[24] ; 7.144 ;       ;       ; 7.144 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 6.898 ;       ;       ; 6.898 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 6.680 ;       ;       ; 6.680 ;
; PD_PORT[1]  ; DATA_IO[25] ; 6.229 ;       ;       ; 6.229 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 6.814 ;       ;       ; 6.814 ;
; PD_PORT[2]  ; DATA_IO[10] ; 6.916 ;       ;       ; 6.916 ;
; PD_PORT[2]  ; DATA_IO[26] ; 6.703 ;       ;       ; 6.703 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 7.062 ;       ;       ; 7.062 ;
; PD_PORT[3]  ; DATA_IO[11] ; 6.985 ;       ;       ; 6.985 ;
; PD_PORT[3]  ; DATA_IO[27] ; 6.789 ;       ;       ; 6.789 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 6.774 ;       ;       ; 6.774 ;
; PD_PORT[4]  ; DATA_IO[12] ; 7.256 ;       ;       ; 7.256 ;
; PD_PORT[4]  ; DATA_IO[28] ; 7.061 ;       ;       ; 7.061 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 6.967 ;       ;       ; 6.967 ;
; PD_PORT[5]  ; DATA_IO[13] ; 7.131 ;       ;       ; 7.131 ;
; PD_PORT[5]  ; DATA_IO[29] ; 6.750 ;       ;       ; 6.750 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 7.032 ;       ;       ; 7.032 ;
; PD_PORT[6]  ; DATA_IO[14] ; 7.608 ;       ;       ; 7.608 ;
; PD_PORT[6]  ; DATA_IO[30] ; 7.490 ;       ;       ; 7.490 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 7.444 ;       ;       ; 7.444 ;
; PD_PORT[7]  ; DATA_IO[15] ; 7.044 ;       ;       ; 7.044 ;
; PD_PORT[7]  ; DATA_IO[31] ; 6.901 ;       ;       ; 6.901 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 7.662 ;       ;       ; 7.662 ;
; R_W_IO      ; DATA_IO[0]  ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; R_W_IO      ; DATA_IO[1]  ; 7.075 ; 6.788 ; 6.788 ; 7.075 ;
; R_W_IO      ; DATA_IO[2]  ; 6.788 ; 6.788 ; 6.788 ; 6.788 ;
; R_W_IO      ; DATA_IO[3]  ; 6.788 ; 6.788 ; 6.788 ; 6.788 ;
; R_W_IO      ; DATA_IO[4]  ; 7.174 ; 6.847 ; 6.847 ; 7.174 ;
; R_W_IO      ; DATA_IO[5]  ; 6.808 ; 6.835 ; 6.835 ; 6.808 ;
; R_W_IO      ; DATA_IO[6]  ; 6.699 ; 6.919 ; 6.919 ; 6.699 ;
; R_W_IO      ; DATA_IO[7]  ; 6.635 ; 6.848 ; 6.848 ; 6.635 ;
; R_W_IO      ; DATA_IO[8]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; R_W_IO      ; DATA_IO[9]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; R_W_IO      ; DATA_IO[10] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[11] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[12] ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; R_W_IO      ; DATA_IO[13] ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; R_W_IO      ; DATA_IO[14] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[15] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[16] ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; R_W_IO      ; DATA_IO[17] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[18] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[19] ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; R_W_IO      ; DATA_IO[20] ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; R_W_IO      ; DATA_IO[21] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[22] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[23] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[24] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[25] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[26] ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; R_W_IO      ; DATA_IO[27] ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; R_W_IO      ; DATA_IO[28] ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; R_W_IO      ; DATA_IO[29] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[30] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[31] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; _LED_RD     ;       ; 6.110 ; 6.110 ;       ;
; R_W_IO      ; _LED_WR     ; 5.990 ;       ;       ; 5.990 ;
; _AS_IO      ; DATA_IO[0]  ; 4.885 ; 4.845 ; 4.845 ; 4.885 ;
; _AS_IO      ; DATA_IO[1]  ; 4.961 ; 5.144 ; 5.144 ; 4.961 ;
; _AS_IO      ; DATA_IO[2]  ; 4.937 ; 4.809 ; 4.809 ; 4.937 ;
; _AS_IO      ; DATA_IO[4]  ; 5.051 ; 5.243 ; 5.243 ; 5.051 ;
; _AS_IO      ; DATA_IO[5]  ; 5.039 ; 4.999 ; 4.999 ; 5.039 ;
; _AS_IO      ; DATA_IO[6]  ; 5.123 ; 5.083 ; 5.083 ; 5.123 ;
; _AS_IO      ; DATA_IO[7]  ; 5.052 ; 5.012 ; 5.012 ; 5.052 ;
; _AS_IO      ; DATA_IO[8]  ;       ; 4.643 ; 4.643 ;       ;
; _AS_IO      ; DATA_OE_    ; 5.547 ; 6.016 ; 6.016 ; 5.547 ;
; _AS_IO      ; _LED_RD     ; 6.828 ;       ;       ; 6.828 ;
; _AS_IO      ; _LED_WR     ; 6.714 ;       ;       ; 6.714 ;
; _BGACK_IO   ; DATA_OE_    ; 5.439 ;       ;       ; 5.439 ;
; _CS         ; DATA_IO[0]  ; 7.544 ; 7.504 ; 7.504 ; 7.544 ;
; _CS         ; DATA_IO[1]  ; 7.620 ; 7.803 ; 7.803 ; 7.620 ;
; _CS         ; DATA_IO[2]  ; 7.596 ; 7.468 ; 7.468 ; 7.596 ;
; _CS         ; DATA_IO[3]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[4]  ; 7.710 ; 7.902 ; 7.902 ; 7.710 ;
; _CS         ; DATA_IO[5]  ; 7.698 ; 7.658 ; 7.658 ; 7.698 ;
; _CS         ; DATA_IO[6]  ; 7.782 ; 7.742 ; 7.742 ; 7.782 ;
; _CS         ; DATA_IO[7]  ; 7.711 ; 7.671 ; 7.671 ; 7.711 ;
; _CS         ; DATA_IO[8]  ; 6.772 ; 7.302 ; 7.302 ; 6.772 ;
; _CS         ; DATA_IO[9]  ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; _CS         ; DATA_IO[10] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[11] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[12] ; 6.913 ; 6.913 ; 6.913 ; 6.913 ;
; _CS         ; DATA_IO[13] ; 6.936 ; 6.936 ; 6.936 ; 6.936 ;
; _CS         ; DATA_IO[14] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[15] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[16] ; 6.687 ; 6.687 ; 6.687 ; 6.687 ;
; _CS         ; DATA_IO[17] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[18] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[19] ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; _CS         ; DATA_IO[20] ; 6.759 ; 6.759 ; 6.759 ; 6.759 ;
; _CS         ; DATA_IO[21] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[22] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[23] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[24] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[25] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[26] ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; _CS         ; DATA_IO[27] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; _CS         ; DATA_IO[28] ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; _CS         ; DATA_IO[29] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[30] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[31] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_OE_    ; 5.158 ; 5.178 ; 5.178 ; 5.158 ;
; _CS         ; _LED_RD     ; 6.804 ;       ;       ; 6.804 ;
; _CS         ; _LED_WR     ; 6.690 ;       ;       ; 6.690 ;
; _DS_IO      ; DATA_IO[0]  ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[1]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[2]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[3]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[4]  ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; _DS_IO      ; DATA_IO[5]  ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; _DS_IO      ; DATA_IO[6]  ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; _DS_IO      ; DATA_IO[7]  ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; _DS_IO      ; DATA_IO[8]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[9]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[10] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[11] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[12] ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; _DS_IO      ; DATA_IO[13] ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; _DS_IO      ; DATA_IO[14] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[15] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[16] ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[17] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[18] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[19] ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; _DS_IO      ; DATA_IO[20] ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; _DS_IO      ; DATA_IO[21] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[22] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[23] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[24] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[25] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[26] ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; _DS_IO      ; DATA_IO[27] ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; _DS_IO      ; DATA_IO[28] ; 6.089 ; 6.089 ; 6.089 ; 6.089 ;
; _DS_IO      ; DATA_IO[29] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[30] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[31] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; ADDR[2]     ; DATA_IO[0]  ; 7.025 ;       ;       ; 7.025 ;
; ADDR[2]     ; DATA_IO[1]  ; 7.101 ; 7.284 ; 7.284 ; 7.101 ;
; ADDR[2]     ; DATA_IO[2]  ; 7.077 ; 6.949 ; 6.949 ; 7.077 ;
; ADDR[2]     ; DATA_IO[4]  ; 7.191 ; 7.383 ; 7.383 ; 7.191 ;
; ADDR[2]     ; DATA_IO[5]  ; 7.179 ;       ;       ; 7.179 ;
; ADDR[2]     ; DATA_IO[6]  ; 7.263 ;       ;       ; 7.263 ;
; ADDR[2]     ; DATA_IO[7]  ; 7.192 ;       ;       ; 7.192 ;
; ADDR[2]     ; DATA_IO[8]  ;       ; 6.783 ; 6.783 ;       ;
; ADDR[2]     ; DATA_OE_    ; 5.707 ;       ;       ; 5.707 ;
; ADDR[3]     ; DATA_IO[0]  ; 7.466 ; 7.506 ; 7.506 ; 7.466 ;
; ADDR[3]     ; DATA_IO[1]  ; 7.542 ; 7.582 ; 7.582 ; 7.542 ;
; ADDR[3]     ; DATA_IO[2]  ; 7.430 ; 7.393 ; 7.393 ; 7.430 ;
; ADDR[3]     ; DATA_IO[4]  ; 7.632 ; 7.672 ; 7.672 ; 7.632 ;
; ADDR[3]     ; DATA_IO[5]  ; 7.620 ; 7.660 ; 7.660 ; 7.620 ;
; ADDR[3]     ; DATA_IO[6]  ; 7.704 ; 7.744 ; 7.744 ; 7.704 ;
; ADDR[3]     ; DATA_IO[7]  ; 7.633 ; 7.673 ; 7.673 ; 7.633 ;
; ADDR[3]     ; DATA_IO[8]  ; 7.264 ;       ;       ; 7.264 ;
; ADDR[3]     ; DATA_OE_    ; 6.118 ;       ;       ; 6.118 ;
; ADDR[3]     ; PD_PORT[0]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; ADDR[3]     ; PD_PORT[1]  ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; ADDR[3]     ; PD_PORT[2]  ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; ADDR[3]     ; PD_PORT[3]  ; 6.260 ; 6.260 ; 6.260 ; 6.260 ;
; ADDR[3]     ; PD_PORT[4]  ; 6.295 ; 6.295 ; 6.295 ; 6.295 ;
; ADDR[3]     ; PD_PORT[5]  ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; ADDR[3]     ; PD_PORT[6]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; ADDR[3]     ; PD_PORT[7]  ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; ADDR[4]     ; DATA_IO[0]  ; 7.251 ;       ;       ; 7.251 ;
; ADDR[4]     ; DATA_IO[1]  ; 7.327 ; 7.510 ; 7.510 ; 7.327 ;
; ADDR[4]     ; DATA_IO[2]  ; 7.303 ; 7.175 ; 7.175 ; 7.303 ;
; ADDR[4]     ; DATA_IO[4]  ; 7.417 ; 7.609 ; 7.609 ; 7.417 ;
; ADDR[4]     ; DATA_IO[5]  ; 7.405 ;       ;       ; 7.405 ;
; ADDR[4]     ; DATA_IO[6]  ; 7.489 ;       ;       ; 7.489 ;
; ADDR[4]     ; DATA_IO[7]  ; 7.418 ;       ;       ; 7.418 ;
; ADDR[4]     ; DATA_IO[8]  ;       ; 7.009 ; 7.009 ;       ;
; ADDR[4]     ; DATA_OE_    ;       ; 5.731 ; 5.731 ;       ;
; ADDR[5]     ; DATA_IO[0]  ; 7.285 ; 7.233 ; 7.233 ; 7.285 ;
; ADDR[5]     ; DATA_IO[1]  ; 7.361 ; 7.309 ; 7.309 ; 7.361 ;
; ADDR[5]     ; DATA_IO[2]  ; 7.160 ; 7.209 ; 7.209 ; 7.160 ;
; ADDR[5]     ; DATA_IO[4]  ; 7.451 ; 7.399 ; 7.399 ; 7.451 ;
; ADDR[5]     ; DATA_IO[5]  ; 7.439 ; 7.387 ; 7.387 ; 7.439 ;
; ADDR[5]     ; DATA_IO[6]  ; 7.523 ; 7.471 ; 7.471 ; 7.523 ;
; ADDR[5]     ; DATA_IO[7]  ; 7.452 ; 7.400 ; 7.400 ; 7.452 ;
; ADDR[5]     ; DATA_IO[8]  ;       ; 7.043 ; 7.043 ;       ;
; ADDR[5]     ; DATA_OE_    ;       ; 6.361 ; 6.361 ;       ;
; ADDR[6]     ; DATA_IO[0]  ; 7.531 ; 7.491 ; 7.491 ; 7.531 ;
; ADDR[6]     ; DATA_IO[1]  ; 7.607 ; 7.567 ; 7.567 ; 7.607 ;
; ADDR[6]     ; DATA_IO[2]  ; 7.418 ; 7.455 ; 7.455 ; 7.418 ;
; ADDR[6]     ; DATA_IO[4]  ; 7.697 ; 7.657 ; 7.657 ; 7.697 ;
; ADDR[6]     ; DATA_IO[5]  ; 7.685 ; 7.645 ; 7.645 ; 7.685 ;
; ADDR[6]     ; DATA_IO[6]  ; 7.769 ; 7.729 ; 7.729 ; 7.769 ;
; ADDR[6]     ; DATA_IO[7]  ; 7.698 ; 7.658 ; 7.658 ; 7.698 ;
; ADDR[6]     ; DATA_IO[8]  ;       ; 7.289 ; 7.289 ;       ;
; ADDR[6]     ; DATA_OE_    ;       ; 6.339 ; 6.339 ;       ;
; DATA_IO[0]  ; PD_PORT[0]  ; 7.588 ;       ;       ; 7.588 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 7.754 ;       ;       ; 7.754 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 7.565 ;       ;       ; 7.565 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 7.687 ;       ;       ; 7.687 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 7.773 ;       ;       ; 7.773 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 7.780 ;       ;       ; 7.780 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 7.899 ;       ;       ; 7.899 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 7.958 ;       ;       ; 7.958 ;
; DATA_IO[16] ; PD_PORT[0]  ; 7.216 ;       ;       ; 7.216 ;
; DATA_IO[17] ; PD_PORT[1]  ; 6.930 ;       ;       ; 6.930 ;
; DATA_IO[18] ; PD_PORT[2]  ; 6.924 ;       ;       ; 6.924 ;
; DATA_IO[19] ; PD_PORT[3]  ; 6.866 ;       ;       ; 6.866 ;
; DATA_IO[20] ; PD_PORT[4]  ; 6.627 ;       ;       ; 6.627 ;
; DATA_IO[21] ; PD_PORT[5]  ; 6.638 ;       ;       ; 6.638 ;
; DATA_IO[22] ; PD_PORT[6]  ; 6.936 ;       ;       ; 6.936 ;
; DATA_IO[23] ; PD_PORT[7]  ; 6.757 ;       ;       ; 6.757 ;
; INTA        ; _INT        ;       ; 3.334 ; 3.334 ;       ;
; PD_PORT[0]  ; DATA_IO[8]  ; 6.868 ;       ;       ; 6.868 ;
; PD_PORT[0]  ; DATA_IO[24] ; 7.144 ;       ;       ; 7.144 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 6.843 ;       ;       ; 6.843 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 6.680 ;       ;       ; 6.680 ;
; PD_PORT[1]  ; DATA_IO[25] ; 6.229 ;       ;       ; 6.229 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 6.537 ;       ;       ; 6.537 ;
; PD_PORT[2]  ; DATA_IO[10] ; 6.916 ;       ;       ; 6.916 ;
; PD_PORT[2]  ; DATA_IO[26] ; 6.703 ;       ;       ; 6.703 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 6.980 ;       ;       ; 6.980 ;
; PD_PORT[3]  ; DATA_IO[11] ; 6.985 ;       ;       ; 6.985 ;
; PD_PORT[3]  ; DATA_IO[27] ; 6.789 ;       ;       ; 6.789 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 6.764 ;       ;       ; 6.764 ;
; PD_PORT[4]  ; DATA_IO[12] ; 7.256 ;       ;       ; 7.256 ;
; PD_PORT[4]  ; DATA_IO[28] ; 7.061 ;       ;       ; 7.061 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 6.839 ;       ;       ; 6.839 ;
; PD_PORT[5]  ; DATA_IO[13] ; 7.131 ;       ;       ; 7.131 ;
; PD_PORT[5]  ; DATA_IO[29] ; 6.750 ;       ;       ; 6.750 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 6.967 ;       ;       ; 6.967 ;
; PD_PORT[6]  ; DATA_IO[14] ; 7.608 ;       ;       ; 7.608 ;
; PD_PORT[6]  ; DATA_IO[30] ; 7.490 ;       ;       ; 7.490 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 7.242 ;       ;       ; 7.242 ;
; PD_PORT[7]  ; DATA_IO[15] ; 7.044 ;       ;       ; 7.044 ;
; PD_PORT[7]  ; DATA_IO[31] ; 6.901 ;       ;       ; 6.901 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 7.009 ;       ;       ; 7.009 ;
; R_W_IO      ; DATA_IO[0]  ; 4.648 ; 6.681 ; 6.681 ; 4.648 ;
; R_W_IO      ; DATA_IO[1]  ; 4.724 ; 6.757 ; 6.757 ; 4.724 ;
; R_W_IO      ; DATA_IO[2]  ; 6.740 ; 4.575 ; 4.575 ; 6.740 ;
; R_W_IO      ; DATA_IO[3]  ; 6.788 ; 6.788 ; 6.788 ; 6.788 ;
; R_W_IO      ; DATA_IO[4]  ; 4.814 ; 6.798 ; 6.798 ; 4.814 ;
; R_W_IO      ; DATA_IO[5]  ; 4.802 ; 6.808 ; 6.808 ; 4.802 ;
; R_W_IO      ; DATA_IO[6]  ; 4.886 ; 6.699 ; 6.699 ; 4.886 ;
; R_W_IO      ; DATA_IO[7]  ; 4.815 ; 6.635 ; 6.635 ; 4.815 ;
; R_W_IO      ; DATA_IO[8]  ; 6.439 ; 6.865 ; 6.865 ; 6.439 ;
; R_W_IO      ; DATA_IO[9]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; R_W_IO      ; DATA_IO[10] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[11] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[12] ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; R_W_IO      ; DATA_IO[13] ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; R_W_IO      ; DATA_IO[14] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[15] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[16] ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; R_W_IO      ; DATA_IO[17] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[18] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[19] ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; R_W_IO      ; DATA_IO[20] ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; R_W_IO      ; DATA_IO[21] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[22] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[23] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[24] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[25] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[26] ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; R_W_IO      ; DATA_IO[27] ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; R_W_IO      ; DATA_IO[28] ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; R_W_IO      ; DATA_IO[29] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[30] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[31] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; _LED_RD     ;       ; 6.110 ; 6.110 ;       ;
; R_W_IO      ; _LED_WR     ; 5.990 ;       ;       ; 5.990 ;
; _AS_IO      ; DATA_IO[0]  ; 4.885 ; 4.845 ; 4.845 ; 4.885 ;
; _AS_IO      ; DATA_IO[1]  ; 4.961 ; 4.921 ; 4.921 ; 4.961 ;
; _AS_IO      ; DATA_IO[2]  ; 4.772 ; 4.809 ; 4.809 ; 4.772 ;
; _AS_IO      ; DATA_IO[4]  ; 5.051 ; 5.011 ; 5.011 ; 5.051 ;
; _AS_IO      ; DATA_IO[5]  ; 5.039 ; 4.999 ; 4.999 ; 5.039 ;
; _AS_IO      ; DATA_IO[6]  ; 5.123 ; 5.083 ; 5.083 ; 5.123 ;
; _AS_IO      ; DATA_IO[7]  ; 5.052 ; 5.012 ; 5.012 ; 5.052 ;
; _AS_IO      ; DATA_IO[8]  ;       ; 4.643 ; 4.643 ;       ;
; _AS_IO      ; DATA_OE_    ; 5.547 ; 6.016 ; 6.016 ; 5.547 ;
; _AS_IO      ; _LED_RD     ; 6.828 ;       ;       ; 6.828 ;
; _AS_IO      ; _LED_WR     ; 6.714 ;       ;       ; 6.714 ;
; _BGACK_IO   ; DATA_OE_    ; 5.439 ;       ;       ; 5.439 ;
; _CS         ; DATA_IO[0]  ; 6.687 ; 6.687 ; 6.687 ; 6.687 ;
; _CS         ; DATA_IO[1]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[2]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[3]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[4]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; _CS         ; DATA_IO[5]  ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; _CS         ; DATA_IO[6]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; _CS         ; DATA_IO[7]  ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; _CS         ; DATA_IO[8]  ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; _CS         ; DATA_IO[9]  ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; _CS         ; DATA_IO[10] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[11] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[12] ; 6.913 ; 6.913 ; 6.913 ; 6.913 ;
; _CS         ; DATA_IO[13] ; 6.936 ; 6.936 ; 6.936 ; 6.936 ;
; _CS         ; DATA_IO[14] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[15] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[16] ; 6.687 ; 6.687 ; 6.687 ; 6.687 ;
; _CS         ; DATA_IO[17] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[18] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[19] ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; _CS         ; DATA_IO[20] ; 6.759 ; 6.759 ; 6.759 ; 6.759 ;
; _CS         ; DATA_IO[21] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[22] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[23] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[24] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[25] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[26] ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; _CS         ; DATA_IO[27] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; _CS         ; DATA_IO[28] ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; _CS         ; DATA_IO[29] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[30] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[31] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_OE_    ; 5.158 ; 5.178 ; 5.178 ; 5.158 ;
; _CS         ; _LED_RD     ; 6.804 ;       ;       ; 6.804 ;
; _CS         ; _LED_WR     ; 6.690 ;       ;       ; 6.690 ;
; _DS_IO      ; DATA_IO[0]  ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[1]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[2]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[3]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[4]  ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; _DS_IO      ; DATA_IO[5]  ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; _DS_IO      ; DATA_IO[6]  ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; _DS_IO      ; DATA_IO[7]  ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; _DS_IO      ; DATA_IO[8]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[9]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[10] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[11] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[12] ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; _DS_IO      ; DATA_IO[13] ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; _DS_IO      ; DATA_IO[14] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[15] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[16] ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[17] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[18] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[19] ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; _DS_IO      ; DATA_IO[20] ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; _DS_IO      ; DATA_IO[21] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[22] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[23] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[24] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[25] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[26] ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; _DS_IO      ; DATA_IO[27] ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; _DS_IO      ; DATA_IO[28] ; 6.089 ; 6.089 ; 6.089 ; 6.089 ;
; _DS_IO      ; DATA_IO[29] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[30] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[31] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 12.937 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.354 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.362 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.362 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.362 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.372 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.382 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.273 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.209 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 13.439 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.439 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 13.449 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.449 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 13.580 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 13.603 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 13.593 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 13.593 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.354 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 13.349 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.349 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.347 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 13.426 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 13.289 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 13.289 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 13.288 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 13.288 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 13.288 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 13.190 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 13.180 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.937 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 13.161 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 13.161 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 13.161 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.663 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.663 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.663 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.795 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.795 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.798 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.818 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 12.933 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 12.933 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 11.900 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 11.900 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 12.008 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 12.905 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.322 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.330 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.330 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.330 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.340 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.350 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.241 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.177 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 13.407 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.407 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 13.417 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.417 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 13.548 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 13.571 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 13.561 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 13.561 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.322 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 13.317 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.317 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.315 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 13.394 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 13.257 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 13.257 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 13.256 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 13.256 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 13.256 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 13.158 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 13.148 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.905 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 13.129 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 13.129 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 13.129 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.615 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.615 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.615 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.747 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.747 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.750 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.770 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 12.885 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 12.885 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 11.900 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 11.900 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 12.008 ;      ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 12.937    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.354    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.362    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.362    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.362    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.372    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.382    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.273    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.209    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 13.439    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.439    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 13.449    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.449    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 13.580    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 13.603    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 13.593    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 13.593    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.354    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 13.349    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.349    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.347    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 13.426    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 13.289    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 13.289    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 13.288    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 13.288    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 13.288    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 13.190    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 13.180    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.937    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 13.161    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 13.161    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 13.161    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.663    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.663    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.663    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.795    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.795    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.798    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.818    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 12.933    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 12.933    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 11.900    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 11.900    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 12.008    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                             ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+
; DATA_IO[*]   ; sclk       ; 12.905    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.322    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.330    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.330    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.330    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.340    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.350    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.241    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.177    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 13.407    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.407    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 13.417    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.417    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 13.548    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 13.571    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 13.561    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 13.561    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.322    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 13.317    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.317    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.315    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 13.394    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 13.257    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 13.257    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 13.256    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 13.256    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 13.256    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 13.158    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 13.148    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.905    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 13.129    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 13.129    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 13.129    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.615    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.615    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.615    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.747    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.747    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.750    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.770    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 12.885    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 12.885    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; R_W_IO       ; sclk       ; 11.900    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _AS_IO       ; sclk       ; 11.900    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DS_IO       ; sclk       ; 12.008    ;           ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                        ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -6.086 ; -34.842 ; 23.340   ; 8.180   ; 18.758              ;
;  n/a                                         ; -6.086 ; -34.842 ; N/A      ; N/A     ; N/A                 ;
;  sclk                                        ; 9.997  ; 28.523  ; N/A      ; N/A     ; 18.758              ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 38.554 ; 0.215   ; N/A      ; N/A     ; 18.758              ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 18.846 ; 0.215   ; 23.340   ; 13.400  ; 18.758              ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[2] ; N/A    ; N/A     ; 29.381   ; 8.180   ; 18.758              ;
; Design-wide TNS                              ; -6.086 ; -34.842 ; 0.0      ; 0.0     ; 0.0                 ;
;  n/a                                         ; -6.086 ; -34.842 ; N/A      ; N/A     ; N/A                 ;
;  sclk                                        ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  u_PLL|APLL_inst|altpll_component|pll|clk[2] ; N/A    ; N/A     ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------+--------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                             ;
+---------------+------------+---------+---------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; 6.306   ; 6.306   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; 1.782   ; 1.782   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; 6.104   ; 6.104   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; 6.749   ; 6.749   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; 6.354   ; 6.354   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; 6.749   ; 6.749   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; 0.162   ; 0.162   ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; 1.651   ; 1.651   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; -1.350  ; -1.350  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; 3.610   ; 3.610   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; 3.323   ; 3.323   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; 3.610   ; 3.610   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; 3.116   ; 3.116   ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; -2.747  ; -2.747  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; -6.655  ; -6.655  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; -6.655  ; -6.655  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; -5.494  ; -5.494  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; -10.079 ; -10.079 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; -7.821  ; -7.821  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; -7.469  ; -7.469  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; -7.305  ; -7.305  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; -7.864  ; -7.864  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; -5.517  ; -5.517  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; -5.517  ; -5.517  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; -6.891  ; -6.891  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; -10.437 ; -10.437 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+---------+---------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO        ; sclk       ; -1.134 ; -1.134 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _BERR         ; sclk       ; 0.977  ; 0.977  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _CS           ; sclk       ; -1.272 ; -1.272 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _DSACK_IO[*]  ; sclk       ; -1.574 ; -1.574 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[0] ; sclk       ; -1.574 ; -1.574 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
;  _DSACK_IO[1] ; sclk       ; -1.673 ; -1.673 ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; _RST          ; sclk       ; 1.432  ; 1.432  ; Fall       ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ;
; R_W_IO        ; sclk       ; 6.078  ; 6.078  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BERR         ; sclk       ; 8.256  ; 8.256  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DSACK_IO[*]  ; sclk       ; 5.719  ; 5.719  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[0] ; sclk       ; 5.584  ; 5.584  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  _DSACK_IO[1] ; sclk       ; 5.719  ; 5.719  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _RST          ; sclk       ; 8.308  ; 8.308  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _STERM        ; sclk       ; 8.821  ; 8.821  ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; ADDR[*]       ; sclk       ; 11.057 ; 11.057 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  ADDR[6]      ; sclk       ; 11.057 ; 11.057 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _AS_IO        ; sclk       ; 11.268 ; 11.268 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BERR         ; sclk       ; 13.210 ; 13.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BG           ; sclk       ; 11.460 ; 11.460 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _BGACK_IO     ; sclk       ; 11.350 ; 11.350 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _CS           ; sclk       ; 11.292 ; 11.292 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DREQ         ; sclk       ; 11.514 ; 11.514 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _DSACK_IO[*]  ; sclk       ; 11.192 ; 11.192 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[0] ; sclk       ; 10.737 ; 10.737 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
;  _DSACK_IO[1] ; sclk       ; 11.192 ; 11.192 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
; _STERM        ; sclk       ; 13.314 ; 13.314 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ;
+---------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 7.940  ; 7.940  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 8.887  ; 8.887  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 22.812 ; 22.812 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 19.987 ; 19.987 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 21.399 ; 21.399 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 20.545 ; 20.545 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 19.068 ; 19.068 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 21.971 ; 21.971 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 20.752 ; 20.752 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 21.289 ; 21.289 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 21.168 ; 21.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 21.227 ; 21.227 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 21.209 ; 21.209 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 20.559 ; 20.559 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 20.585 ; 20.585 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 22.107 ; 22.107 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 21.564 ; 21.564 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 22.812 ; 22.812 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 21.294 ; 21.294 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 19.157 ; 19.157 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 18.595 ; 18.595 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 19.323 ; 19.323 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 19.339 ; 19.339 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 18.949 ; 18.949 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 18.111 ; 18.111 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 18.122 ; 18.122 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 17.765 ; 17.765 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 21.784 ; 21.784 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 19.540 ; 19.540 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 19.605 ; 19.605 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 19.819 ; 19.819 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 21.170 ; 21.170 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 20.108 ; 20.108 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 22.628 ; 22.628 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 20.942 ; 20.942 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 15.778 ; 15.778 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 16.984 ; 16.984 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 25.781 ; 25.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 24.356 ; 24.356 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 24.728 ; 24.728 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 24.735 ; 24.735 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 23.617 ; 23.617 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 24.825 ; 24.825 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 23.920 ; 23.920 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 25.400 ; 25.400 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 25.781 ; 25.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 17.009 ; 17.009 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 16.288 ; 16.288 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 14.945 ; 14.945 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 14.856 ; 14.856 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 14.546 ; 14.546 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 15.305 ; 15.305 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 15.870 ; 15.870 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 15.834 ; 15.834 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 17.603 ; 17.603 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 19.077 ; 19.077 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 18.755 ; 18.755 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+------------+--------+--------+------------+---------------------------------------------+
; _AS_IO       ; sclk       ; 3.501  ; 3.501  ; Fall       ; sclk                                        ;
; _DS_IO       ; sclk       ; 3.734  ; 3.734  ; Fall       ; sclk                                        ;
; DATA_IO[*]   ; sclk       ; 12.210 ; 12.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[0]  ; sclk       ; 13.277 ; 13.277 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[1]  ; sclk       ; 13.510 ; 13.510 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[2]  ; sclk       ; 13.355 ; 13.355 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[3]  ; sclk       ; 13.260 ; 13.260 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[4]  ; sclk       ; 13.677 ; 13.677 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[5]  ; sclk       ; 13.433 ; 13.433 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[6]  ; sclk       ; 13.518 ; 13.518 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[7]  ; sclk       ; 13.444 ; 13.444 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[8]  ; sclk       ; 12.881 ; 12.881 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[9]  ; sclk       ; 13.043 ; 13.043 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[10] ; sclk       ; 12.901 ; 12.901 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[11] ; sclk       ; 13.065 ; 13.065 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[12] ; sclk       ; 12.924 ; 12.924 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[13] ; sclk       ; 12.958 ; 12.958 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[14] ; sclk       ; 12.995 ; 12.995 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[15] ; sclk       ; 12.947 ; 12.947 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[16] ; sclk       ; 13.209 ; 13.209 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[17] ; sclk       ; 12.980 ; 12.980 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[18] ; sclk       ; 13.302 ; 13.302 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[19] ; sclk       ; 13.203 ; 13.203 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[20] ; sclk       ; 12.781 ; 12.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[21] ; sclk       ; 12.780 ; 12.780 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[22] ; sclk       ; 12.649 ; 12.649 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[23] ; sclk       ; 12.679 ; 12.679 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[24] ; sclk       ; 12.897 ; 12.897 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[25] ; sclk       ; 12.210 ; 12.210 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[26] ; sclk       ; 12.634 ; 12.634 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[27] ; sclk       ; 12.890 ; 12.890 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[28] ; sclk       ; 12.939 ; 12.939 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[29] ; sclk       ; 12.781 ; 12.781 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[30] ; sclk       ; 12.399 ; 12.399 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  DATA_IO[31] ; sclk       ; 12.451 ; 12.451 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; OWN_         ; sclk       ; 12.226 ; 12.226 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PDATA_OE_    ; sclk       ; 12.554 ; 12.554 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; PD_PORT[*]   ; sclk       ; 12.843 ; 12.843 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[0]  ; sclk       ; 12.869 ; 12.869 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[1]  ; sclk       ; 12.879 ; 12.879 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[2]  ; sclk       ; 12.914 ; 12.914 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[3]  ; sclk       ; 12.843 ; 12.843 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[4]  ; sclk       ; 12.864 ; 12.864 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[5]  ; sclk       ; 12.943 ; 12.943 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[6]  ; sclk       ; 13.150 ; 13.150 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
;  PD_PORT[7]  ; sclk       ; 13.059 ; 13.059 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; SIZ1         ; sclk       ; 12.104 ; 12.104 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BGACK_IO    ; sclk       ; 12.481 ; 12.481 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _BR          ; sclk       ; 11.956 ; 11.956 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _CSS         ; sclk       ; 11.888 ; 11.888 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DACK        ; sclk       ; 11.806 ; 11.806 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _DMAEN       ; sclk       ; 12.056 ; 12.056 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOR         ; sclk       ; 12.168 ; 12.168 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _IOW         ; sclk       ; 12.176 ; 12.176 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_DMA     ; sclk       ; 12.788 ; 12.788 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_RD      ; sclk       ; 13.274 ; 13.274 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
; _LED_WR      ; sclk       ; 13.161 ; 13.161 ; Rise       ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; ADDR[2]     ; DATA_IO[0]  ; 18.759 ;        ;        ; 18.759 ;
; ADDR[2]     ; DATA_IO[1]  ; 19.070 ; 17.329 ; 17.329 ; 19.070 ;
; ADDR[2]     ; DATA_IO[2]  ; 16.849 ; 18.763 ; 18.763 ; 16.849 ;
; ADDR[2]     ; DATA_IO[4]  ; 19.593 ; 17.901 ; 17.901 ; 19.593 ;
; ADDR[2]     ; DATA_IO[5]  ; 19.521 ;        ;        ; 19.521 ;
; ADDR[2]     ; DATA_IO[6]  ; 20.059 ;        ;        ; 20.059 ;
; ADDR[2]     ; DATA_IO[7]  ; 19.940 ;        ;        ; 19.940 ;
; ADDR[2]     ; DATA_IO[8]  ;        ; 16.324 ; 16.324 ;        ;
; ADDR[2]     ; DATA_OE_    ; 12.764 ;        ;        ; 12.764 ;
; ADDR[3]     ; DATA_IO[0]  ; 17.666 ; 17.817 ; 17.817 ; 17.666 ;
; ADDR[3]     ; DATA_IO[1]  ; 18.767 ; 18.128 ; 18.128 ; 18.767 ;
; ADDR[3]     ; DATA_IO[2]  ; 17.913 ; 18.287 ; 18.287 ; 17.913 ;
; ADDR[3]     ; DATA_IO[4]  ; 19.339 ; 18.651 ; 18.651 ; 19.339 ;
; ADDR[3]     ; DATA_IO[5]  ; 18.428 ; 18.579 ; 18.579 ; 18.428 ;
; ADDR[3]     ; DATA_IO[6]  ; 18.966 ; 19.117 ; 19.117 ; 18.966 ;
; ADDR[3]     ; DATA_IO[7]  ; 18.847 ; 18.998 ; 18.998 ; 18.847 ;
; ADDR[3]     ; DATA_IO[8]  ; 17.762 ;        ;        ; 17.762 ;
; ADDR[3]     ; DATA_OE_    ; 13.882 ;        ;        ; 13.882 ;
; ADDR[3]     ; PD_PORT[0]  ; 15.119 ; 15.119 ; 15.119 ; 15.119 ;
; ADDR[3]     ; PD_PORT[1]  ; 14.367 ; 14.367 ; 14.367 ; 14.367 ;
; ADDR[3]     ; PD_PORT[2]  ; 14.428 ; 14.428 ; 14.428 ; 14.428 ;
; ADDR[3]     ; PD_PORT[3]  ; 14.121 ; 14.121 ; 14.121 ; 14.121 ;
; ADDR[3]     ; PD_PORT[4]  ; 14.267 ; 14.267 ; 14.267 ; 14.267 ;
; ADDR[3]     ; PD_PORT[5]  ; 15.307 ; 15.307 ; 15.307 ; 15.307 ;
; ADDR[3]     ; PD_PORT[6]  ; 15.289 ; 15.289 ; 15.289 ; 15.289 ;
; ADDR[3]     ; PD_PORT[7]  ; 15.685 ; 15.685 ; 15.685 ; 15.685 ;
; ADDR[4]     ; DATA_IO[0]  ; 18.951 ;        ;        ; 18.951 ;
; ADDR[4]     ; DATA_IO[1]  ; 19.262 ; 17.886 ; 17.886 ; 19.262 ;
; ADDR[4]     ; DATA_IO[2]  ; 17.406 ; 18.955 ; 18.955 ; 17.406 ;
; ADDR[4]     ; DATA_IO[4]  ; 19.785 ; 18.458 ; 18.458 ; 19.785 ;
; ADDR[4]     ; DATA_IO[5]  ; 19.713 ;        ;        ; 19.713 ;
; ADDR[4]     ; DATA_IO[6]  ; 20.251 ;        ;        ; 20.251 ;
; ADDR[4]     ; DATA_IO[7]  ; 20.132 ;        ;        ; 20.132 ;
; ADDR[4]     ; DATA_IO[8]  ;        ; 16.881 ; 16.881 ;        ;
; ADDR[4]     ; DATA_OE_    ;        ; 12.654 ; 12.654 ;        ;
; ADDR[5]     ; DATA_IO[0]  ; 17.054 ; 16.993 ; 16.993 ; 17.054 ;
; ADDR[5]     ; DATA_IO[1]  ; 17.365 ; 18.004 ; 18.004 ; 17.365 ;
; ADDR[5]     ; DATA_IO[2]  ; 17.524 ; 17.150 ; 17.150 ; 17.524 ;
; ADDR[5]     ; DATA_IO[4]  ; 17.888 ; 18.576 ; 18.576 ; 17.888 ;
; ADDR[5]     ; DATA_IO[5]  ; 17.816 ; 17.755 ; 17.755 ; 17.816 ;
; ADDR[5]     ; DATA_IO[6]  ; 18.354 ; 18.293 ; 18.293 ; 18.354 ;
; ADDR[5]     ; DATA_IO[7]  ; 18.235 ; 18.174 ; 18.174 ; 18.235 ;
; ADDR[5]     ; DATA_IO[8]  ;        ; 16.999 ; 16.999 ;        ;
; ADDR[5]     ; DATA_OE_    ;        ; 14.568 ; 14.568 ;        ;
; ADDR[6]     ; DATA_IO[0]  ; 17.955 ; 17.804 ; 17.804 ; 17.955 ;
; ADDR[6]     ; DATA_IO[1]  ; 18.266 ; 18.905 ; 18.905 ; 18.266 ;
; ADDR[6]     ; DATA_IO[2]  ; 18.425 ; 18.051 ; 18.051 ; 18.425 ;
; ADDR[6]     ; DATA_IO[4]  ; 18.789 ; 19.477 ; 19.477 ; 18.789 ;
; ADDR[6]     ; DATA_IO[5]  ; 18.717 ; 18.566 ; 18.566 ; 18.717 ;
; ADDR[6]     ; DATA_IO[6]  ; 19.255 ; 19.104 ; 19.104 ; 19.255 ;
; ADDR[6]     ; DATA_IO[7]  ; 19.136 ; 18.985 ; 18.985 ; 19.136 ;
; ADDR[6]     ; DATA_IO[8]  ;        ; 17.900 ; 17.900 ;        ;
; ADDR[6]     ; DATA_OE_    ;        ; 14.520 ; 14.520 ;        ;
; DATA_IO[0]  ; PD_PORT[0]  ; 18.480 ;        ;        ; 18.480 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 18.976 ;        ;        ; 18.976 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 18.471 ;        ;        ; 18.471 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 18.742 ;        ;        ; 18.742 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 19.042 ;        ;        ; 19.042 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 19.218 ;        ;        ; 19.218 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 19.423 ;        ;        ; 19.423 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 19.585 ;        ;        ; 19.585 ;
; DATA_IO[16] ; PD_PORT[0]  ; 17.402 ;        ;        ; 17.402 ;
; DATA_IO[17] ; PD_PORT[1]  ; 16.361 ;        ;        ; 16.361 ;
; DATA_IO[18] ; PD_PORT[2]  ; 16.305 ;        ;        ; 16.305 ;
; DATA_IO[19] ; PD_PORT[3]  ; 16.329 ;        ;        ; 16.329 ;
; DATA_IO[20] ; PD_PORT[4]  ; 15.426 ;        ;        ; 15.426 ;
; DATA_IO[21] ; PD_PORT[5]  ; 15.728 ;        ;        ; 15.728 ;
; DATA_IO[22] ; PD_PORT[6]  ; 16.657 ;        ;        ; 16.657 ;
; DATA_IO[23] ; PD_PORT[7]  ; 16.036 ;        ;        ; 16.036 ;
; INTA        ; _INT        ;        ; 8.414  ; 8.414  ;        ;
; PD_PORT[0]  ; DATA_IO[8]  ; 16.742 ;        ;        ; 16.742 ;
; PD_PORT[0]  ; DATA_IO[24] ; 17.299 ;        ;        ; 17.299 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 16.502 ;        ;        ; 16.502 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 16.051 ;        ;        ; 16.051 ;
; PD_PORT[1]  ; DATA_IO[25] ; 14.382 ;        ;        ; 14.382 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 16.117 ;        ;        ; 16.117 ;
; PD_PORT[2]  ; DATA_IO[10] ; 16.722 ;        ;        ; 16.722 ;
; PD_PORT[2]  ; DATA_IO[26] ; 15.768 ;        ;        ; 15.768 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 16.765 ;        ;        ; 16.765 ;
; PD_PORT[3]  ; DATA_IO[11] ; 16.919 ;        ;        ; 16.919 ;
; PD_PORT[3]  ; DATA_IO[27] ; 16.153 ;        ;        ; 16.153 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 16.180 ;        ;        ; 16.180 ;
; PD_PORT[4]  ; DATA_IO[12] ; 17.985 ;        ;        ; 17.985 ;
; PD_PORT[4]  ; DATA_IO[28] ; 17.048 ;        ;        ; 17.048 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 16.602 ;        ;        ; 16.602 ;
; PD_PORT[5]  ; DATA_IO[13] ; 17.368 ;        ;        ; 17.368 ;
; PD_PORT[5]  ; DATA_IO[29] ; 15.912 ;        ;        ; 15.912 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 16.767 ;        ;        ; 16.767 ;
; PD_PORT[6]  ; DATA_IO[14] ; 18.330 ;        ;        ; 18.330 ;
; PD_PORT[6]  ; DATA_IO[30] ; 18.146 ;        ;        ; 18.146 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 17.886 ;        ;        ; 17.886 ;
; PD_PORT[7]  ; DATA_IO[15] ; 16.733 ;        ;        ; 16.733 ;
; PD_PORT[7]  ; DATA_IO[31] ; 16.381 ;        ;        ; 16.381 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 18.656 ;        ;        ; 18.656 ;
; R_W_IO      ; DATA_IO[0]  ; 15.787 ; 15.787 ; 15.787 ; 15.787 ;
; R_W_IO      ; DATA_IO[1]  ; 16.681 ; 15.799 ; 15.799 ; 16.681 ;
; R_W_IO      ; DATA_IO[2]  ; 15.827 ; 15.799 ; 15.799 ; 15.827 ;
; R_W_IO      ; DATA_IO[3]  ; 15.799 ; 15.799 ; 15.799 ; 15.799 ;
; R_W_IO      ; DATA_IO[4]  ; 17.253 ; 16.128 ; 16.128 ; 17.253 ;
; R_W_IO      ; DATA_IO[5]  ; 15.820 ; 16.056 ; 16.056 ; 15.820 ;
; R_W_IO      ; DATA_IO[6]  ; 15.726 ; 16.594 ; 16.594 ; 15.726 ;
; R_W_IO      ; DATA_IO[7]  ; 15.606 ; 16.475 ; 16.475 ; 15.606 ;
; R_W_IO      ; DATA_IO[8]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; R_W_IO      ; DATA_IO[9]  ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; R_W_IO      ; DATA_IO[10] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[11] ; 16.245 ; 16.245 ; 16.245 ; 16.245 ;
; R_W_IO      ; DATA_IO[12] ; 16.660 ; 16.660 ; 16.660 ; 16.660 ;
; R_W_IO      ; DATA_IO[13] ; 16.686 ; 16.686 ; 16.686 ; 16.686 ;
; R_W_IO      ; DATA_IO[14] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[15] ; 16.676 ; 16.676 ; 16.676 ; 16.676 ;
; R_W_IO      ; DATA_IO[16] ; 15.787 ; 15.787 ; 15.787 ; 15.787 ;
; R_W_IO      ; DATA_IO[17] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[18] ; 15.783 ; 15.783 ; 15.783 ; 15.783 ;
; R_W_IO      ; DATA_IO[19] ; 15.778 ; 15.778 ; 15.778 ; 15.778 ;
; R_W_IO      ; DATA_IO[20] ; 15.933 ; 15.933 ; 15.933 ; 15.933 ;
; R_W_IO      ; DATA_IO[21] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[22] ; 15.719 ; 15.719 ; 15.719 ; 15.719 ;
; R_W_IO      ; DATA_IO[23] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[24] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[25] ; 15.831 ; 15.831 ; 15.831 ; 15.831 ;
; R_W_IO      ; DATA_IO[26] ; 15.483 ; 15.483 ; 15.483 ; 15.483 ;
; R_W_IO      ; DATA_IO[27] ; 15.473 ; 15.473 ; 15.473 ; 15.473 ;
; R_W_IO      ; DATA_IO[28] ; 14.702 ; 14.702 ; 14.702 ; 14.702 ;
; R_W_IO      ; DATA_IO[29] ; 15.440 ; 15.440 ; 15.440 ; 15.440 ;
; R_W_IO      ; DATA_IO[30] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; DATA_IO[31] ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; R_W_IO      ; _LED_RD     ;        ; 13.873 ; 13.873 ;        ;
; R_W_IO      ; _LED_WR     ; 13.585 ;        ;        ; 13.585 ;
; _AS_IO      ; DATA_IO[0]  ; 12.799 ; 12.648 ; 12.648 ; 12.799 ;
; _AS_IO      ; DATA_IO[1]  ; 13.110 ; 13.749 ; 13.749 ; 13.110 ;
; _AS_IO      ; DATA_IO[2]  ; 13.269 ; 12.895 ; 12.895 ; 13.269 ;
; _AS_IO      ; DATA_IO[4]  ; 13.633 ; 14.321 ; 14.321 ; 13.633 ;
; _AS_IO      ; DATA_IO[5]  ; 13.561 ; 13.410 ; 13.410 ; 13.561 ;
; _AS_IO      ; DATA_IO[6]  ; 14.099 ; 13.948 ; 13.948 ; 14.099 ;
; _AS_IO      ; DATA_IO[7]  ; 13.980 ; 13.829 ; 13.829 ; 13.980 ;
; _AS_IO      ; DATA_IO[8]  ;        ; 12.744 ; 12.744 ;        ;
; _AS_IO      ; DATA_OE_    ; 12.266 ; 13.672 ; 13.672 ; 12.266 ;
; _AS_IO      ; _LED_RD     ; 16.105 ;        ;        ; 16.105 ;
; _AS_IO      ; _LED_WR     ; 15.818 ;        ;        ; 15.818 ;
; _BGACK_IO   ; DATA_OE_    ; 11.918 ;        ;        ; 11.918 ;
; _CS         ; DATA_IO[0]  ; 17.907 ; 17.756 ; 17.756 ; 17.907 ;
; _CS         ; DATA_IO[1]  ; 18.218 ; 18.857 ; 18.857 ; 18.218 ;
; _CS         ; DATA_IO[2]  ; 18.377 ; 18.003 ; 18.003 ; 18.377 ;
; _CS         ; DATA_IO[3]  ; 15.424 ; 15.424 ; 15.424 ; 15.424 ;
; _CS         ; DATA_IO[4]  ; 18.741 ; 19.429 ; 19.429 ; 18.741 ;
; _CS         ; DATA_IO[5]  ; 18.669 ; 18.518 ; 18.518 ; 18.669 ;
; _CS         ; DATA_IO[6]  ; 19.207 ; 19.056 ; 19.056 ; 19.207 ;
; _CS         ; DATA_IO[7]  ; 19.088 ; 18.937 ; 18.937 ; 19.088 ;
; _CS         ; DATA_IO[8]  ; 15.860 ; 17.852 ; 17.852 ; 15.860 ;
; _CS         ; DATA_IO[9]  ; 15.860 ; 15.860 ; 15.860 ; 15.860 ;
; _CS         ; DATA_IO[10] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[11] ; 15.870 ; 15.870 ; 15.870 ; 15.870 ;
; _CS         ; DATA_IO[12] ; 16.285 ; 16.285 ; 16.285 ; 16.285 ;
; _CS         ; DATA_IO[13] ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; _CS         ; DATA_IO[14] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[15] ; 16.301 ; 16.301 ; 16.301 ; 16.301 ;
; _CS         ; DATA_IO[16] ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; _CS         ; DATA_IO[17] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[18] ; 15.408 ; 15.408 ; 15.408 ; 15.408 ;
; _CS         ; DATA_IO[19] ; 15.403 ; 15.403 ; 15.403 ; 15.403 ;
; _CS         ; DATA_IO[20] ; 15.558 ; 15.558 ; 15.558 ; 15.558 ;
; _CS         ; DATA_IO[21] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[22] ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; _CS         ; DATA_IO[23] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[24] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[25] ; 15.456 ; 15.456 ; 15.456 ; 15.456 ;
; _CS         ; DATA_IO[26] ; 15.108 ; 15.108 ; 15.108 ; 15.108 ;
; _CS         ; DATA_IO[27] ; 15.098 ; 15.098 ; 15.098 ; 15.098 ;
; _CS         ; DATA_IO[28] ; 14.327 ; 14.327 ; 14.327 ; 14.327 ;
; _CS         ; DATA_IO[29] ; 15.065 ; 15.065 ; 15.065 ; 15.065 ;
; _CS         ; DATA_IO[30] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_IO[31] ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; _CS         ; DATA_OE_    ; 11.041 ; 11.086 ; 11.086 ; 11.041 ;
; _CS         ; _LED_RD     ; 15.903 ;        ;        ; 15.903 ;
; _CS         ; _LED_WR     ; 15.616 ;        ;        ; 15.616 ;
; _DS_IO      ; DATA_IO[0]  ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[1]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[2]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[3]  ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; _DS_IO      ; DATA_IO[4]  ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; _DS_IO      ; DATA_IO[5]  ; 14.939 ; 14.939 ; 14.939 ; 14.939 ;
; _DS_IO      ; DATA_IO[6]  ; 14.845 ; 14.845 ; 14.845 ; 14.845 ;
; _DS_IO      ; DATA_IO[7]  ; 14.725 ; 14.725 ; 14.725 ; 14.725 ;
; _DS_IO      ; DATA_IO[8]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[9]  ; 15.354 ; 15.354 ; 15.354 ; 15.354 ;
; _DS_IO      ; DATA_IO[10] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[11] ; 15.364 ; 15.364 ; 15.364 ; 15.364 ;
; _DS_IO      ; DATA_IO[12] ; 15.779 ; 15.779 ; 15.779 ; 15.779 ;
; _DS_IO      ; DATA_IO[13] ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; _DS_IO      ; DATA_IO[14] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[15] ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; _DS_IO      ; DATA_IO[16] ; 14.906 ; 14.906 ; 14.906 ; 14.906 ;
; _DS_IO      ; DATA_IO[17] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[18] ; 14.902 ; 14.902 ; 14.902 ; 14.902 ;
; _DS_IO      ; DATA_IO[19] ; 14.897 ; 14.897 ; 14.897 ; 14.897 ;
; _DS_IO      ; DATA_IO[20] ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; _DS_IO      ; DATA_IO[21] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[22] ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; _DS_IO      ; DATA_IO[23] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[24] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[25] ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; _DS_IO      ; DATA_IO[26] ; 14.602 ; 14.602 ; 14.602 ; 14.602 ;
; _DS_IO      ; DATA_IO[27] ; 14.592 ; 14.592 ; 14.592 ; 14.592 ;
; _DS_IO      ; DATA_IO[28] ; 13.821 ; 13.821 ; 13.821 ; 13.821 ;
; _DS_IO      ; DATA_IO[29] ; 14.559 ; 14.559 ; 14.559 ; 14.559 ;
; _DS_IO      ; DATA_IO[30] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
; _DS_IO      ; DATA_IO[31] ; 14.555 ; 14.555 ; 14.555 ; 14.555 ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; ADDR[2]     ; DATA_IO[0]  ; 7.025 ;       ;       ; 7.025 ;
; ADDR[2]     ; DATA_IO[1]  ; 7.101 ; 7.284 ; 7.284 ; 7.101 ;
; ADDR[2]     ; DATA_IO[2]  ; 7.077 ; 6.949 ; 6.949 ; 7.077 ;
; ADDR[2]     ; DATA_IO[4]  ; 7.191 ; 7.383 ; 7.383 ; 7.191 ;
; ADDR[2]     ; DATA_IO[5]  ; 7.179 ;       ;       ; 7.179 ;
; ADDR[2]     ; DATA_IO[6]  ; 7.263 ;       ;       ; 7.263 ;
; ADDR[2]     ; DATA_IO[7]  ; 7.192 ;       ;       ; 7.192 ;
; ADDR[2]     ; DATA_IO[8]  ;       ; 6.783 ; 6.783 ;       ;
; ADDR[2]     ; DATA_OE_    ; 5.707 ;       ;       ; 5.707 ;
; ADDR[3]     ; DATA_IO[0]  ; 7.466 ; 7.506 ; 7.506 ; 7.466 ;
; ADDR[3]     ; DATA_IO[1]  ; 7.542 ; 7.582 ; 7.582 ; 7.542 ;
; ADDR[3]     ; DATA_IO[2]  ; 7.430 ; 7.393 ; 7.393 ; 7.430 ;
; ADDR[3]     ; DATA_IO[4]  ; 7.632 ; 7.672 ; 7.672 ; 7.632 ;
; ADDR[3]     ; DATA_IO[5]  ; 7.620 ; 7.660 ; 7.660 ; 7.620 ;
; ADDR[3]     ; DATA_IO[6]  ; 7.704 ; 7.744 ; 7.744 ; 7.704 ;
; ADDR[3]     ; DATA_IO[7]  ; 7.633 ; 7.673 ; 7.673 ; 7.633 ;
; ADDR[3]     ; DATA_IO[8]  ; 7.264 ;       ;       ; 7.264 ;
; ADDR[3]     ; DATA_OE_    ; 6.118 ;       ;       ; 6.118 ;
; ADDR[3]     ; PD_PORT[0]  ; 6.568 ; 6.568 ; 6.568 ; 6.568 ;
; ADDR[3]     ; PD_PORT[1]  ; 6.360 ; 6.360 ; 6.360 ; 6.360 ;
; ADDR[3]     ; PD_PORT[2]  ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; ADDR[3]     ; PD_PORT[3]  ; 6.260 ; 6.260 ; 6.260 ; 6.260 ;
; ADDR[3]     ; PD_PORT[4]  ; 6.295 ; 6.295 ; 6.295 ; 6.295 ;
; ADDR[3]     ; PD_PORT[5]  ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; ADDR[3]     ; PD_PORT[6]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; ADDR[3]     ; PD_PORT[7]  ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; ADDR[4]     ; DATA_IO[0]  ; 7.251 ;       ;       ; 7.251 ;
; ADDR[4]     ; DATA_IO[1]  ; 7.327 ; 7.510 ; 7.510 ; 7.327 ;
; ADDR[4]     ; DATA_IO[2]  ; 7.303 ; 7.175 ; 7.175 ; 7.303 ;
; ADDR[4]     ; DATA_IO[4]  ; 7.417 ; 7.609 ; 7.609 ; 7.417 ;
; ADDR[4]     ; DATA_IO[5]  ; 7.405 ;       ;       ; 7.405 ;
; ADDR[4]     ; DATA_IO[6]  ; 7.489 ;       ;       ; 7.489 ;
; ADDR[4]     ; DATA_IO[7]  ; 7.418 ;       ;       ; 7.418 ;
; ADDR[4]     ; DATA_IO[8]  ;       ; 7.009 ; 7.009 ;       ;
; ADDR[4]     ; DATA_OE_    ;       ; 5.731 ; 5.731 ;       ;
; ADDR[5]     ; DATA_IO[0]  ; 7.285 ; 7.233 ; 7.233 ; 7.285 ;
; ADDR[5]     ; DATA_IO[1]  ; 7.361 ; 7.309 ; 7.309 ; 7.361 ;
; ADDR[5]     ; DATA_IO[2]  ; 7.160 ; 7.209 ; 7.209 ; 7.160 ;
; ADDR[5]     ; DATA_IO[4]  ; 7.451 ; 7.399 ; 7.399 ; 7.451 ;
; ADDR[5]     ; DATA_IO[5]  ; 7.439 ; 7.387 ; 7.387 ; 7.439 ;
; ADDR[5]     ; DATA_IO[6]  ; 7.523 ; 7.471 ; 7.471 ; 7.523 ;
; ADDR[5]     ; DATA_IO[7]  ; 7.452 ; 7.400 ; 7.400 ; 7.452 ;
; ADDR[5]     ; DATA_IO[8]  ;       ; 7.043 ; 7.043 ;       ;
; ADDR[5]     ; DATA_OE_    ;       ; 6.361 ; 6.361 ;       ;
; ADDR[6]     ; DATA_IO[0]  ; 7.531 ; 7.491 ; 7.491 ; 7.531 ;
; ADDR[6]     ; DATA_IO[1]  ; 7.607 ; 7.567 ; 7.567 ; 7.607 ;
; ADDR[6]     ; DATA_IO[2]  ; 7.418 ; 7.455 ; 7.455 ; 7.418 ;
; ADDR[6]     ; DATA_IO[4]  ; 7.697 ; 7.657 ; 7.657 ; 7.697 ;
; ADDR[6]     ; DATA_IO[5]  ; 7.685 ; 7.645 ; 7.645 ; 7.685 ;
; ADDR[6]     ; DATA_IO[6]  ; 7.769 ; 7.729 ; 7.729 ; 7.769 ;
; ADDR[6]     ; DATA_IO[7]  ; 7.698 ; 7.658 ; 7.658 ; 7.698 ;
; ADDR[6]     ; DATA_IO[8]  ;       ; 7.289 ; 7.289 ;       ;
; ADDR[6]     ; DATA_OE_    ;       ; 6.339 ; 6.339 ;       ;
; DATA_IO[0]  ; PD_PORT[0]  ; 7.588 ;       ;       ; 7.588 ;
; DATA_IO[1]  ; PD_PORT[1]  ; 7.754 ;       ;       ; 7.754 ;
; DATA_IO[2]  ; PD_PORT[2]  ; 7.565 ;       ;       ; 7.565 ;
; DATA_IO[3]  ; PD_PORT[3]  ; 7.687 ;       ;       ; 7.687 ;
; DATA_IO[4]  ; PD_PORT[4]  ; 7.773 ;       ;       ; 7.773 ;
; DATA_IO[5]  ; PD_PORT[5]  ; 7.780 ;       ;       ; 7.780 ;
; DATA_IO[6]  ; PD_PORT[6]  ; 7.899 ;       ;       ; 7.899 ;
; DATA_IO[7]  ; PD_PORT[7]  ; 7.958 ;       ;       ; 7.958 ;
; DATA_IO[16] ; PD_PORT[0]  ; 7.216 ;       ;       ; 7.216 ;
; DATA_IO[17] ; PD_PORT[1]  ; 6.930 ;       ;       ; 6.930 ;
; DATA_IO[18] ; PD_PORT[2]  ; 6.924 ;       ;       ; 6.924 ;
; DATA_IO[19] ; PD_PORT[3]  ; 6.866 ;       ;       ; 6.866 ;
; DATA_IO[20] ; PD_PORT[4]  ; 6.627 ;       ;       ; 6.627 ;
; DATA_IO[21] ; PD_PORT[5]  ; 6.638 ;       ;       ; 6.638 ;
; DATA_IO[22] ; PD_PORT[6]  ; 6.936 ;       ;       ; 6.936 ;
; DATA_IO[23] ; PD_PORT[7]  ; 6.757 ;       ;       ; 6.757 ;
; INTA        ; _INT        ;       ; 3.334 ; 3.334 ;       ;
; PD_PORT[0]  ; DATA_IO[8]  ; 6.868 ;       ;       ; 6.868 ;
; PD_PORT[0]  ; DATA_IO[24] ; 7.144 ;       ;       ; 7.144 ;
; PD_PORT[0]  ; PD_PORT[0]  ; 6.843 ;       ;       ; 6.843 ;
; PD_PORT[1]  ; DATA_IO[9]  ; 6.680 ;       ;       ; 6.680 ;
; PD_PORT[1]  ; DATA_IO[25] ; 6.229 ;       ;       ; 6.229 ;
; PD_PORT[1]  ; PD_PORT[1]  ; 6.537 ;       ;       ; 6.537 ;
; PD_PORT[2]  ; DATA_IO[10] ; 6.916 ;       ;       ; 6.916 ;
; PD_PORT[2]  ; DATA_IO[26] ; 6.703 ;       ;       ; 6.703 ;
; PD_PORT[2]  ; PD_PORT[2]  ; 6.980 ;       ;       ; 6.980 ;
; PD_PORT[3]  ; DATA_IO[11] ; 6.985 ;       ;       ; 6.985 ;
; PD_PORT[3]  ; DATA_IO[27] ; 6.789 ;       ;       ; 6.789 ;
; PD_PORT[3]  ; PD_PORT[3]  ; 6.764 ;       ;       ; 6.764 ;
; PD_PORT[4]  ; DATA_IO[12] ; 7.256 ;       ;       ; 7.256 ;
; PD_PORT[4]  ; DATA_IO[28] ; 7.061 ;       ;       ; 7.061 ;
; PD_PORT[4]  ; PD_PORT[4]  ; 6.839 ;       ;       ; 6.839 ;
; PD_PORT[5]  ; DATA_IO[13] ; 7.131 ;       ;       ; 7.131 ;
; PD_PORT[5]  ; DATA_IO[29] ; 6.750 ;       ;       ; 6.750 ;
; PD_PORT[5]  ; PD_PORT[5]  ; 6.967 ;       ;       ; 6.967 ;
; PD_PORT[6]  ; DATA_IO[14] ; 7.608 ;       ;       ; 7.608 ;
; PD_PORT[6]  ; DATA_IO[30] ; 7.490 ;       ;       ; 7.490 ;
; PD_PORT[6]  ; PD_PORT[6]  ; 7.242 ;       ;       ; 7.242 ;
; PD_PORT[7]  ; DATA_IO[15] ; 7.044 ;       ;       ; 7.044 ;
; PD_PORT[7]  ; DATA_IO[31] ; 6.901 ;       ;       ; 6.901 ;
; PD_PORT[7]  ; PD_PORT[7]  ; 7.009 ;       ;       ; 7.009 ;
; R_W_IO      ; DATA_IO[0]  ; 4.648 ; 6.681 ; 6.681 ; 4.648 ;
; R_W_IO      ; DATA_IO[1]  ; 4.724 ; 6.757 ; 6.757 ; 4.724 ;
; R_W_IO      ; DATA_IO[2]  ; 6.740 ; 4.575 ; 4.575 ; 6.740 ;
; R_W_IO      ; DATA_IO[3]  ; 6.788 ; 6.788 ; 6.788 ; 6.788 ;
; R_W_IO      ; DATA_IO[4]  ; 4.814 ; 6.798 ; 6.798 ; 4.814 ;
; R_W_IO      ; DATA_IO[5]  ; 4.802 ; 6.808 ; 6.808 ; 4.802 ;
; R_W_IO      ; DATA_IO[6]  ; 4.886 ; 6.699 ; 6.699 ; 4.886 ;
; R_W_IO      ; DATA_IO[7]  ; 4.815 ; 6.635 ; 6.635 ; 4.815 ;
; R_W_IO      ; DATA_IO[8]  ; 6.439 ; 6.865 ; 6.865 ; 6.439 ;
; R_W_IO      ; DATA_IO[9]  ; 6.865 ; 6.865 ; 6.865 ; 6.865 ;
; R_W_IO      ; DATA_IO[10] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[11] ; 6.875 ; 6.875 ; 6.875 ; 6.875 ;
; R_W_IO      ; DATA_IO[12] ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; R_W_IO      ; DATA_IO[13] ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; R_W_IO      ; DATA_IO[14] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[15] ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; R_W_IO      ; DATA_IO[16] ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; R_W_IO      ; DATA_IO[17] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[18] ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; R_W_IO      ; DATA_IO[19] ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; R_W_IO      ; DATA_IO[20] ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; R_W_IO      ; DATA_IO[21] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[22] ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; R_W_IO      ; DATA_IO[23] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[24] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[25] ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; R_W_IO      ; DATA_IO[26] ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; R_W_IO      ; DATA_IO[27] ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; R_W_IO      ; DATA_IO[28] ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; R_W_IO      ; DATA_IO[29] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[30] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; DATA_IO[31] ; 6.587 ; 6.587 ; 6.587 ; 6.587 ;
; R_W_IO      ; _LED_RD     ;       ; 6.110 ; 6.110 ;       ;
; R_W_IO      ; _LED_WR     ; 5.990 ;       ;       ; 5.990 ;
; _AS_IO      ; DATA_IO[0]  ; 4.885 ; 4.845 ; 4.845 ; 4.885 ;
; _AS_IO      ; DATA_IO[1]  ; 4.961 ; 4.921 ; 4.921 ; 4.961 ;
; _AS_IO      ; DATA_IO[2]  ; 4.772 ; 4.809 ; 4.809 ; 4.772 ;
; _AS_IO      ; DATA_IO[4]  ; 5.051 ; 5.011 ; 5.011 ; 5.051 ;
; _AS_IO      ; DATA_IO[5]  ; 5.039 ; 4.999 ; 4.999 ; 5.039 ;
; _AS_IO      ; DATA_IO[6]  ; 5.123 ; 5.083 ; 5.083 ; 5.123 ;
; _AS_IO      ; DATA_IO[7]  ; 5.052 ; 5.012 ; 5.012 ; 5.052 ;
; _AS_IO      ; DATA_IO[8]  ;       ; 4.643 ; 4.643 ;       ;
; _AS_IO      ; DATA_OE_    ; 5.547 ; 6.016 ; 6.016 ; 5.547 ;
; _AS_IO      ; _LED_RD     ; 6.828 ;       ;       ; 6.828 ;
; _AS_IO      ; _LED_WR     ; 6.714 ;       ;       ; 6.714 ;
; _BGACK_IO   ; DATA_OE_    ; 5.439 ;       ;       ; 5.439 ;
; _CS         ; DATA_IO[0]  ; 6.687 ; 6.687 ; 6.687 ; 6.687 ;
; _CS         ; DATA_IO[1]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[2]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[3]  ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; _CS         ; DATA_IO[4]  ; 6.705 ; 6.705 ; 6.705 ; 6.705 ;
; _CS         ; DATA_IO[5]  ; 6.715 ; 6.715 ; 6.715 ; 6.715 ;
; _CS         ; DATA_IO[6]  ; 6.606 ; 6.606 ; 6.606 ; 6.606 ;
; _CS         ; DATA_IO[7]  ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; _CS         ; DATA_IO[8]  ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; _CS         ; DATA_IO[9]  ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; _CS         ; DATA_IO[10] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[11] ; 6.782 ; 6.782 ; 6.782 ; 6.782 ;
; _CS         ; DATA_IO[12] ; 6.913 ; 6.913 ; 6.913 ; 6.913 ;
; _CS         ; DATA_IO[13] ; 6.936 ; 6.936 ; 6.936 ; 6.936 ;
; _CS         ; DATA_IO[14] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[15] ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; _CS         ; DATA_IO[16] ; 6.687 ; 6.687 ; 6.687 ; 6.687 ;
; _CS         ; DATA_IO[17] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[18] ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; _CS         ; DATA_IO[19] ; 6.680 ; 6.680 ; 6.680 ; 6.680 ;
; _CS         ; DATA_IO[20] ; 6.759 ; 6.759 ; 6.759 ; 6.759 ;
; _CS         ; DATA_IO[21] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[22] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; _CS         ; DATA_IO[23] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[24] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[25] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; _CS         ; DATA_IO[26] ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; _CS         ; DATA_IO[27] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; _CS         ; DATA_IO[28] ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; _CS         ; DATA_IO[29] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[30] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_IO[31] ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; _CS         ; DATA_OE_    ; 5.158 ; 5.178 ; 5.178 ; 5.158 ;
; _CS         ; _LED_RD     ; 6.804 ;       ;       ; 6.804 ;
; _CS         ; _LED_WR     ; 6.690 ;       ;       ; 6.690 ;
; _DS_IO      ; DATA_IO[0]  ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[1]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[2]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[3]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; _DS_IO      ; DATA_IO[4]  ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; _DS_IO      ; DATA_IO[5]  ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; _DS_IO      ; DATA_IO[6]  ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; _DS_IO      ; DATA_IO[7]  ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; _DS_IO      ; DATA_IO[8]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[9]  ; 6.591 ; 6.591 ; 6.591 ; 6.591 ;
; _DS_IO      ; DATA_IO[10] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[11] ; 6.601 ; 6.601 ; 6.601 ; 6.601 ;
; _DS_IO      ; DATA_IO[12] ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; _DS_IO      ; DATA_IO[13] ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; _DS_IO      ; DATA_IO[14] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[15] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; _DS_IO      ; DATA_IO[16] ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; _DS_IO      ; DATA_IO[17] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[18] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; _DS_IO      ; DATA_IO[19] ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; _DS_IO      ; DATA_IO[20] ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; _DS_IO      ; DATA_IO[21] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[22] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; _DS_IO      ; DATA_IO[23] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[24] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[25] ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; _DS_IO      ; DATA_IO[26] ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; _DS_IO      ; DATA_IO[27] ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; _DS_IO      ; DATA_IO[28] ; 6.089 ; 6.089 ; 6.089 ; 6.089 ;
; _DS_IO      ; DATA_IO[29] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[30] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; _DS_IO      ; DATA_IO[31] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
+-------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk                                        ; 0        ; 0        ; 4        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 6        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0        ; 96       ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 1544     ; 0        ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 57       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; sclk                                        ; 0        ; 0        ; 4        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 6        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0        ; 96       ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 1544     ; 0        ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 57       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0        ; 28       ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 0        ; 7        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[1] ; 0        ; 28       ; 0        ; 0        ;
; u_PLL|APLL_inst|altpll_component|pll|clk[0] ; u_PLL|APLL_inst|altpll_component|pll|clk[2] ; 0        ; 7        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 16    ; 16   ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 925   ; 925  ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 853   ; 853  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:50 2023
Info: Command: quartus_sta RESDMAC -c RESDMAC
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332104): Reading SDC File: 'RESDMAC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datac"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|dataa"
Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.086        -6.086 n/a 
    Info (332119):     9.997         0.000 sclk 
    Info (332119):    18.846         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    38.554         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -28.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.959       -28.959 n/a 
    Info (332119):     0.499         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    28.523         0.000 sclk 
Info (332146): Worst-case recovery slack is 23.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    23.340         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    29.381         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 9.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.146         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
    Info (332119):    14.908         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 18.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.758         0.000 sclk 
    Info (332119):    18.758         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    18.758         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    18.758         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.178        -0.178 n/a 
    Info (332119):    10.446         0.000 sclk 
    Info (332119):    24.821         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    39.516         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -34.842
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -34.842       -34.842 n/a 
    Info (332119):     0.215         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    29.073         0.000 sclk 
Info (332146): Worst-case recovery slack is 25.993
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    25.993         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    31.309         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 8.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.180         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
    Info (332119):    13.400         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 19.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.000         0.000 sclk 
    Info (332119):    19.000         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    19.000         0.000 u_PLL|APLL_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4611 megabytes
    Info: Processing ended: Sun Feb 19 19:15:51 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun Feb 19 19:15:53 2023 ;
; Revision Name                     ; RESDMAC                             ;
; Top-level Entity Name             ; RESDMAC                             ;
; Family                            ; Cyclone II                          ;
; Total Critical Violations         ; 17                                  ;
; - Rule A102                       ; 3                                   ;
; - Rule C101                       ; 14                                  ;
; Total High Violations             ; 79                                  ;
; - Rule A108                       ; 9                                   ;
; - Rule C105                       ; 1                                   ;
; - Rule R101                       ; 9                                   ;
; - Rule S102                       ; 19                                  ;
; - Rule S104                       ; 4                                   ;
; - Rule D101                       ; 37                                  ;
; Total Medium Violations           ; 19                                  ;
; - Rule C103                       ; 10                                  ;
; - Rule C104                       ; 7                                   ;
; - Rule R102                       ; 1                                   ;
; - Rule R105                       ; 1                                   ;
; Total Information only Violations ; 78                                  ;
; - Rule T101                       ; 28                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Rule name                                                                                                                ; Name                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 1 ;                                                                         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0     ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0         ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 2 ;                                                                         ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST              ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~1            ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~0            ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]               ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 3 ;                                                                         ;
;  Structure 3                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL            ;
;  Structure 3                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0      ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; rtl~0                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_term:u_registers_term|REG_DSK_          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK           ;
;  Gated clock destination node(s) list                                                                                    ; SCSI_SM:u_SCSI_SM|nLS2CPU                                               ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|A1                                                ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|FLUSHFIFO                                         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_              ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FF                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|INT_P             ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FE                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|INT_F             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; INCNO                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                   ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; INCNI                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]                    ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]                    ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]                    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][26]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][26]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][18]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][18]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][10]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][10]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][2]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][2]                                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR              ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]         ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]         ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                          ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                              ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                ;                                                                                  ;
;  Latch 1                                                                                                              ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1                  ;
; Rule A108: Design should not contain latches - Latch 2                                                                ;                                                                                  ;
;  Latch 2                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9         ;
; Rule A108: Design should not contain latches - Latch 3                                                                ;                                                                                  ;
;  Latch 3                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17        ;
; Rule A108: Design should not contain latches - Latch 4                                                                ;                                                                                  ;
;  Latch 4                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1         ;
; Rule A108: Design should not contain latches - Latch 5                                                                ;                                                                                  ;
;  Latch 5                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13        ;
; Rule A108: Design should not contain latches - Latch 6                                                                ;                                                                                  ;
;  Latch 6                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21        ;
; Rule A108: Design should not contain latches - Latch 7                                                                ;                                                                                  ;
;  Latch 7                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25        ;
; Rule A108: Design should not contain latches - Latch 8                                                                ;                                                                                  ;
;  Latch 8                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29        ;
; Rule A108: Design should not contain latches - Latch 9                                                                ;                                                                                  ;
;  Latch 9                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5         ;
; Rule C105: Clock signal should be a global signal                                                                     ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_term:u_registers_term|REG_DSK_                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                       ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; SCSI_SM:u_SCSI_SM|RDRST_~0                                                       ;
;  Reset signal destination node(s) list                                                                                ; SCSI_SM:u_SCSI_SM|RDFIFO_o                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0               ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; SCSI_SM:u_SCSI_SM|RIRST_~0                                                       ;
;  Reset signal destination node(s) list                                                                                ; SCSI_SM:u_SCSI_SM|RIFIFO_o                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|CLR_FLUSHFIFO~0                                            ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|FLUSHFIFO                                                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0               ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0                  ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                 ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Synchronous and reset port source node(s) list                                                                       ; _RST                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CCPUREQ                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "SCLK"                                                                                ; AS_O_                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[0]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6           ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|BGRANT_                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BGACK                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|nCYCLEDONE                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BGACK                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9           ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|A1                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"                                  ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                                ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|DIEH                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCNO                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"                                  ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                                ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|DIEH                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCNO                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15          ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|FLUSHFIFO                                                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|F2CPUH                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|F2CPUL                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|SIZE1                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17          ;                                                                                  ;
;  Source node(s) from clock "ADDR[2]"                                                                                  ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "SCLK"                                                                                ; LHW                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "SCLK"                                                                                ; DS_O_                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][9]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PLLW                                                             ;
;  Destination node(s) from clock "SCLK"                                                                                ; LLW                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][1]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]                 ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][10]                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][2]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]                 ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][12]                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][4]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][0]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][8]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31          ;                                                                                  ;
;  Structure 31                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32          ;                                                                                  ;
;  Structure 32                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33          ;                                                                                  ;
;  Structure 33                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34          ;                                                                                  ;
;  Structure 34                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35          ;                                                                                  ;
;  Structure 35                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36          ;                                                                                  ;
;  Structure 36                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37          ;                                                                                  ;
;  Structure 37                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]                 ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule name                                                                                                                 ; Name                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; rtl~0                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_term:u_registers_term|REG_DSK_                   ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK                    ;
;  Gated clock destination node(s) list                                                                                     ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|A1                                                         ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|FLUSHFIFO                                                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                       ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; INCNO                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                            ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; INCNI                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]                             ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                       ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]                  ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; SCSI_SM:u_SCSI_SM|INCBO_o                                                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]               ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]               ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]                ;
;  Non-clock ports destination node(s) list                                                                                 ; AS_O_                                                                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|DECFIFO                                                          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]                      ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                       ;
;  Non-clock ports destination node(s) list                                                                                 ; SCSI_SM:u_SCSI_SM|RDRST_~0                                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0               ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~43                ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~27                ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                 ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~17                 ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]~1              ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~29                ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|A1                                                         ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
;  Non-clock ports destination node(s) list                                                                                 ; SCSI_SM:u_SCSI_SM|RIRST_~0                                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0              ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                       ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7                  ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                     ; _RST                                                                             ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]                      ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]                      ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                                       ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|A1                                                         ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                            ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                            ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized ; SCSI_SM:u_SCSI_SM|CRESET_                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[0]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[1]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|DECFIFO                                                          ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CCPUREQ                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|BGRANT_                                                          ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|nCYCLEDONE                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                       ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+
; Rule name                                                            ; Name                                                             ; Fan-Out ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[0]                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[4]                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[1]                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|STATE[3]                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|CRESET_                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; _RST                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|S2CPU_o                                        ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[2]                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[3]                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]            ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]            ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~4                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|S2F_o                                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~7                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~5                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~6                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~0                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~3                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~1                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~2                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|PAS~clkctrl                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]            ; 99      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]            ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|S2CPU_o                                        ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[3]                                         ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|S2F_o                                          ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl  ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[1]                                         ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[4]                                         ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|CRESET_                                        ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; _RST                                                             ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]            ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~2                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3 ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[0]                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~1                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[2]                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~3                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~4                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~7                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|PAS~clkctrl                                      ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~0                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~5                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~6                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[3]                                       ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[1]                                       ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[4]                                       ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|nLS2CPU                                        ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[2]                                       ; 25      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; _STERM                                                           ; 23      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|CPU2S_o                                        ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[0]                                       ; 18      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; DS_O_                                                            ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|BRIDGEIN                                         ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|bDIEL                                        ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                        ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs (tri-state) ; _AS_IO~0                                                         ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~1      ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|DIEH                                             ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|F2CPUH                                           ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2  ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs (tri-state) ; R_W_IO~0                                                         ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                       ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|F2CPUL                                           ; 13      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|F2S_o                                          ; 13      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                       ; 12      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL     ; 12      ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:52 2023
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332104): Reading SDC File: 'RESDMAC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datac"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|dataa"
Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.
Critical Warning (308033): (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 3 combinational loops related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL"
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 14 node(s) related to this rule.
    Critical Warning (308012): Node  "rtl~0"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
    Critical Warning (308012): Node  "INCNO"
    Critical Warning (308012): Node  "INCNI"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK"
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 9 latch(es) related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5"
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 9 node(s) related to this rule.
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|CYCLE_END~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|RDRST_~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|RIRST_~0"
    Critical Warning (308012): Node  "registers:u_registers|CLR_FLUSHFIFO~0"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 19 node(s) related to this rule.
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]"
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|FE"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated"
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|INT_P"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|INT_F"
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 37 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CCPUREQ"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PAS"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|nLS2CPU"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CDSACK_"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|BGRANT_"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|nCYCLEDONE"
    Critical Warning (308012): Node  "registers:u_registers|A1"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|INCFIFO"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|FLUSHFIFO"
    Critical Warning (308012): Node  "registers:u_registers|FLUSHFIFO"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DMAENA"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PLHW"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CDREQ_"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PDS"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PLLW"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 10 node(s) related to this rule.
    Warning (308010): Node  "rtl~0"
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
    Warning (308010): Node  "INCNO"
    Warning (308010): Node  "INCNI"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR"
    Warning (308010): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 7 nodes related to this rule.
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|INCBO_o"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|PAS"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|DECFIFO"
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|INCFIFO"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "_RST"
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out.
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[0]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[4]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[1]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
    Info (308011): Node  "_RST"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[2]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[3]"
    Info (308011): Node  "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~4"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2F_o"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|Decoder0~7"
    Info (308011): Node  "fifo:int_fifo|Decoder0~5"
    Info (308011): Node  "fifo:int_fifo|Decoder0~6"
    Info (308011): Node  "fifo:int_fifo|Decoder0~0"
    Info (308011): Node  "fifo:int_fifo|Decoder0~3"
    Info (308011): Node  "fifo:int_fifo|Decoder0~1"
    Info (308011): Node  "fifo:int_fifo|Decoder0~2"
    Info (308011): Node  "CPU_SM:u_CPU_SM|PAS~clkctrl"
    Info (308011): Node  "datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl"
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2F_o"
    Info (308011): Node  "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[1]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[4]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
    Info (308011): Node  "_RST"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~2"
    Info (308011): Node  "datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[0]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~1"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[2]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~3"
    Info (308011): Node  "fifo:int_fifo|Decoder0~4"
    Info (308011): Node  "fifo:int_fifo|Decoder0~7"
    Info (308011): Node  "CPU_SM:u_CPU_SM|PAS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|Decoder0~0"
    Info (308011): Node  "fifo:int_fifo|Decoder0~5"
    Info (308011): Node  "fifo:int_fifo|Decoder0~6"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[1]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[4]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 115 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Sun Feb 19 19:15:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun Feb 19 19:15:54 2023 ;
; Revision Name             ; RESDMAC                               ;
; Top-level Entity Name     ; RESDMAC                               ;
; Family                    ; Cyclone II                            ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Simulation Generated Files                                                      ;
+---------------------------------------------------------------------------------+
; Generated Files                                                                 ;
+---------------------------------------------------------------------------------+
; C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/RESDMAC.vo         ;
; C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/RESDMAC_fast.vo    ;
; C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/RESDMAC_v.sdo      ;
; C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/RESDMAC_v_fast.sdo ;
+---------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:53 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
Info (204026): Generated files "RESDMAC.vo", "RESDMAC_fast.vo", "RESDMAC_v.sdo" and "RESDMAC_v_fast.sdo" in directory "C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4554 megabytes
    Info: Processing ended: Sun Feb 19 19:15:54 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


