
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121450                       # Number of seconds simulated
sim_ticks                                121449933500                       # Number of ticks simulated
final_tick                               2078457404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109511                       # Simulator instruction rate (inst/s)
host_op_rate                                   212700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              133000872                       # Simulator tick rate (ticks/s)
host_mem_usage                                2269216                       # Number of bytes of host memory used
host_seconds                                   913.15                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     194227643                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst          14240960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99866752                       # Number of bytes read from this memory
system.physmem.bytes_read::total            114107712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     14240960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        14240960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5196224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5196224                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             222515                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1560418                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1782933                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           81191                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                81191                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            117257866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            822287416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               939545282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       117257866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          117257866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42784906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42784906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42784906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           117257866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           822287416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              982330188                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1779919                       # number of replacements
system.l2.tagsinuse                       4070.915839                       # Cycle average of tags in use
system.l2.total_refs                          1586239                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1784015                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.889140                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1957823206000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           145.226673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             609.472312                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3316.216854                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035456                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.148797                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.809623                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.993876                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               780000                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               530620                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1310620                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           325391                       # number of Writeback hits
system.l2.Writeback_hits::total                325391                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data               461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  461                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              68118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68118                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                780000                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                598738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1378738                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               780000                       # number of overall hits
system.l2.overall_hits::cpu.data               598738                       # number of overall hits
system.l2.overall_hits::total                 1378738                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             222533                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1511729                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1734262                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                287                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            48713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48713                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              222533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1560442                       # number of demand (read+write) misses
system.l2.demand_misses::total                1782975                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             222533                       # number of overall misses
system.l2.overall_misses::cpu.data            1560442                       # number of overall misses
system.l2.overall_misses::total               1782975                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  11828661000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  80435785995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     92264446995                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data      1202500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1202500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2612434500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2612434500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   11828661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   83048220495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94876881495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  11828661000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  83048220495                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94876881495                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1002533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2042349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3044882                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       325391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            325391                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           748                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              748                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         116831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            116831                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1002533                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2159180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3161713                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1002533                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2159180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3161713                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.221971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.740191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.569566                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.383690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.383690                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.416953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416953                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.221971                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.722701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563927                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.221971                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.722701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563927                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53154.637739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53207.807745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53200.985200                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data  4189.895470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4189.895470                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53629.103114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53629.103114                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53154.637739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53220.959507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53212.681891                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53154.637739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53220.959507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53212.681891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                81191                       # number of writebacks
system.l2.writebacks::total                     81191                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst              18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 18                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst        222515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1511729                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1734244                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           287                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        48713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48713                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         222515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1560442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1782957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        222515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1560442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1782957                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   9111107500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  62047822995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  71158930495                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     11480000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11480000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2019736000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2019736000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   9111107500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  64067558995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73178666495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   9111107500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  64067558995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73178666495                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.221953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.740191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.569560                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.383690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.383690                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.416953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416953                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.221953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.722701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.221953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.722701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.563921                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40946.037346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41044.276451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41031.671723                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41461.950609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41461.950609                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40946.037346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41057.315168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41043.427573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40946.037346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41057.315168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41043.427573                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                30503075                       # Number of BP lookups
system.cpu.branchPred.condPredicted          30503075                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1934272                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23758076                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16826793                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.825571                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                        242899957                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           38901243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      124783260                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    30503075                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16826793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      68078991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                10261690                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               59203764                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 5171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         40353                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          441                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  19380790                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                480353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          174548923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.369769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.823385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                107518136     61.60%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5381058      3.08%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3135126      1.80%     66.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6618060      3.79%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 51896543     29.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            174548923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125579                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.513723                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 42387570                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              57794167                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  64528050                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1520166                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8318960                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              235468351                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                     1                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                8318960                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 44916739                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                52900383                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  62892869                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5519798                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              231783830                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               3868875                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                497346                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           273996818                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             583135700                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        583119926                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15774                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232625254                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 41371503                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10895861                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             34620943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12252756                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1190782                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            34026                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  224284402                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8556                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 211934823                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4082076                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        29029333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     43628383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5465                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     174548923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.214186                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.394930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87813826     50.31%     50.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18023066     10.33%     60.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23054891     13.21%     73.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34826585     19.95%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10830555      6.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       174548923                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5120454    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            827784      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             166687861     78.65%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2352      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33128567     15.63%     94.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11288259      5.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              211934823                       # Type of FU issued
system.cpu.iq.rate                           0.872519                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5120454                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          607614992                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         253311069                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    209367294                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14104                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          485                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              216224440                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3053                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4397797                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4364961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4815                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2890                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2127166                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          627                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8318960                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  386496                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6197                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           224292958                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             82937                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              34620943                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12252756                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                439                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1047                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2890                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1424347                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       629206                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2053553                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             210355126                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32783631                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1579696                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43673863                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26029874                       # Number of branches executed
system.cpu.iew.exec_stores                   10890232                       # Number of stores executed
system.cpu.iew.exec_rate                     0.866015                       # Inst execution rate
system.cpu.iew.wb_sent                      209604965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     209367779                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 147753701                       # num instructions producing a value
system.cpu.iew.wb_consumers                 230747255                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.861951                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640327                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        30065379                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3091                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1938557                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    166229963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.168427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.652936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    102530370     61.68%     61.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12507606      7.52%     69.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5435025      3.27%     72.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12177861      7.33%     79.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     33579101     20.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    166229963                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              194227643                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40381567                       # Number of memory references committed
system.cpu.commit.loads                      30255977                       # Number of loads committed
system.cpu.commit.membars                        3080                       # Number of memory barriers committed
system.cpu.commit.branches                   24815445                       # Number of branches committed
system.cpu.commit.fp_insts                        252                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 193648264                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              33579101                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    356943884                       # The number of ROB reads
system.cpu.rob.rob_writes                   456922258                       # The number of ROB writes
system.cpu.timesIdled                         1502936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        68351034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     194227643                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               2.429000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.429000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.411692                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.411692                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                428607901                       # number of integer regfile reads
system.cpu.int_regfile_writes               249627248                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       378                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      453                       # number of floating regfile writes
system.cpu.misc_regfile_reads                94313209                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                1002732                       # number of replacements
system.cpu.icache.tagsinuse                510.797493                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18321111                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1003244                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  18.261869                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           1957688093000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     510.797493                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.997651                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997651                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18321111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18321111                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18321111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18321111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18321111                       # number of overall hits
system.cpu.icache.overall_hits::total        18321111                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1059679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1059679                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1059679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1059679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1059679                       # number of overall misses
system.cpu.icache.overall_misses::total       1059679                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23827241986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23827241986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23827241986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23827241986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23827241986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23827241986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     19380790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19380790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     19380790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19380790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     19380790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19380790                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.054677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.054677                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.054677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.054677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.054677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.054677                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22485.339415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22485.339415                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22485.339415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22485.339415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22485.339415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22485.339415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13636                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               658                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.723404                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        56068                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        56068                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        56068                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        56068                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        56068                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        56068                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1003611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1003611                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1003611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1003611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1003611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1003611                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  20664536487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20664536487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  20664536487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20664536487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  20664536487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20664536487                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.051784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.051784                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051784                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.051784                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051784                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20590.185328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20590.185328                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20590.185328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20590.185328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20590.185328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20590.185328                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2158667                       # number of replacements
system.cpu.dcache.tagsinuse                511.913352                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34964613                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2159179                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  16.193476                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1957103387000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.913352                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999831                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999831                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24949303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24949303                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10014495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10014495                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34963798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34963798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34963798                       # number of overall hits
system.cpu.dcache.overall_hits::total        34963798                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3386998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3386998                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       117853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       117853                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3504851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3504851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3504851                       # number of overall misses
system.cpu.dcache.overall_misses::total       3504851                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 150051709000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150051709000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3677862000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3677862000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 153729571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 153729571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 153729571000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 153729571000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28336301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28336301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     38468649                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38468649                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     38468649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38468649                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.119529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.119529                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.091109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.091109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.091109                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44302.272691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44302.272691                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31207.198799                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31207.198799                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43861.941920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43861.941920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43861.941920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43861.941920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1319433                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27163                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.574642                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       325391                       # number of writebacks
system.cpu.dcache.writebacks::total            325391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1344645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1344645                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1344923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1344923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1344923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1344923                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2042353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2042353                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       117575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       117575                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2159928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2159928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2159928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2159928                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  87835307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87835307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3436667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3436667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  91271975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91271975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  91271975000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91271975000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.072075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.056148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.056148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056148                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43006.917756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43006.917756                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29229.576866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29229.576866                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42256.952547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42256.952547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42256.952547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42256.952547                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
