// Seed: 4004897927
module module_0 (
    input tri void id_0,
    output tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    output uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7
);
  assign id_5 = 1;
endmodule
module module_1 (
    inout wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    output wand id_8,
    input supply0 id_9,
    output tri1 id_10,
    input tri id_11
);
  id_13(
      id_6 | {1, id_7, id_2}, 1
  ); module_0(
      id_11, id_5, id_6, id_5, id_8, id_8, id_9, id_9
  );
endmodule
