CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/home/david/Xilinx/ISE13.2/ISE_DS/ISE/coregen/' [reloaded]
INFO:sim - Generating component instance 'b' of 'xilinx.com:ip:blk_mem_gen:6.2'
   from
   '/home/david/Xilinx/ISE13.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/i
   p/blk_mem_gen_v6_2/component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'b' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'b'...
WARNING:sim - A core named 'b' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'b'...
Delivering associated files for 'b'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'b'...
Generating implementation netlist for 'b'...
INFO:sim - Pre-processing HDL files for 'b'...
Running synthesis for 'b'
Writing VEO instantiation template for 'b'...
Writing Verilog behavioral simulation model for 'b'...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'b'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'b'.
