{ "details" : [
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P1",
   "file": "ram_master_verify_full_res.vhd",
   "line": 224,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P2",
   "file": "ram_master_verify_full_res.vhd",
   "line": 286,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P3",
   "file": "ram_master_verify_full_res.vhd",
   "line": 287,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P4",
   "file": "ram_master_verify_full_res.vhd",
   "line": 288,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P5",
   "file": "ram_master_verify_full_res.vhd",
   "line": 289,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P6",
   "file": "ram_master_verify_full_res.vhd",
   "line": 314,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P7",
   "file": "ram_master_verify_full_res.vhd",
   "line": 315,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P8",
   "file": "ram_master_verify_full_res.vhd",
   "line": 316,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"},
 { "directive": "assertion",
   "name": ".ram_master_full_res_tb(rtl).verify_ram_master@ram_master_verify_full_res(rtl).P9",
   "file": "ram_master_verify_full_res.vhd",
   "line": 317,
   "finished-count": 0,
   "started-count": 380624,
   "status": "passed"}],
 "summary" : {
  "assert": 9,
  "assert-failure": 0,
  "assert-pass": 9,
  "assume": 0,
  "assume-failure": 0,
  "assume-pass": 0,
  "cover": 0,
  "cover-failure": 0,
  "cover-pass": 0}
}
