v 4
file . "testbench.vhdl" "87ba38a4ec53a9b5f1fee8233f60eb49485e0be1" "20240210134647.382":
  entity fsmtb_lcm at 1( 0) + 0 on 33;
  architecture behavior of fsmtb_lcm at 7( 83) + 0 on 34;
file . "code.vhdl" "5810bee344096bbcb233dfd49d33babfe11b3c41" "20240210134647.372":
  entity fsm_lcm at 1( 0) + 0 on 31;
  architecture behavior of fsm_lcm at 10( 159) + 0 on 32;
