{"vcs1":{"timestamp_begin":1732119847.322160313, "rt":2.84, "ut":1.69, "st":0.34}}
{"vcselab":{"timestamp_begin":1732119850.241871744, "rt":1.72, "ut":0.30, "st":0.05}}
{"link":{"timestamp_begin":1732119852.029255991, "rt":0.31, "ut":0.22, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732119846.777081629}
{"VCS_COMP_START_TIME": 1732119846.777081629}
{"VCS_COMP_END_TIME": 1732119881.031428803}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 365704}}
{"stitch_vcselab": {"peak_mem": 242204}}
