**************************************************
Timing Summary for the benchmarks/histogramIf example
The clk period constraint applied during synthesis is 4ns
The slack is -4.573ns
The actual clk period (CP) is 8.573ns
The cycles count from simulation is 5007
The total execution time is 42925.011ns
 
**************************************************
Area Summary for the benchmarks/histogramIf example
The LUTs count is  18813 
The FFs count is  4290 
The DSPs count is  0 
