# MG-Verilog (Multi-Grained-Verilog)

## 📊 Benchmark Details

**Name**: MG-Verilog (Multi-Grained-Verilog)

**Overview**: The MG-Verilog dataset features hardware descriptions at different levels of detail and their corresponding Verilog code samples for enhancing the performance of LLMs in hardware design tasks.

**Data Type**: code-description pairs

**Domains**:
- Natural Language Processing
- Computer Vision

**Languages**:
- English

**Resources**:
- [GitHub Repository](https://github.com/luke-avionics/mg-verilog)

## 🎯 Purpose and Intended Users

**Goal**: To improve LLM-assisted hardware design processes through a diverse dataset that enables effective fine-tuning and in-context learning.

**Target Audience**:
- ML Researchers
- Hardware Developers

**Tasks**:
- Verilog Code Generation

**Limitations**: N/A

## 💾 Data

**Source**: Collectively sourced from open-source repositories and processed for correctness.

**Size**: 11,000 code samples

**Format**: HuggingFace Datasets format

**Annotation**: Descriptions generated by leveraging LLMs for accurate code-summary alignment.

## 🔬 Methodology

**Methods**:
- Fine-tuning
- Evaluation metrics

**Metrics**:
- Pass@1
- Pass@5
- Pass@10

**Calculation**: Metrics calculated from the results of generating RTL designs based on evaluation settings.

**Interpretation**: Higher pass rates indicate better performance of the generated designs.

**Baseline Results**: N/A

**Validation**: Extensive experiments validate the model's improved performance against other datasets.

## ⚠️ Targeted Risks

**Risk Categories**:
- Accuracy
- Data Laws

**Atlas Risks**:
- **Accuracy**: Unrepresentative data, Poor model accuracy
- **Data Laws**: Data usage restrictions

**Demographic Analysis**: N/A

**Potential Harm**: N/A

## 🔒 Ethical and Legal Considerations

**Privacy And Anonymity**: Not Applicable

**Data Licensing**: Not Applicable

**Consent Procedures**: Not Applicable

**Compliance With Regulations**: Not Applicable
