# Benchmark "depth_split" written by ABC on Sun Apr 21 23:03:34 2013
.model depth_split
.inputs top^we top^addr~0 top^addr~1 top^addr~2 top^addr~3 top^addr~4 \
 top^addr~5 top^addr~6 top^addr~7 top^addr~8 top^addr~9 top^addr~10 \
 top^datain~0 top^datain~1 top^clk
.outputs top^dataout~0 top^dataout~1

.latch        n40 top.single_port_ram+new_ram__S^FF_NODE~4  0
.latch        n44 top.single_port_ram+new_ram__S__S^FF_NODE~12  0
.latch        n48 top.single_port_ram+new_ram__H__S^FF_NODE~20  0


.subckt single_port_ram clk=top^clk data=top^datain~0 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__H__H^LOGICAL_AND~19^LOGICAL_AND~29 out=top.single_port_ram+new_ram__H__H-0^out
.subckt single_port_ram clk=top^clk data=top^datain~1 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__H__H^LOGICAL_AND~19^LOGICAL_AND~29 out=top.single_port_ram+new_ram__H__H-1^out
.subckt single_port_ram clk=top^clk data=top^datain~0 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__H__S^LOGICAL_AND~17^LOGICAL_AND~34 out=top.single_port_ram+new_ram__H__S-0^out
.subckt single_port_ram clk=top^clk data=top^datain~1 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__H__S^LOGICAL_AND~17^LOGICAL_AND~34 out=top.single_port_ram+new_ram__H__S-1^out
.subckt single_port_ram clk=top^clk data=top^datain~0 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__S__H^LOGICAL_AND~11^LOGICAL_AND~46 out=top.single_port_ram+new_ram__S__H-0^out
.subckt single_port_ram clk=top^clk data=top^datain~1 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__S__H^LOGICAL_AND~11^LOGICAL_AND~46 out=top.single_port_ram+new_ram__S__H-1^out
.subckt single_port_ram clk=top^clk data=top^datain~0 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__S__S^LOGICAL_AND~9^LOGICAL_AND~51 out=top.single_port_ram+new_ram__S__S-0^out
.subckt single_port_ram clk=top^clk data=top^datain~1 addr~0=top^addr~2 addr~1=top^addr~3 addr~2=top^addr~4 addr~3=top^addr~5 addr~4=top^addr~6 addr~5=top^addr~7 addr~6=top^addr~8 addr~7=top^addr~9 addr~8=top^addr~10 we=top.single_port_ram+new_ram__S__S^LOGICAL_AND~9^LOGICAL_AND~51 out=top.single_port_ram+new_ram__S__S-1^out

.names top^addr~0 top^we n54
01 1
.names top^addr~1 n54 \
 top.single_port_ram+new_ram__H__H^LOGICAL_AND~19^LOGICAL_AND~29
01 1
.names top.single_port_ram+new_ram__H__S^FF_NODE~20 \
 top.single_port_ram+new_ram__H__H-0^out \
 top.single_port_ram+new_ram__H__S-0^out n57
0-1 1
11- 1
.names top.single_port_ram+new_ram__S^FF_NODE~4 n57 n67 top^dataout~0
0-1 1
11- 1
.names top.single_port_ram+new_ram__H__S^FF_NODE~20 \
 top.single_port_ram+new_ram__H__H-1^out \
 top.single_port_ram+new_ram__H__S-1^out n59
0-1 1
11- 1
.names top.single_port_ram+new_ram__S^FF_NODE~4 n59 n68 top^dataout~1
0-1 1
11- 1
.names top^addr~1 n54 \
 top.single_port_ram+new_ram__H__S^LOGICAL_AND~17^LOGICAL_AND~34
11 1
.names top^addr~0 top^we n64
11 1
.names top^addr~1 n64 \
 top.single_port_ram+new_ram__S__H^LOGICAL_AND~11^LOGICAL_AND~46
01 1
.names top.single_port_ram+new_ram__S__S^FF_NODE~12 \
 top.single_port_ram+new_ram__S__H-0^out \
 top.single_port_ram+new_ram__S__S-0^out n67
0-1 1
11- 1
.names top.single_port_ram+new_ram__S__S^FF_NODE~12 \
 top.single_port_ram+new_ram__S__H-1^out \
 top.single_port_ram+new_ram__S__S-1^out n68
0-1 1
11- 1
.names top^addr~1 n64 \
 top.single_port_ram+new_ram__S__S^LOGICAL_AND~9^LOGICAL_AND~51
11 1
.names top^addr~0 n40
1 1
.names top^addr~1 n44
1 1
.names top^addr~1 n48
1 1
.end


.model single_port_ram
.inputs clk data addr~0 addr~1 addr~2 addr~3 addr~4 addr~5 addr~6 addr~7 \
 addr~8 we
.outputs out
.blackbox
.end
