

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr  9 23:32:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    318|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|      74|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      74|    339|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_33_fu_64_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_37_fu_94_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_136_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_45_fu_227_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_213_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_122_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_246_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_154_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_264_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_172_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_38_fu_78_p3         |  select  |      0|  0|  18|           1|          17|
    |p_Val2_39_fu_108_p3        |  select  |      0|  0|  18|           1|          17|
    |p_Val2_42_fu_194_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_13_fu_270_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_178_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_13_fu_278_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_186_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_13_fu_258_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_30_fu_160_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_31_fu_252_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_166_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_240_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_148_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 318|         128|         266|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |ap_port_reg_x_12_V  |  17|   0|   17|          0|
    |p_Val2_38_reg_294   |  18|   0|   18|          0|
    |p_Val2_39_reg_300   |  18|   0|   18|          0|
    |p_Val2_42_reg_306   |  18|   0|   18|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  74|   0|   74|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_start   |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_done    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_idle    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ready   | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return  | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_8_V      |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V      |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_10_V     |  in |   17|   ap_none  |                                  x_10_V                                 |    pointer   |
|x_11_V     |  in |   17|   ap_none  |                                  x_11_V                                 |    pointer   |
|x_12_V     |  in |   17|   ap_none  |                                  x_12_V                                 |    pointer   |
+-----------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = zext i17 %x_8_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'zext' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_29 = zext i17 %x_9_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'zext' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.10ns)   --->   "%p_Val2_33 = add i18 %p_Val2_29, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'add' 'p_Val2_33' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "%p_Val2_38 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_33" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'select' 'p_Val2_38' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_10_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_10_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_10_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_35 = zext i17 %x_10_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'zext' 'p_Val2_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_11_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_11_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_36 = zext i17 %x_11_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'zext' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.10ns)   --->   "%p_Val2_37 = add i18 %p_Val2_36, %p_Val2_35" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'add' 'p_Val2_37' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_37, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%p_Val2_39 = select i1 %p_Result_23, i18 131071, i18 %p_Val2_37" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'select' 'p_Val2_39' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_38 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_39 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.13ns)   --->   "%p_Val2_41 = add i18 %p_Val2_39, %p_Val2_38" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'add' 'p_Val2_41' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_25, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_24, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%xor_ln340_30 = xor i1 %p_Result_24, %p_Result_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%xor_ln340 = xor i1 %p_Result_24, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%or_ln340 = or i1 %p_Result_25, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_42)   --->   "%select_ln340 = select i1 %xor_ln340_30, i18 131071, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_42 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'select' 'p_Val2_42' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%x_12_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_12_V)" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'read' 'x_12_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_43 = zext i17 %x_12_V_read to i18" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'zext' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i18 %p_Val2_42 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i17 %x_12_V_read to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.13ns)   --->   "%ret_V_2 = add nsw i19 %rhs_V_2, %lhs_V_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'add' 'ret_V_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.13ns)   --->   "%p_Val2_45 = add i18 %p_Val2_42, %p_Val2_43" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'add' 'p_Val2_45' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_45, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %p_Result_27, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%underflow_2 = and i1 %p_Result_26, %xor_ln786_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_31 = xor i1 %p_Result_26, %p_Result_27" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_13 = xor i1 %p_Result_26, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_15 = or i1 %p_Result_27, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln340_13 = select i1 %xor_ln340_31, i18 131071, i18 %p_Val2_45" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_45" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_15, i18 %select_ln340_13, i18 %select_ln388_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "ret i18 %select_ln340_33" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_8_V_read      (read     ) [ 0000]
p_Val2_s        (zext     ) [ 0000]
x_9_V_read      (read     ) [ 0000]
p_Val2_29       (zext     ) [ 0000]
p_Val2_33       (add      ) [ 0000]
p_Result_s      (bitselect) [ 0000]
p_Val2_38       (select   ) [ 0010]
x_10_V_read     (read     ) [ 0000]
p_Val2_35       (zext     ) [ 0000]
x_11_V_read     (read     ) [ 0000]
p_Val2_36       (zext     ) [ 0000]
p_Val2_37       (add      ) [ 0000]
p_Result_23     (bitselect) [ 0000]
p_Val2_39       (select   ) [ 0010]
lhs_V           (sext     ) [ 0000]
rhs_V           (sext     ) [ 0000]
ret_V           (add      ) [ 0000]
p_Result_24     (bitselect) [ 0000]
p_Val2_41       (add      ) [ 0000]
p_Result_25     (bitselect) [ 0000]
xor_ln786       (xor      ) [ 0000]
underflow       (and      ) [ 0000]
xor_ln340_30    (xor      ) [ 0000]
xor_ln340       (xor      ) [ 0000]
or_ln340        (or       ) [ 0000]
select_ln340    (select   ) [ 0000]
select_ln388    (select   ) [ 0000]
p_Val2_42       (select   ) [ 0001]
x_12_V_read     (read     ) [ 0000]
p_Val2_43       (zext     ) [ 0000]
lhs_V_2         (sext     ) [ 0000]
rhs_V_2         (zext     ) [ 0000]
ret_V_2         (add      ) [ 0000]
p_Result_26     (bitselect) [ 0000]
p_Val2_45       (add      ) [ 0000]
p_Result_27     (bitselect) [ 0000]
xor_ln786_13    (xor      ) [ 0000]
underflow_2     (and      ) [ 0000]
xor_ln340_31    (xor      ) [ 0000]
xor_ln340_13    (xor      ) [ 0000]
or_ln340_15     (or       ) [ 0000]
select_ln340_13 (select   ) [ 0000]
select_ln388_13 (select   ) [ 0000]
select_ln340_33 (select   ) [ 0000]
ret_ln45        (ret      ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_8_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_9_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_10_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_11_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_12_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_8_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="17" slack="0"/>
<pin id="28" dir="0" index="1" bw="17" slack="0"/>
<pin id="29" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="x_9_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="17" slack="0"/>
<pin id="34" dir="0" index="1" bw="17" slack="0"/>
<pin id="35" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="x_10_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="17" slack="0"/>
<pin id="40" dir="0" index="1" bw="17" slack="0"/>
<pin id="41" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_11_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="17" slack="0"/>
<pin id="46" dir="0" index="1" bw="17" slack="0"/>
<pin id="47" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_12_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_V_read/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_Val2_s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_Val2_29_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_29/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Val2_33_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="17" slack="0"/>
<pin id="66" dir="0" index="1" bw="17" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Result_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="18" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_38_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="0" index="2" bw="18" slack="0"/>
<pin id="82" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_38/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_35_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_35/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_36_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_36/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_37_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Result_23_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_39_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="0" index="2" bw="18" slack="0"/>
<pin id="112" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_39/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lhs_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="1"/>
<pin id="118" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="rhs_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="1"/>
<pin id="121" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ret_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="0"/>
<pin id="124" dir="0" index="1" bw="18" slack="0"/>
<pin id="125" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Result_24_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="19" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_41_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="1"/>
<pin id="138" dir="0" index="1" bw="18" slack="1"/>
<pin id="139" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_41/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_25_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="18" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xor_ln786_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="underflow_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="xor_ln340_30_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_30/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln340_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln340_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln340_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="0"/>
<pin id="181" dir="0" index="2" bw="18" slack="0"/>
<pin id="182" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln388_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="18" slack="0"/>
<pin id="189" dir="0" index="2" bw="18" slack="0"/>
<pin id="190" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Val2_42_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="18" slack="0"/>
<pin id="197" dir="0" index="2" bw="18" slack="0"/>
<pin id="198" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_42/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_43_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_43/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lhs_V_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="1"/>
<pin id="208" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="rhs_V_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ret_V_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="17" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_26_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="19" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Val2_45_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="1"/>
<pin id="229" dir="0" index="1" bw="17" slack="0"/>
<pin id="230" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_45/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_27_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="18" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln786_13_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_13/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="underflow_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln340_31_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_31/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln340_13_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_13/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln340_15_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln340_13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="0"/>
<pin id="273" dir="0" index="2" bw="18" slack="0"/>
<pin id="274" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_13/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln388_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="18" slack="0"/>
<pin id="281" dir="0" index="2" bw="18" slack="0"/>
<pin id="282" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_13/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln340_33_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="18" slack="0"/>
<pin id="289" dir="0" index="2" bw="18" slack="0"/>
<pin id="290" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_33/3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_Val2_38_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="1"/>
<pin id="296" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_Val2_39_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="1"/>
<pin id="302" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_Val2_42_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="18" slack="1"/>
<pin id="308" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="26" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="32" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="56" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="38" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="44" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="94" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="94" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="128" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="128" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="140" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="128" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="140" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="160" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="136" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="154" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="136" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="172" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="178" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="186" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="50" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="50" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="206" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="202" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="219" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="219" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="232" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="219" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="232" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="227" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="246" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="227" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="264" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="270" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="78" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="303"><net_src comp="108" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="309"><net_src comp="194" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_8_V | {}
	Port: x_9_V | {}
	Port: x_10_V | {}
	Port: x_11_V | {}
	Port: x_12_V | {}
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_10_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_11_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 5, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_12_V | {3 }
  - Chain level:
	State 1
		p_Val2_33 : 1
		p_Result_s : 2
		p_Val2_38 : 3
		p_Val2_37 : 1
		p_Result_23 : 2
		p_Val2_39 : 3
	State 2
		ret_V : 1
		p_Result_24 : 2
		p_Result_25 : 1
		xor_ln786 : 2
		underflow : 2
		xor_ln340_30 : 3
		xor_ln340 : 3
		or_ln340 : 3
		select_ln340 : 3
		select_ln388 : 2
		p_Val2_42 : 3
	State 3
		ret_V_2 : 1
		p_Result_26 : 2
		p_Val2_45 : 1
		p_Result_27 : 2
		xor_ln786_13 : 3
		underflow_2 : 3
		xor_ln340_31 : 3
		xor_ln340_13 : 3
		or_ln340_15 : 3
		select_ln340_13 : 3
		select_ln388_13 : 3
		select_ln340_33 : 4
		ret_ln45 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     p_Val2_33_fu_64    |    0    |    24   |
|          |     p_Val2_37_fu_94    |    0    |    24   |
|    add   |      ret_V_fu_122      |    0    |    25   |
|          |    p_Val2_41_fu_136    |    0    |    25   |
|          |     ret_V_2_fu_213     |    0    |    25   |
|          |    p_Val2_45_fu_227    |    0    |    25   |
|----------|------------------------|---------|---------|
|          |     p_Val2_38_fu_78    |    0    |    18   |
|          |    p_Val2_39_fu_108    |    0    |    18   |
|          |   select_ln340_fu_178  |    0    |    18   |
|  select  |   select_ln388_fu_186  |    0    |    18   |
|          |    p_Val2_42_fu_194    |    0    |    18   |
|          | select_ln340_13_fu_270 |    0    |    18   |
|          | select_ln388_13_fu_278 |    0    |    18   |
|          | select_ln340_33_fu_286 |    0    |    18   |
|----------|------------------------|---------|---------|
|          |    xor_ln786_fu_148    |    0    |    2    |
|          |   xor_ln340_30_fu_160  |    0    |    2    |
|    xor   |    xor_ln340_fu_166    |    0    |    2    |
|          |   xor_ln786_13_fu_240  |    0    |    2    |
|          |   xor_ln340_31_fu_252  |    0    |    2    |
|          |   xor_ln340_13_fu_258  |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    underflow_fu_154    |    0    |    2    |
|          |   underflow_2_fu_246   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln340_fu_172    |    0    |    2    |
|          |   or_ln340_15_fu_264   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  x_8_V_read_read_fu_26 |    0    |    0    |
|          |  x_9_V_read_read_fu_32 |    0    |    0    |
|   read   | x_10_V_read_read_fu_38 |    0    |    0    |
|          | x_11_V_read_read_fu_44 |    0    |    0    |
|          | x_12_V_read_read_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     p_Val2_s_fu_56     |    0    |    0    |
|          |     p_Val2_29_fu_60    |    0    |    0    |
|   zext   |     p_Val2_35_fu_86    |    0    |    0    |
|          |     p_Val2_36_fu_90    |    0    |    0    |
|          |    p_Val2_43_fu_202    |    0    |    0    |
|          |     rhs_V_2_fu_209     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_70    |    0    |    0    |
|          |   p_Result_23_fu_100   |    0    |    0    |
| bitselect|   p_Result_24_fu_128   |    0    |    0    |
|          |   p_Result_25_fu_140   |    0    |    0    |
|          |   p_Result_26_fu_219   |    0    |    0    |
|          |   p_Result_27_fu_232   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      lhs_V_fu_116      |    0    |    0    |
|   sext   |      rhs_V_fu_119      |    0    |    0    |
|          |     lhs_V_2_fu_206     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   312   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_Val2_38_reg_294|   18   |
|p_Val2_39_reg_300|   18   |
|p_Val2_42_reg_306|   18   |
+-----------------+--------+
|      Total      |   54   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   312  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   54   |    -   |
+-----------+--------+--------+
|   Total   |   54   |   312  |
+-----------+--------+--------+
