{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@264:274@HdlIdDef", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/axi_ad9467/axi_ad9467.v@137:147", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@260:270", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            rst;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@265:275", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@127:137", "\n  // internal registers\n\n  reg     [ 31:0] up_rdata = 'd0;\n  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@141:151", "  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n"], ["hdl/library/axi_ad9652/axi_ad9652.v@153:163", "  reg             up_rack = 'd0;\n  reg             up_wack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            delay_rst;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[269, "  wire            rst;\n"]], "Add": []}}