0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sim_1/new/tb_CLA_4bits.v,1523056187,verilog,,,,tb_CLA_4bits,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sim_1/new/tb_RCA_4bits.v,1523055444,verilog,,,,tb_RCA_4bits,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/CLA_4bits.v,1523037260,verilog,,C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/register_logic.v,,CLA_4bits,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/RCA_4bits.v,1523033077,verilog,,C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/full_adder.v,1523028961,verilog,,C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/register_logic.v,,full_adder,,,,,,,,
C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sources_1/new/register_logic.v,1523034004,verilog,,C:/Users/noah/OneDrive/Documents/2018_spring/ee316/lab5/lab5.srcs/sim_1/new/tb_CLA_4bits.v,,register_logic,,,,,,,,
