// Seed: 2435701638
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8
);
  assign id_2 = 1 ^ 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    output supply0 id_6,
    input tri0 id_7
);
  assign id_4 = id_7;
  wire id_9;
  wire id_10;
  wand id_11;
  wire id_12;
  assign id_11 = id_2;
  uwire id_13;
  initial
    if (1) begin
      id_6 = id_13;
    end
  module_0(
      id_11, id_11, id_4, id_2, id_11, id_7, id_6, id_5, id_5
  );
  wire id_14 = id_14;
endmodule
