property a1;
@(posedge clk) (bus_timing_1[0] == 0) |-> (triple_sampling == 0);
endproperty
assert_a1: assert property(a1);

property a0;
@(posedge clk) (bus_timing_1[0] == 1) |-> (triple_sampling == 1);
endproperty
assert_a0: assert property(a0);

