{
  "DESIGN_NAME": "ALU",
  "VERILOG_FILES": ["dir::ALU.v", "dir::ALU_AND_5bit.v", "dir::ALU_ROL_5bit.v"],
  "SYNTH_STRATEGY": "DELAY 4",
  "FP_IO_MIN_DISTANCE": 1,
  "FP_CORE_UTIL": 70,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 50 50"
}
