VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml RFOREST.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: RFOREST.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.0 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: RFOREST.pre-vpr.net
Circuit placement file: RFOREST.pre-vpr.place
Circuit routing file: RFOREST.pre-vpr.route
Circuit SDC file: RFOREST.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.08 seconds (max_rss 25.1 MiB, delta_rss +8.1 MiB)
Circuit file: RFOREST.pre-vpr.blif
# Load circuit
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 0.06 seconds (max_rss 30.2 MiB, delta_rss +5.1 MiB)
# Clean circuit
Absorbed 4 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 45
Swept block(s)      : 0
Constant Pins Marked: 40
# Clean circuit took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2921
    .input :     517
    .output:       5
    0-LUT  :       2
    6-LUT  :    2322
    adder  :      75
  Nets  : 2951
    Avg Fanout:     3.5
    Max Fanout:    60.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net $add~4111^ADD~3-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 3: Net $add~4112^ADD~2-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 4: Net $add~4113^ADD~1-3[0] found in activity file, but it does not exist in the .blif file.
Warning 5: Net $add~4114^ADD~0-3[0] found in activity file, but it does not exist in the .blif file.
Warning 6: Net $add~4119^ADD~7-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 7: Net $add~4120^ADD~6-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 8: Net $add~4121^ADD~5-3[0] found in activity file, but it does not exist in the .blif file.
Warning 9: Net $add~4122^ADD~4-3[0] found in activity file, but it does not exist in the .blif file.
Warning 10: Net $add~4115^ADD~11-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 11: Net $add~4116^ADD~10-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 12: Net $add~4117^ADD~9-3[0] found in activity file, but it does not exist in the .blif file.
Warning 13: Net $add~4118^ADD~8-3[0] found in activity file, but it does not exist in the .blif file.
Warning 14: Net $add~4127^ADD~15-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 15: Net $add~4128^ADD~14-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 16: Net $add~4129^ADD~13-3[0] found in activity file, but it does not exist in the .blif file.
Warning 17: Net $add~4130^ADD~12-3[0] found in activity file, but it does not exist in the .blif file.
Warning 18: Net $add~4123^ADD~19-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 19: Net $add~4124^ADD~18-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 20: Net $add~4125^ADD~17-3[0] found in activity file, but it does not exist in the .blif file.
Warning 21: Net $add~4126^ADD~16-3[0] found in activity file, but it does not exist in the .blif file.
Warning 22: Net $add~4114^ADD~0-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 23: Net $add~4113^ADD~1-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 24: Net $add~4112^ADD~2-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 25: Net $add~4111^ADD~3-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 26: Net $add~4122^ADD~4-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 27: Net $add~4121^ADD~5-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 28: Net $add~4120^ADD~6-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 29: Net $add~4119^ADD~7-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 30: Net $add~4118^ADD~8-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 31: Net $add~4117^ADD~9-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 32: Net $add~4116^ADD~10-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 33: Net $add~4115^ADD~11-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 34: Net $add~4130^ADD~12-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 35: Net $add~4129^ADD~13-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 36: Net $add~4128^ADD~14-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 37: Net $add~4127^ADD~15-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 38: Net $add~4126^ADD~16-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 39: Net $add~4125^ADD~17-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 40: Net $add~4124^ADD~18-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 41: Net $add~4123^ADD~19-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 42: Net A99998~0 found in activity file, but it does not exist in the .blif file.
Warning 43: Net A99995~1 found in activity file, but it does not exist in the .blif file.
Warning 44: Net A99995~0 found in activity file, but it does not exist in the .blif file.
Warning 45: Net rst found in activity file, but it does not exist in the .blif file.
Warning 46: Net clk found in activity file, but it does not exist in the .blif file.
Warning 47: Net decision~3 found in activity file, but it does not exist in the .blif file.
Warning 48: Net decision~2 found in activity file, but it does not exist in the .blif file.
Warning 49: Net decision~1 found in activity file, but it does not exist in the .blif file.
Warning 50: Net decision~0 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 13368
  Timing Graph Edges: 20919
  Timing Graph Levels: 36
# Build Timing Graph took 0.04 seconds (max_rss 32.4 MiB, delta_rss +2.2 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'RFOREST.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'RFOREST.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2921, total nets: 2951, total inputs: 517, total outputs: 5
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   114/2866      3%                            9     6 x 6     
   228/2866      7%                           17     7 x 7     
   342/2866     11%                           24     8 x 8     
   456/2866     15%                           32     9 x 9     
   570/2866     19%                           40    10 x 10    
   684/2866     23%                           47    10 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
   798/2866     27%                           54    11 x 11    
   912/2866     31%                           61    11 x 11    
  1026/2866     35%                           68    12 x 12    
  1140/2866     39%                           75    13 x 13    
  1254/2866     43%                           82    13 x 13    
  1368/2866     47%                           89    14 x 14    
  1482/2866     51%                           97    14 x 14    
  1596/2866     55%                          104    14 x 14    
  1710/2866     59%                          111    15 x 15    
  1824/2866     63%                          119    15 x 15    
  1938/2866     67%                          126    15 x 15    
  2052/2866     71%                          133    16 x 16    
  2166/2866     75%                          141    17 x 17    
  2280/2866     79%                          150    17 x 17    
  2394/2866     83%                          195    17 x 17    
  2508/2866     87%                          309    17 x 17    
  2622/2866     91%                          423    17 x 17    
  2736/2866     95%                          537    17 x 17    
  2850/2866     99%                          651    18 x 18    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1552
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1552
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0005217 sec
Full Max Req/Worst Slack updates 1 in 5e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0010029 sec
FPGA sized to 19 x 19 (auto)
Device Utilization: 0.63 (target 1.00)
	Block Utilization: 0.96 Type: io
	Block Utilization: 0.73 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        161                                38.5528                      9.41615   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 918 out of 2951 nets, 2033 nets not absorbed.

Netlist conversion complete.

# Packing took 3.89 seconds (max_rss 52.4 MiB, delta_rss +20.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RFOREST.pre-vpr.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.403198 seconds).
Warning 51: Treated 2 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.42 seconds (max_rss 89.6 MiB, delta_rss +37.1 MiB)
Warning 52: Netlist contains 60 global net to non-global architecture pin connections

Pb types usage...
  io               : 522
   inpad           : 517
   outpad          : 5
  clb              : 161
   fle             : 1552
    lut5inter      : 892
     ble5          : 1739
      flut5        : 1664
       lut5        : 1664
        lut        : 1664
      arithmetic   : 75
       adder       : 75
    ble6           : 660
     lut6          : 660
      lut          : 660

# Create Device
## Build Device Grid
FPGA sized to 19 x 19: 361 grid tiles (auto)

Resource usage...
	Netlist
		522	blocks of type: io
	Architecture
		544	blocks of type: io
	Netlist
		161	blocks of type: clb
	Architecture
		221	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		8	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.63 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.96 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.73 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:20003
OPIN->CHANX/CHANY edge count before creating direct connections: 115920
OPIN->CHANX/CHANY edge count after creating direct connections: 116128
CHAN->CHAN type edge count:623224
## Build routing resource graph took 1.00 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 65398
  RR Graph Edges: 759355
# Create Device took 1.05 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.71 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 53: Found no more ample locations for SOURCE in io
Warning 54: Found no more ample locations for OPIN in io
Warning 55: Found no more ample locations for SOURCE in clb
Warning 56: Found no more ample locations for OPIN in clb
Warning 57: Found no more ample locations for SOURCE in mult_36
Warning 58: Found no more ample locations for OPIN in mult_36
Warning 59: Found no more ample locations for SOURCE in memory
Warning 60: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.02 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.73 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 6154 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 44652

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 223.262 td_cost: 3.12128e-06
Initial placement estimated Critical Path Delay (CPD): 15.1049 ns
Initial placement estimated setup Total Negative Slack (sTNS): -18.2287 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -15.1049 ns

Initial placement estimated setup slack histogram:
[ -1.5e-08: -1.4e-08) 1 ( 20.0%) |************
[ -1.4e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08: -1.1e-08) 0 (  0.0%) |
[ -1.1e-08: -9.3e-09) 0 (  0.0%) |
[ -9.3e-09: -7.9e-09) 0 (  0.0%) |
[ -7.9e-09: -6.4e-09) 0 (  0.0%) |
[ -6.4e-09:   -5e-09) 0 (  0.0%) |
[   -5e-09: -3.5e-09) 0 (  0.0%) |
[ -3.5e-09: -2.1e-09) 0 (  0.0%) |
[ -2.1e-09: -6.2e-10) 4 ( 80.0%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3006
Warning 61: Starting t: 282 of 683 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.5e-04   0.953     192.12 2.9458e-06  15.102        -19  -15.102   0.647  0.0209   18.0     1.00      3006  0.200
   2    0.0 3.4e-04   0.983     179.98 2.7503e-06  14.300      -17.1  -14.300   0.627  0.0072   18.0     1.00      6012  0.950
   3    0.0 3.2e-04   0.990     176.36 2.7502e-06  13.960      -16.1  -13.960   0.585  0.0048   18.0     1.00      9018  0.950
   4    0.0 3.0e-04   0.990     173.01 2.5667e-06  14.357      -17.1  -14.357   0.575  0.0041   18.0     1.00     12024  0.950
   5    0.0 2.9e-04   0.993     170.10 2.7526e-06  13.890      -16.8  -13.890   0.533  0.0047   18.0     1.00     15030  0.950
   6    0.0 2.7e-04   0.989     167.25 2.7036e-06  13.147      -15.9  -13.147   0.503  0.0045   18.0     1.00     18036  0.950
   7    0.0 2.6e-04   0.996     166.25 2.6943e-06  13.550      -16.6  -13.550   0.503  0.0026   18.0     1.00     21042  0.950
   8    0.0 2.5e-04   0.992     163.88 2.6425e-06  13.079      -16.6  -13.079   0.481  0.0047   18.0     1.00     24048  0.950
   9    0.0 2.3e-04   0.999     162.77 2.6659e-06  12.923      -15.6  -12.923   0.499  0.0025   18.0     1.00     27054  0.950
  10    0.0 2.2e-04   0.993     160.57 2.5856e-06  13.244      -16.6  -13.244   0.463  0.0047   18.0     1.00     30060  0.950
  11    0.0 2.1e-04   0.998     159.59 2.615e-06   13.314      -15.6  -13.314   0.469  0.0042   18.0     1.00     33066  0.950
  12    0.0 2.0e-04   0.995     157.93 2.6103e-06  12.914      -14.7  -12.914   0.441  0.0031   18.0     1.00     36072  0.950
  13    0.0 1.9e-04   0.997     157.98 2.6123e-06  12.824      -15.4  -12.824   0.447  0.0032   18.0     1.00     39078  0.950
  14    0.0 1.8e-04   0.995     156.80 2.5561e-06  12.955      -16.4  -12.955   0.414  0.0030   18.0     1.00     42084  0.950
  15    0.0 1.7e-04   0.993     155.17 2.4011e-06  13.544      -16.2  -13.544   0.387  0.0026   17.5     1.19     45090  0.950
  16    0.0 1.6e-04   0.989     153.73 2.2277e-06  13.210      -15.2  -13.210   0.372  0.0056   16.6     1.58     48096  0.950
  17    0.0 1.6e-04   0.996     152.53 1.9437e-06  13.378      -15.3  -13.378   0.350  0.0025   15.5     2.04     51102  0.950
  18    0.0 1.5e-04   0.994     151.70 1.7674e-06  12.803      -16.1  -12.803   0.353  0.0021   14.1     2.62     54108  0.950
  19    0.0 1.4e-04   0.996     151.73 1.5752e-06  12.917      -15.4  -12.917   0.340  0.0031   12.9     3.12     57114  0.950
  20    0.0 1.3e-04   0.997     150.97 1.4727e-06  12.624      -15.7  -12.624   0.331  0.0029   11.6     3.65     60120  0.950
  21    0.0 1.3e-04   0.993     149.76 1.3475e-06  12.612      -14.8  -12.612   0.337  0.0031   10.3     4.17     63126  0.950
  22    0.0 1.2e-04   0.991     148.77 1.1787e-06  12.714      -14.4  -12.714   0.304  0.0046    9.2     4.61     66132  0.950
  23    0.0 1.1e-04   0.997     148.31 1.019e-06   12.753      -16.1  -12.753   0.313  0.0029    8.0     5.12     69138  0.950
  24    0.0 1.1e-04   0.996     147.67 1.097e-06   12.431      -15.5  -12.431   0.276  0.0022    7.0     5.54     72144  0.950
  25    0.0 1.0e-04   0.995     147.51 9.0696e-07  12.708        -15  -12.708   0.289  0.0035    5.8     6.01     75150  0.950
  26    0.0 9.8e-05   0.995     147.48 9.6278e-07  12.566      -14.3  -12.566   0.283  0.0036    4.9     6.37     78156  0.950
  27    0.0 9.3e-05   0.997     146.96 8.5702e-07  12.296      -14.8  -12.296   0.270  0.0019    4.2     6.69     81162  0.950
  28    0.0 8.8e-05   0.995     146.53 7.0519e-07  12.680        -15  -12.680   0.258  0.0022    3.5     6.98     84168  0.950
  29    0.0 8.4e-05   0.996     146.51 7.6478e-07  12.363      -14.4  -12.363   0.271  0.0029    2.8     7.24     87174  0.950
  30    0.0 8.0e-05   0.994     145.80 6.6766e-07  12.505      -15.2  -12.505   0.375  0.0026    2.4     7.44     90180  0.950
  31    0.0 7.6e-05   0.996     144.93 7.1242e-07  12.441      -14.5  -12.441   0.358  0.0023    2.2     7.50     93186  0.950
  32    0.0 7.2e-05   0.996     144.38 7.7208e-07  12.313      -13.5  -12.313   0.332  0.0018    2.0     7.58     96192  0.950
  33    0.0 6.8e-05   0.996     144.11 7.111e-07   12.234      -13.8  -12.234   0.326  0.0021    1.8     7.67     99198  0.950
  34    0.0 6.5e-05   0.998     143.85 8.1616e-07  12.084      -13.8  -12.084   0.343  0.0012    1.6     7.75    102204  0.950
  35    0.0 6.2e-05   0.996     143.49 8.3765e-07  12.115      -13.6  -12.115   0.313  0.0016    1.4     7.82    105210  0.950
  36    0.0 5.9e-05   0.996     143.40 7.7131e-07  12.057      -13.9  -12.057   0.296  0.0014    1.3     7.89    108216  0.950
  37    0.0 5.6e-05   1.000     143.53 7.5168e-07  12.120        -14  -12.120   0.280  0.0011    1.1     7.97    111222  0.950
  38    0.0 5.3e-05   0.997     143.33 6.7025e-07  12.229      -14.1  -12.229   0.266  0.0013    1.0     8.00    114228  0.950
  39    0.0 5.0e-05   0.996     142.69 7.2454e-07  12.087      -13.9  -12.087   0.254  0.0018    1.0     8.00    117234  0.950
  40    0.0 4.8e-05   0.998     142.45 7.5619e-07  12.111      -13.4  -12.111   0.238  0.0012    1.0     8.00    120240  0.950
  41    0.0 4.5e-05   0.999     142.32 7.8194e-07  12.032      -14.1  -12.032   0.250  0.0007    1.0     8.00    123246  0.950
  42    0.1 4.3e-05   0.998     141.97 7.4177e-07  12.015      -14.3  -12.015   0.227  0.0007    1.0     8.00    126252  0.950
  43    0.0 4.1e-05   0.999     141.87 7.1435e-07  12.087      -14.1  -12.087   0.223  0.0008    1.0     8.00    129258  0.950
  44    0.0 3.9e-05   0.999     141.97 6.7161e-07  12.229      -14.5  -12.229   0.207  0.0005    1.0     8.00    132264  0.950
  45    0.0 3.7e-05   1.000     142.00 7.6172e-07  11.969        -14  -11.969   0.203  0.0004    1.0     8.00    135270  0.950
  46    0.0 3.5e-05   0.998     142.04 7.7102e-07  11.945      -13.5  -11.945   0.227  0.0011    1.0     8.00    138276  0.950
  47    0.0 3.3e-05   0.999     141.82 7.7035e-07  11.945      -13.8  -11.945   0.210  0.0006    1.0     8.00    141282  0.950
  48    0.0 3.2e-05   0.999     141.98 7.1674e-07  12.087      -13.7  -12.087   0.201  0.0008    1.0     8.00    144288  0.950
  49    0.0 3.0e-05   0.998     141.96 6.7983e-07  12.087      -13.9  -12.087   0.168  0.0006    1.0     8.00    147294  0.950
  50    0.0 2.9e-05   0.999     141.94 7.4537e-07  11.945      -13.7  -11.945   0.189  0.0008    1.0     8.00    150300  0.950
  51    0.0 2.7e-05   0.998     141.89 6.7209e-07  12.087      -13.7  -12.087   0.171  0.0009    1.0     8.00    153306  0.950
  52    0.0 2.6e-05   0.999     141.94 7.0762e-07  12.051      -13.5  -12.051   0.162  0.0006    1.0     8.00    156312  0.950
  53    0.0 2.5e-05   1.000     142.04 7.5238e-07  11.915      -13.5  -11.915   0.152  0.0002    1.0     8.00    159318  0.950
  54    0.0 2.3e-05   0.999     142.11 7.4389e-07  11.915      -14.1  -11.915   0.145  0.0006    1.0     8.00    162324  0.950
  55    0.0 1.9e-05   0.998     142.03 7.4395e-07  11.915      -13.9  -11.915   0.137  0.0009    1.0     8.00    165330  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=141.921, TD costs=7.58064e-07, CPD= 11.915 (ns) 
  56    0.0 1.5e-05   0.999     141.89 7.5612e-07  11.915      -13.7  -11.915   0.093  0.0006    1.0     8.00    168336  0.800
  57    0.1 1.2e-05   0.999     141.78 7.3666e-07  11.936      -13.7  -11.936   0.073  0.0005    1.0     8.00    171342  0.800
  58    0.1 9.5e-06   0.999     141.72 6.8089e-07  12.057      -13.8  -12.057   0.065  0.0005    1.0     8.00    174348  0.800
  59    0.1 7.6e-06   0.999     141.77 6.8592e-07  12.057      -13.9  -12.057   0.056  0.0004    1.0     8.00    177354  0.800
  60    0.1 6.1e-06   0.999     141.71 7.406e-07   11.936      -13.8  -11.936   0.052  0.0003    1.0     8.00    180360  0.800
  61    0.0 4.9e-06   0.999     141.70 7.2688e-07  11.962        -14  -11.962   0.038  0.0003    1.0     8.00    183366  0.800
  62    0.1 3.9e-06   1.000     141.69 7.4712e-07  11.915      -13.7  -11.915   0.039  0.0002    1.0     8.00    186372  0.800
Checkpoint saved: bb_costs=141.662, TD costs=7.84001e-07, CPD= 11.843 (ns) 
  63    0.0 3.1e-06   0.999     141.66 7.8312e-07  11.843      -13.6  -11.843   0.029  0.0005    1.0     8.00    189378  0.800
  64    0.0 2.5e-06   0.999     141.56 7.4944e-07  11.915      -13.8  -11.915   0.032  0.0004    1.0     8.00    192384  0.800
  65    0.0 0.0e+00   1.000     141.50 7.8026e-07  11.843        -14  -11.843   0.019  0.0003    1.0     8.00    195390  0.800
## Placement Quench took 0.05 seconds (max_rss 89.6 MiB)
post-quench CPD = 11.8433 (ns) 

BB estimate of min-dist (placement) wire length: 28298

Completed placement consistency check successfully.

Swaps called: 196073

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 11.8433 ns, Fmax: 84.4358 MHz
Placement estimated setup Worst Negative Slack (sWNS): -11.8433 ns
Placement estimated setup Total Negative Slack (sTNS): -13.8702 ns

Placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08) 1 ( 20.0%) |************
[ -1.1e-08: -9.6e-09) 0 (  0.0%) |
[ -9.6e-09: -8.4e-09) 0 (  0.0%) |
[ -8.4e-09: -7.3e-09) 0 (  0.0%) |
[ -7.3e-09: -6.2e-09) 0 (  0.0%) |
[ -6.2e-09:   -5e-09) 0 (  0.0%) |
[   -5e-09: -3.9e-09) 0 (  0.0%) |
[ -3.9e-09: -2.7e-09) 0 (  0.0%) |
[ -2.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -4.7e-10) 4 ( 80.0%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999036, bb_cost: 141.492, td_cost: 7.80316e-07, 

Placement resource usage:
  io  implemented as io : 522
  clb implemented as clb: 161

Placement number of temperatures: 65
Placement total # of swap attempts: 196073
	Swaps accepted:  56390 (28.8 %)
	Swaps rejected: 127870 (65.2 %)
	Swaps aborted:  11813 ( 6.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                18.05            38.67           61.33          0.00         
                   Median                 17.82            33.67           48.54          17.79        
                   Centroid               17.81            38.01           55.77          6.22         
                   W. Centroid            17.97            38.80           55.13          6.07         
                   W. Median              1.65             6.70            69.62          23.68        
                   Crit. Uniform          0.93             5.62            94.38          0.00         
                   Feasible Region        0.93             4.90            66.59          28.51        

clb                Uniform                5.54             5.08            94.92          0.00         
                   Median                 5.39             10.05           89.95          0.00         
                   Centroid               5.42             9.55            90.45          0.00         
                   W. Centroid            5.49             8.61            91.39          0.00         
                   W. Median              0.52             0.98            99.02          0.00         
                   Crit. Uniform          1.25             0.49            99.51          0.00         
                   Feasible Region        1.24             0.45            99.55          0.00         


Placement Quench timing analysis took 0.0067049 seconds (0.0059497 STA, 0.0007552 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.648489 seconds (0.560283 STA, 0.0882058 slack) (67 full updates: 67 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 2.73 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   62 (  1.0%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    6 (  0.1%) |
[      0.4:      0.5)   81 (  1.3%) |**
[      0.5:      0.6)  399 (  6.4%) |*********
[      0.6:      0.7)  804 ( 12.9%) |*****************
[      0.7:      0.8) 1372 ( 22.1%) |******************************
[      0.8:      0.9) 2139 ( 34.4%) |**********************************************
[      0.9:        1) 1349 ( 21.7%) |*****************************
## Initializing router criticalities took 0.12 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  375184    2031    6154    3673 ( 5.616%)   43637 (35.7%)   12.284     -14.40    -12.284      0.000      0.000      N/A
Incr Slack updates 67 in 0.0284689 sec
Full Max Req/Worst Slack updates 35 in 0.0001706 sec
Incr Max Req/Worst Slack updates 32 in 0.0001995 sec
Incr Criticality updates 7 in 0.0037799 sec
Full Criticality updates 60 in 0.0525174 sec
   2    0.1     0.5    9  354163    1794    5860    2521 ( 3.855%)   43658 (35.7%)   12.297     -14.37    -12.297      0.000      0.000      N/A
   3    0.1     0.6    4  366740    1678    5676    2233 ( 3.414%)   44076 (36.0%)   12.406     -15.02    -12.406      0.000      0.000      N/A
   4    0.1     0.8    0  386793    1608    5582    2064 ( 3.156%)   44355 (36.2%)   12.295     -14.37    -12.295      0.000      0.000      N/A
   5    0.2     1.1    3  391109    1497    5413    1736 ( 2.655%)   44796 (36.6%)   12.298     -14.38    -12.298      0.000      0.000      N/A
   6    0.1     1.4    4  398601    1388    5222    1506 ( 2.303%)   45349 (37.0%)   12.305     -14.38    -12.305      0.000      0.000      N/A
   7    0.1     1.9    1  403952    1295    5047    1237 ( 1.891%)   45811 (37.4%)   12.303     -14.80    -12.303      0.000      0.000      N/A
   8    0.1     2.4    4  397705    1137    4723     983 ( 1.503%)   46463 (38.0%)   12.288     -14.79    -12.288      0.000      0.000      N/A
   9    0.1     3.1    3  381755     975    4331     776 ( 1.187%)   47191 (38.6%)   12.283     -14.93    -12.283      0.000      0.000      N/A
  10    0.1     4.1    1  372294     830    3877     601 ( 0.919%)   48038 (39.2%)   12.283     -14.93    -12.283      0.000      0.000       42
  11    0.1     5.3    3  341489     655    3290     385 ( 0.589%)   48901 (40.0%)   12.283     -14.93    -12.283      0.000      0.000       38
  12    0.1     6.9    2  302776     472    2529     244 ( 0.373%)   49682 (40.6%)   12.283     -14.93    -12.283      0.000      0.000       34
  13    0.1     9.0    2  237410     312    1803     138 ( 0.211%)   50102 (40.9%)   12.283     -14.93    -12.283      0.000      0.000       30
  14    0.1    11.6    3  162599     178    1056      62 ( 0.095%)   50409 (41.2%)   12.283     -14.93    -12.283      0.000      0.000       27
  15    0.1    15.1    0  104322      92     568      33 ( 0.050%)   50589 (41.3%)   12.283     -14.93    -12.283      0.000      0.000       24
  16    0.0    19.7    3   53303      46     266      13 ( 0.020%)   50649 (41.4%)   12.283     -14.93    -12.283      0.000      0.000       23
  17    0.0    25.6    0   32139      23     124       4 ( 0.006%)   50725 (41.4%)   12.283     -14.93    -12.283      0.000      0.000       21
  18    0.0    33.3    0    8109       9      49       0 ( 0.000%)   50716 (41.4%)   12.283     -14.93    -12.283      0.000      0.000       20
Restoring best routing
Critical path: 12.283 ns
Successfully routed after 18 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   62 (  1.0%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    3 (  0.0%) |
[      0.4:      0.5)   67 (  1.1%) |*
[      0.5:      0.6)  368 (  5.9%) |********
[      0.6:      0.7)  839 ( 13.5%) |*****************
[      0.7:      0.8) 1418 ( 22.8%) |*****************************
[      0.8:      0.9) 2250 ( 36.2%) |**********************************************
[      0.9:        1) 1205 ( 19.4%) |*************************
Router Stats: total_nets_routed: 16020 total_connections_routed: 61570 total_heap_pushes: 5070443 total_heap_pops: 943400 
# Routing took 1.82 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -419204592
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
Found 6943 mismatches between routing and packing results.
Fixed 5712 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.11 seconds (max_rss 89.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        161                                38.5528                      9.41615   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 918 out of 2951 nets, 2033 nets not absorbed.


Average number of bends per net: 2.71147  Maximum # of bends: 24

Number of global nets: 2
Number of routed nets (nonglobal): 2031
Wire length results (in units of 1 clb segments)...
	Total wirelength: 50716, average net length: 24.9710
	Maximum net length: 196

Wire length results in terms of physical segments...
	Total wiring segments used: 13414, average wire segments per net: 6.60463
	Maximum segments used by a net: 54
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)  94 ( 14.5%) |********************************
[      0.5:      0.6) 140 ( 21.6%) |***********************************************
[      0.4:      0.5) 114 ( 17.6%) |**************************************
[      0.3:      0.4)  94 ( 14.5%) |********************************
[      0.2:      0.3)  66 ( 10.2%) |**********************
[      0.1:      0.2)  60 (  9.3%) |********************
[        0:      0.1)  80 ( 12.3%) |***************************
Maximum routing channel utilization:      0.75 at (10,9)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     115  71.737      200
                         1      71  32.579      200
                         2      99  51.842      200
                         3     105  58.000      200
                         4     112  73.632      200
                         5     125  89.263      200
                         6     126  88.105      200
                         7     137  99.421      200
                         8     140  94.895      200
                         9     150  98.158      200
                        10     132  92.158      200
                        11     136  92.263      200
                        12     128  85.211      200
                        13     119  79.789      200
                        14     110  67.053      200
                        15      82  44.737      200
                        16      54  26.632      200
                        17     137  81.684      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0     122  71.947      200
                         1      23   9.474      200
                         2      64  34.632      200
                         3     123  68.158      200
                         4     136  80.789      200
                         5     113  73.474      200
                         6     106  76.368      200
                         7     143 107.947      200
                         8     154 112.684      200
                         9     126  82.421      200
                        10     121  81.684      200
                        11     142  99.316      200
                        12     143 103.895      200
                        13     114  74.421      200
                        14     101  57.789      200
                        15     114  67.474      200
                        16     103  53.053      200
                        17     150  86.579      200

Total tracks in x-direction: 3600, in y-direction: 3600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.72706e+07
	Total used logic block area: 8.67693e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 4.25963e+06, per logic tile: 11799.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  18000
                                                      Y      4  18000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.373

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.373

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.373

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.373

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.6e-10:  5.9e-10) 2 ( 40.0%) |*************************************************
[  5.9e-10:  8.1e-10) 0 (  0.0%) |
[  8.1e-10:    1e-09) 2 ( 40.0%) |*************************************************
[    1e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.9e-09) 0 (  0.0%) |
[  1.9e-09:  2.2e-09) 0 (  0.0%) |
[  2.2e-09:  2.4e-09) 0 (  0.0%) |
[  2.4e-09:  2.6e-09) 1 ( 20.0%) |*************************

Final critical path delay (least slack): 12.283 ns, Fmax: 81.4131 MHz
Final setup Worst Negative Slack (sWNS): -12.283 ns
Final setup Total Negative Slack (sTNS): -14.9298 ns

Final setup slack histogram:
[ -1.2e-08: -1.1e-08) 1 ( 20.0%) |************
[ -1.1e-08: -9.9e-09) 0 (  0.0%) |
[ -9.9e-09: -8.7e-09) 0 (  0.0%) |
[ -8.7e-09: -7.5e-09) 0 (  0.0%) |
[ -7.5e-09: -6.4e-09) 0 (  0.0%) |
[ -6.4e-09: -5.2e-09) 0 (  0.0%) |
[ -5.2e-09:   -4e-09) 0 (  0.0%) |
[   -4e-09: -2.8e-09) 0 (  0.0%) |
[ -2.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -4.2e-10) 4 ( 80.0%) |*************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 62: Power estimation completed with warnings. See power output for more details.
Power estimation took 0.607241 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0002451 sec
Full Max Req/Worst Slack updates 1 in 5e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0004545 sec
Flow timing analysis took 1.11402 seconds (0.986469 STA, 0.127547 slack) (88 full updates: 68 setup, 0 hold, 20 combined).
VPR succeeded
The entire flow of VPR took 13.19 seconds (max_rss 89.6 MiB)
Incr Slack updates 19 in 0.0066716 sec
Full Max Req/Worst Slack updates 5 in 2.52e-05 sec
Incr Max Req/Worst Slack updates 14 in 7.15e-05 sec
Incr Criticality updates 9 in 0.0039546 sec
Full Criticality updates 10 in 0.0071325 sec
