// Seed: 2155821442
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_1 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 void id_6,
    input tri1 id_7
);
  wire id_9, id_10, id_11 = id_6, id_12, id_13;
  module_0(
      id_11, id_11, id_7
  );
  wire id_14;
  assign id_9 = 1;
  xnor (id_1, id_5, id_4, id_2, id_9, id_3, id_13, id_12, id_11, id_10, id_6);
  wire id_15;
  wire id_16;
endmodule
