<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="limiter_pipeline" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter_pipeline" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_016" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_015" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_010" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_010" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_010" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_006" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga_vga_clk.vo"
   type="VERILOG"
   library="vga_clk" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo"
   type="VERILOG"
   library="alt_vip_vfr_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_control.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_fifo.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_generic_count.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_to_binary.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_trigger_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sync_generation.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_frame_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sample_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_fifo_used.v"
   type="VERILOG"
   library="fifo_used" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v"
   type="VERILOG"
   library="OUT_PAUSE" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_EMPTY.v"
   type="VERILOG"
   library="EMPTY" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v"
   type="VERILOG"
   library="DATA_FREGEN" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga.v"
   type="VERILOG"
   library="vga" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sysid_qsys.vo"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_signal_selector.v"
   type="VERILOG"
   library="signal_selector" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_pll.vo"
   type="VERILOG"
   library="pll" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mouse_pos.v"
   type="VERILOG"
   library="mouse_pos" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_modulation_selector.v"
   type="VERILOG"
   library="modulation_selector" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_lfsr_val.v"
   type="VERILOG"
   library="lfsr_val" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v"
   type="VERILOG"
   library="lfsr_clk_interrupt_gen" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_keyboard_keys.v"
   type="VERILOG"
   library="keyboard_keys" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_key.v"
   type="VERILOG"
   library="key" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_dds_increment.v"
   type="VERILOG"
   library="dds_increment" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.ocp"
   type="OTHER"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_sel.v"
   type="VERILOG"
   library="audio_sel" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio.v"
   type="VERILOG"
   library="audio" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_my_partner" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0009.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0008.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_signal_selector_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_reset_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0007.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_modulation_selector_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_keyboard_keys_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_key_external_connection_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_clk_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS.v"
   type="VERILOG"
   library="DE1_SoC_QSYS_inst" />
 <file
   path="DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/DE1_SoC_QSYS_tb.v"
   type="VERILOG" />
 <topLevel name="DE1_SoC_QSYS_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.sdram"
   modelPath="DE1_SoC_QSYS_tb.sdram_my_partner" />
</simPackage>
