Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,368
design__instance__area,3022.79
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 231.84 59.22
design__core__bbox,5.76 7.56 226.08 49.14
design__io,218
design__die__area,13729.6
design__core__area,9160.91
design__instance__count__stdcell,368
design__instance__area__stdcell,3022.79
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.329966
design__instance__utilization__stdcell,0.329966
design__rows,11
design__rows:CoreSite,11
design__sites,5049
design__sites:CoreSite,5049
design__instance__count__class:buffer,105
design__instance__area__class:buffer,762.048
design__instance__count__class:sequential_cell,12
design__instance__area__class:sequential_cell,370.138
design__instance__count__class:multi_input_combinational_cell,41
design__instance__area__class:multi_input_combinational_cell,464.486
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,155
design__instance__area__class:timing_repair_buffer,1124.93
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21897.5
design__violations,0
design__instance__count__class:clock_buffer,1
design__instance__area__class:clock_buffer,7.2576
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,54
design__instance__count__class:antenna_cell,54
design__instance__area__class:antenna_cell,293.933
route__net,420
route__net__special,2
route__drc_errors__iter:0,266
route__wirelength__iter:0,22419
route__drc_errors__iter:1,83
route__wirelength__iter:1,22393
route__drc_errors__iter:2,96
route__wirelength__iter:2,22340
route__drc_errors__iter:3,41
route__wirelength__iter:3,22320
route__drc_errors__iter:4,5
route__wirelength__iter:4,22327
route__drc_errors__iter:5,0
route__wirelength__iter:5,22328
route__drc_errors,0
route__wirelength,22328
route__vias,2032
route__vias__singlecut,2032
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,241.095
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000425588
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000535724
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000201587
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000535724
design_powergrid__voltage__worst,0.0000535724
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000535724
design_powergrid__drop__worst__net:VPWR,0.0000425588
design_powergrid__voltage__worst__net:VGND,0.0000535724
design_powergrid__drop__worst__net:VGND,0.0000535724
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000191999999999999991311637470570161667637876234948635101318359375
ir__drop__worst,0.0000425999999999999987075442742234798743083956651389598846435546875
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
