
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 356.727 ; gain = 79.801
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 469.707 ; gain = 105.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2950]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (1#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_tft_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_tft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_tft_0_0' (2#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_tft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_tft_0' of module 'system_axi_tft_0_0' requires 61 connections, but only 56 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3302]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (3#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3359]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_2' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_2' (4#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (5#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (6#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (7#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 71 connections, but only 64 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3441]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_intc_0' (8#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3848]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (9#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:251]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (10#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (11#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:551]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (12#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:612]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (13#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:612]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:884]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (14#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_2' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1123]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (15#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:884]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1184]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (16#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_3' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1423]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (17#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1184]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_17ILSXC' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1484]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (18#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1723]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_17ILSXC' (19#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1484]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1E95TTU' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1784]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (20#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_5' requires 60 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2023]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1E95TTU' (21#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:1784]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2318]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_6' (22#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_6' requires 56 connections, but only 54 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2541]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (23#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2318]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZCOGIU' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2598]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_7' (24#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_auto_pc_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_7' requires 26 connections, but only 25 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2705]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZCOGIU' (25#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2598]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_O1CEHG' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2733]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_O1CEHG' (26#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2733]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (27#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 78 connections, but only 76 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:5666]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (28#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3848]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2084]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (29#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (30#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2230]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (31#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (32#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2276]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (33#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2301]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (34#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2084]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_xlconcat_0' (35#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0' (36#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'system_mig_7series_0_0' requires 67 connections, but only 58 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3777]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_100M_0' [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_100M_0' (37#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/realtime/system_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'system_rst_mig_7series_0_100M_0' requires 10 connections, but only 9 given [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:3836]
INFO: [Synth 8-256] done synthesizing module 'system' (38#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v:2950]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (39#1) [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_O1CEHG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_O1CEHG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_O1CEHG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_O1CEHG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_ZCOGIU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_ZCOGIU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1E95TTU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_17ILSXC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 524.313 ; gain = 160.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 524.313 ; gain = 160.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp26/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp26/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp27/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp27/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp28/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp28/system_microblaze_0_xlconcat_0_in_context.xdc] for cell 'system_i/microblaze_0_xlconcat'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp29/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp29/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp30/system_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp30/system_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'system_i/rst_mig_7series_0_100M'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp31/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp31/system_axi_timer_0_0_in_context.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp32/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/LEDs'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp32/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/LEDs'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp33/system_axi_gpio_0_2_in_context.xdc] for cell 'system_i/btns'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp33/system_axi_gpio_0_2_in_context.xdc] for cell 'system_i/btns'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp34/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp34/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp35/system_axi_tft_0_0_in_context.xdc] for cell 'system_i/axi_tft_0'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp35/system_axi_tft_0_0_in_context.xdc] for cell 'system_i/axi_tft_0'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp36/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp36/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp37/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp37/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp38/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp38/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp39/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp39/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp40/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp40/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp41/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp41/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp42/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp42/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp43/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp43/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp44/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp44/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp45/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp45/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp46/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp46/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp47/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp47/system_auto_pc_5_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp48/system_auto_pc_7_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp48/system_auto_pc_7_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp49/system_auto_pc_6_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp49/system_auto_pc_6_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/constrs_1/imports/Lab Files/Nexys4_Handout_2018.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/constrs_1/imports/Lab Files/Nexys4_Handout_2018.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/constrs_1/imports/Lab Files/Nexys4_Handout_2018.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 872.340 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for clock_rtl. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_rtl. (constraint file  D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/.Xil/Vivado-15020-MY-LAPTOP/dcp25/system_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/LEDs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_tft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/btns. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:56 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_0' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_1' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_2' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_3' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_addn_clk_4' to pin 'system_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mig_7series_0/ui_clk' to pin 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_in1' to pin 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out1' to pin 'system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_0/clk_in1' to 'system_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |system_xbar_0                   |         1|
|2     |system_auto_pc_0                |         1|
|3     |system_auto_pc_1                |         1|
|4     |system_auto_pc_2                |         1|
|5     |system_auto_pc_3                |         1|
|6     |system_auto_pc_4                |         1|
|7     |system_auto_pc_5                |         1|
|8     |system_auto_pc_6                |         1|
|9     |system_auto_pc_7                |         1|
|10    |system_axi_gpio_0_0             |         1|
|11    |system_axi_tft_0_0              |         1|
|12    |system_axi_timer_0_0            |         1|
|13    |system_axi_gpio_0_2             |         1|
|14    |system_clk_wiz_0_0              |         1|
|15    |system_mdm_1_0                  |         1|
|16    |system_microblaze_0_0           |         1|
|17    |system_microblaze_0_axi_intc_0  |         1|
|18    |system_microblaze_0_xlconcat_0  |         1|
|19    |system_mig_7series_0_0          |         1|
|20    |system_rst_mig_7series_0_100M_0 |         1|
|21    |system_dlmb_bram_if_cntlr_0     |         1|
|22    |system_dlmb_v10_0               |         1|
|23    |system_ilmb_bram_if_cntlr_0     |         1|
|24    |system_ilmb_v10_0               |         1|
|25    |system_lmb_bram_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_auto_pc_0                |     1|
|2     |system_auto_pc_1                |     1|
|3     |system_auto_pc_2                |     1|
|4     |system_auto_pc_3                |     1|
|5     |system_auto_pc_4                |     1|
|6     |system_auto_pc_5                |     1|
|7     |system_auto_pc_6                |     1|
|8     |system_auto_pc_7                |     1|
|9     |system_axi_gpio_0_0             |     1|
|10    |system_axi_gpio_0_2             |     1|
|11    |system_axi_tft_0_0              |     1|
|12    |system_axi_timer_0_0            |     1|
|13    |system_clk_wiz_0_0              |     1|
|14    |system_dlmb_bram_if_cntlr_0     |     1|
|15    |system_dlmb_v10_0               |     1|
|16    |system_ilmb_bram_if_cntlr_0     |     1|
|17    |system_ilmb_v10_0               |     1|
|18    |system_lmb_bram_0               |     1|
|19    |system_mdm_1_0                  |     1|
|20    |system_microblaze_0_0           |     1|
|21    |system_microblaze_0_axi_intc_0  |     1|
|22    |system_microblaze_0_xlconcat_0  |     1|
|23    |system_mig_7series_0_0          |     1|
|24    |system_rst_mig_7series_0_100M_0 |     1|
|25    |system_xbar_0                   |     1|
|26    |IBUF                            |     6|
|27    |OBUF                            |    30|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  4003|
|2     |  system_i                    |system                               |  3967|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |  2560|
|4     |      m00_couplers            |m00_couplers_imp_1RZ0IW6             |   157|
|5     |      m01_couplers            |m01_couplers_imp_K87I2F              |   157|
|6     |      m03_couplers            |m03_couplers_imp_1LIFQL0             |   157|
|7     |      m04_couplers            |m04_couplers_imp_E2VWV5              |   157|
|8     |      m05_couplers            |m05_couplers_imp_17ILSXC             |   157|
|9     |      m06_couplers            |m06_couplers_imp_1E95TTU             |   157|
|10    |      s00_couplers            |s00_couplers_imp_1LZPV07             |   205|
|11    |      s01_couplers            |s01_couplers_imp_ZCOGIU              |    99|
|12    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 872.340 ; gain = 160.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 872.340 ; gain = 508.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 877.391 ; gain = 520.664
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 877.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:30:34 2018...
