# do TecTacToe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe {/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:36 on Oct 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe" /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv 
# -- Compiling module DetectGameEndAux
# 
# Top level modules:
# 	DetectGameEndAux
# End time: 12:45:36 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe {/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:36 on Oct 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/gsegura/Documents/taller/laboratorio4/TecTacToe" /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv 
# -- Compiling module DetectGameEndAux_tb
# 
# Top level modules:
# 	DetectGameEndAux_tb
# End time: 12:45:36 on Oct 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DetectGameEndAux_tb
# vsim work.DetectGameEndAux_tb 
# Start time: 12:45:43 on Oct 14,2019
# Loading sv_std.std
# Loading work.DetectGameEndAux_tb
# Loading work.DetectGameEndAux
add wave -position insertpoint sim:/DetectGameEndAux_tb/*
run
# Can't move the Now cursor.
# End time: 12:46:50 on Oct 14,2019, Elapsed time: 0:01:07
# Errors: 1, Warnings: 0, Suppressed Warnings: 10
