
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module cv32e40p_top
cv32e40p_top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set rtl       "/home/ICer/ITI/PnR_Grad/rtl"
/home/ICer/ITI/PnR_Grad/rtl
set LIB_PATH  "/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs"
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs
lappend search_path $LIB_PATH
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs
lappend search_path $rtl
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl
lappend search_path "/home/ICer/ITI/PnR_Grad/rtl/include"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl /home/ICer/ITI/PnR_Grad/rtl/include
lappend search_path "/home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/ICer/ITI/PnR_Grad/rtl /home/ICer/ITI/PnR_Grad/rtl/include /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src
set SSLIB "saed14hvt_ss0p6v125c.db" 
saed14hvt_ss0p6v125c.db
set TTLIB "saed14hvt_tt0p6v25c.db"
saed14hvt_tt0p6v25c.db
set FFLIB "saed14hvt_ff0p88v125c.db" 
saed14hvt_ff0p88v125c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $target_library]
* {saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db}
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format sverilog
sverilog
#analyze -format $file_format [glob ../$rtl/*]
#analyze -format $file_format [glob ../rtl/include/*]
analyze -format $file_format cv32e40p_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_fpu_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_fpu_pkg.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_apu_core_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv:25: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format fpnew_pkg.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:360: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_aligner.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_alu.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_alu_div.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_apu_disp.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_apu_disp.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_compressed_decoder.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_compressed_decoder.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_core.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_core.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_cs_registers.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_decoder.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_ex_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ex_stage.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_ff_one.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ff_one.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_fifo.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_fp_wrapper.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fp_wrapper.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_hwloop_regs.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_hwloop_regs.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_id_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_if_stage.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_int_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_int_controller.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_load_store_unit.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_mult.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_obi_interface.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_popcnt.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_popcnt.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_prefetch_buffer.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_buffer.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_prefetch_controller.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_register_file_ff.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
##analyze -format $file_format cv32e40p_register_file_latch.sv
analyze -format $file_format cv32e40p_clock_gate.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_clock_gate.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_sleep_unit.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_sleep_unit.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
analyze -format $file_format cv32e40p_top.sv
Running PRESTO HDLC
Compiling source file /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_top.sv
Presto compilation completed successfully.
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
1
elaborate -lib work cv32e40p_top
Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db'
Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ff0p88v125c.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed14hvt_ss0p6v125c'
  Loading link library 'saed14hvt_tt0p6v25c'
  Loading link library 'saed14hvt_ff0p88v125c'
  Loading link library 'gtech'
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cv32e40p_top'.
Information: Building the design 'cv32e40p_core' instantiated from design 'cv32e40p_top' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,NUM_MHPMCOUNTERS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_sleep_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_CLUSTER=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_sleep_unit_COREV_CLUSTER0 line 138 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_sleep_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_if_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,PULP_OBI=0,PULP_SECURE=0,FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 131 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    user/user     |
|           138            |    user/user     |
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 155 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           159            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 line 230 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_fetch_failed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_id_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,N_HWLP=2,PULP_SECURE=0,USE_PMP=0,A_EXTENSION=0,APU=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5,DEBUG_TRIGGER_EN=1". (HDL-193)

Statistics for case statements in always block at line 524 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           525            |    user/user     |
===============================================

Statistics for case statements in always block at line 573 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================

Statistics for case statements in always block at line 597 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           598            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 609 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           610            |    user/user     |
===============================================

Statistics for case statements in always block at line 617 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           618            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 637 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           638            |    user/user     |
===============================================

Statistics for case statements in always block at line 655 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           656            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 683 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           684            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 704 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 728 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 748 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           749            |    user/user     |
===============================================

Statistics for case statements in always block at line 754 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           755            |    user/user     |
===============================================

Statistics for case statements in always block at line 763 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           764            |    user/user     |
===============================================

Statistics for case statements in always block at line 769 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           770            |    user/user     |
===============================================

Statistics for case statements in always block at line 784 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           785            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1426 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  alu_clpx_shift_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    alu_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_is_subrot_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_is_clpx_ex_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_clpx_shift_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_clpx_img_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       atop_ex_o_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 line 1641 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|  mhpmevent_pipe_stall_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        id_valid_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_minstret_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_load_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_store_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mhpmevent_jump_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_branch_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mhpmevent_compressed_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mhpmevent_branch_taken_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_jr_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mhpmevent_imiss_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mhpmevent_ld_stall_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ex_stage' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "COREV_PULP=0,FPU=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 452 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_load_store_unit' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "PULP_OBI=0". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
|           123            |    auto/auto     |
|           131            |    auto/auto     |
|           143            |    auto/auto     |
|           156            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 222 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 232 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           233            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 262 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 291 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           292            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 328 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           332            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 418 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 184 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| data_load_event_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_type_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rdata_offset_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_sign_ext_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_we_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 299 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_load_store_unit_PULP_OBI0 line 442 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_cs_registers' instantiated from design 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1' with
	the parameters "N_HWLP=2,A_EXTENSION=0,FPU=0,ZFINX=0,APU=0,PULP_SECURE=0,USE_PMP=0,N_PMP_ENTRIES=16,NUM_MHPMCOUNTERS=1,COREV_PULP=0,COREV_CLUSTER=0,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:177: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:886: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:923: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:932: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:941: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:962: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1027: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1199: Concatenations cannot have unsized numbers; assuming 32 bits. (ELAB-332)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1213: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1220: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1399: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv:1468: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 258 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           262            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 458 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           460            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 885 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           920            |     no/auto      |
|           1041           |    user/user     |
|           1044           |    user/user     |
===============================================

Statistics for case statements in always block at line 1085 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1089           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1178 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mtvec_mode_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     depc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dcsr_q_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   dscratch0_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dscratch1_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mscratch_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mie_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mtvec_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1267 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
|    gen_trigger_regs.tmatch_value_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_trigger_regs.tmatch_control_exec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1464 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mhpmcounter_q_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1495 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mhpmevent_q_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 line 1528 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================================================
|                                                                           block name/line                                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================================================
| cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1/549 |   32   |   81    |      5       |
==========================================================================================================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_clock_gate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_buffer' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "PULP_OBI=0,COREV_PULP=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_aligner'. (HDL-193)

Statistics for case statements in always block at line 91 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_aligner line 66 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| hwlp_update_pc_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_instr_h_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   hwlp_addr_q_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       pc_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| aligner_ready_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_compressed_decoder' instantiated from design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0' with
	the parameters "FPU=0,ZFINX=0". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    user/user     |
|            55            |    user/user     |
|           195            |    user/user     |
|           272            |    user/user     |
|           339            |    user/user     |
|           436            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_register_file' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "ADDR_WIDTH=6,DATA_WIDTH=32,FPU=0,ZFINX=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 116 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 line 129 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================================
|                        block name/line                         | Inputs | Outputs | # sel inputs |
====================================================================================================
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/89 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/90 |   32   |   33    |      5       |
| cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0/91 |   32   |   33    |      5       |
====================================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_decoder' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_PULP=0,COREV_CLUSTER=0,A_EXTENSION=0,FPU=0,FPU_ADDMUL_LAT=0,FPU_OTHERS_LAT=0,ZFINX=0,PULP_SECURE=0,USE_PMP=0,APU_WOP_CPU=6,DEBUG_TRIGGER_EN=1". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:892: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:902: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:904: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1348: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1359: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1361: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1478: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:731: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:843: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1094: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1114: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1191: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1216: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1310: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1013: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1444: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1379: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1514: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1517: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1523: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1496: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1557: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1560: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1566: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1540: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:1577: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:2914: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv:533: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 198 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           293            |    user/user     |
|           342            |    user/user     |
|           376            |    user/user     |
|           401            |    user/user     |
|           487            |    user/user     |
|           925            |    user/user     |
|           2683           |    user/user     |
|           2704           |    user/user     |
|           2775           |    user/user     |
|           2788           |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "COREV_CLUSTER=0,COREV_PULP=0,FPU=0". (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv:952: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv:992: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 256 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |    user/user     |
|           541            |    user/user     |
|           677            |    user/user     |
|           932            |    user/user     |
|           1054           |    user/user     |
|           1122           |    user/user     |
===============================================

Statistics for case statements in always block at line 1508 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1512           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1433 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| debug_force_wakeup_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ctrl_fsm_cs_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     jump_done_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_mode_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    illegal_insn_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  debug_req_entry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1486 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_req_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 line 1496 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  debug_fsm_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  debug_fsm_cs_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_int_controller' instantiated from design 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1' with
	the parameters "PULP_SECURE=0". (HDL-193)

Inferred memory devices in process
	in routine cv32e40p_int_controller_PULP_SECURE0 line 59 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      irq_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:266: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:284: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:287: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:290: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv:293: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 272 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 345 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    user/user     |
|           360            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 387 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           394            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 414 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           416            |    user/user     |
===============================================

Statistics for case statements in always block at line 493 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           499            |    user/user     |
|           535            |    user/user     |
|           554            |    user/user     |
|           557            |    user/user     |
===============================================

Statistics for case statements in always block at line 587 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           591            |    user/user     |
|           593            |    user/user     |
|           613            |    user/user     |
|           633            |    user/user     |
|           653            |    user/user     |
===============================================

Statistics for case statements in always block at line 749 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           752            |     no/auto      |
===============================================

Statistics for case statements in always block at line 775 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           777            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 860 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           863            |    user/user     |
===============================================

Statistics for case statements in always block at line 928 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           931            |    user/user     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cv32e40p_alu/819 |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_mult'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:108: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:110: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:224: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:266: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:268: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:271: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:299: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:300: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:302: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:303: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:305: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv:312: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 128 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_mult line 199 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_load_store_unit_PULP_OBI0' with
	the parameters "TRANS_STABLE=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_prefetch_controller' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "DEPTH=2,PULP_OBI=0,COREV_PULP=0". (HDL-193)

Statistics for case statements in always block at line 164 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 226 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 line 347 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  trans_addr_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_fifo' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=32,DEPTH=2". (HDL-193)

Statistics for case statements in always block at line 111 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 111 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cv32e40p_fifo_0_32_2 line 140 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_obi_interface' instantiated from design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0' with
	the parameters "TRANS_STABLE=0". (HDL-193)

Statistics for case statements in always block at line 129 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_obi_interface_TRANS_STABLE0 line 177 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| gen_no_trans_stable.obi_atop_q_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|             state_q_reg             | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_addr_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_we_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  gen_no_trans_stable.obi_be_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| gen_no_trans_stable.obi_wdata_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_popcnt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_ff_one'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cv32e40p_alu_div'. (HDL-193)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv:109: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 123 in file
	'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cv32e40p_alu_div line 193 in file
		'/home/ICer/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'cv32e40p_top'.
{cv32e40p_top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'cv32e40p_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (25 designs)              /home/ICer/ITI/PnR_Grad/syn/cv32e40p_top.db, etc
  saed14hvt_ss0p6v125c (library) /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db
  saed14hvt_tt0p6v25c (library) /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db
  saed14hvt_ff0p88v125c (library) /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ff0p88v125c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cv32e40p_core.sdc
# Copyright 2020 Silicon Labs, Inc.
#
# This file, and derivatives thereof are licensed under the
# Solderpad License, Version 2.0 (the "License").
#
# Use of this file means you agree to the terms and conditions
# of the license and are in full compliance with the License.
#
# You may obtain a copy of the License at:
#
#     https://solderpad.org/licenses/SHL-2.0/
#
# Unless required by applicable law or agreed to in writing, software
# and hardware implementations thereof distributed under the License
# is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS
# OF ANY KIND, EITHER EXPRESSED OR IMPLIED.
#
# See the License for the specific language governing permissions and
# limitations under the License.
#//////////////////////////////////////////////////////////////////////////////
# Engineer:       Arjan Bink - arjan.bink@silabs.com                         //
#                                                                            //
# Project Name:   CV32E40P                                                   //
#                                                                            //
# Description:    Example synthesis constraints.                             //
#                                                                            //
#                 The clock period and input/output delays are technology    //
#                 and project dependent and are expected to be adjusted as   //
#                 needed.                                                    //
#                                                                            //
#                 OBI related bus inputs arrive late on purpose and OBI      //
#                 related outputs are available earlier (as they shall not   //
#                 combinatorially depend on the OBI inputs)                  //
#                                                                            //
#//////////////////////////////////////////////////////////////////////////////
# 200MHz
set clock_period 5.0
# Input delays for interrupts
set in_delay_irq          [expr $clock_period * 0.50] 
# Output delays for interrupt related signals
set out_delay_irq         [expr $clock_period * 0.25] 
# Input delays for early signals
set in_delay_early [expr $clock_period * 0.10] 
# OBI inputs delays
set in_delay_instr_gnt    [expr $clock_period * 0.80]
set in_delay_instr_rvalid [expr $clock_period * 0.80]
set in_delay_instr_rdata  [expr $clock_period * 0.80]
set in_delay_data_gnt     [expr $clock_period * 0.80]
set in_delay_data_rvalid  [expr $clock_period * 0.80]
set in_delay_data_rdata   [expr $clock_period * 0.80]
# OBI outputs delays
set out_delay_instr_req  [expr $clock_period * 0.60]
set out_delay_instr_addr [expr $clock_period * 0.60]
set out_delay_data_req   [expr $clock_period * 0.60]
set out_delay_data_we    [expr $clock_period * 0.60]
set out_delay_data_be    [expr $clock_period * 0.60]
set out_delay_data_addr  [expr $clock_period * 0.60]
set out_delay_data_wdata [expr $clock_period * 0.60]
# I/O delays for non RISC-V Bus Interface ports
set in_delay_other       [expr $clock_period * 0.10]
set out_delay_other      [expr $clock_period * 0.60]
# core_sleep_o output delay
set out_delay_core_sleep [expr $clock_period * 0.25]
# All clocks
set clock_ports [list     clk_i ]
# IRQ Input ports
set irq_input_ports [remove_from_collection [get_ports irq_i*] [get_ports irq_id_o*]]
# IRQ Output ports
set irq_output_ports [list     irq_ack_o     irq_id_o* ]
# Early Input ports (ideally from register)
set early_input_ports [list     debug_req_i     boot_addr_i*     mtvec_addr_i*     dm_halt_addr_i*     hart_id_i*     dm_exception_addr_i* ]
# RISC-V OBI Input ports
set obi_input_ports [list     instr_gnt_i     instr_rvalid_i     instr_rdata_i*     data_gnt_i     data_rvalid_i     data_rdata_i* ]
# RISC-V OBI Output ports
set obi_output_ports [list     instr_req_o     instr_addr_o*     data_req_o     data_we_o     data_be_o*     data_addr_o*     data_wdata_o* ]
# RISC-V Sleep Output ports
set sleep_output_ports [list     core_sleep_o ]
############## Defining default clock definitions ##############
create_clock       -name clk_i       -period $clock_period       [get_ports clk_i] 
########### Defining Default I/O constraints ###################
set all_clock_ports $clock_ports
set all_other_input_ports  [remove_from_collection [all_inputs]  [get_ports [list $all_clock_ports $obi_input_ports $irq_input_ports $early_input_ports]]]
Warning: Can't find ports matching 'instr_gnt_i instr_rvalid_i instr_rdata_i* data_gnt_i data_rvalid_i data_rdata_i*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'debug_req_i boot_addr_i* mtvec_addr_i* dm_halt_addr_i* hart_id_i* dm_exception_addr_i*' in design 'cv32e40p_top'. (UID-95)
set all_other_output_ports [remove_from_collection [all_outputs] [get_ports [list $all_clock_ports $obi_output_ports $sleep_output_ports $irq_output_ports]]]
Warning: Can't find ports matching 'instr_req_o instr_addr_o* data_req_o data_we_o data_be_o* data_addr_o* data_wdata_o*' in design 'cv32e40p_top'. (UID-95)
Warning: Can't find ports matching 'irq_ack_o irq_id_o*' in design 'cv32e40p_top'. (UID-95)
# IRQs
set_input_delay  $in_delay_irq          [get_ports $irq_input_ports        ] -clock clk_i
set_output_delay $out_delay_irq         [get_ports $irq_output_ports       ] -clock clk_i
# OBI input/output delays
set_input_delay  $in_delay_instr_gnt    [ get_ports instr_gnt_i            ] -clock clk_i
set_input_delay  $in_delay_instr_rvalid [ get_ports instr_rvalid_i         ] -clock clk_i
set_input_delay  $in_delay_instr_rdata  [ get_ports instr_rdata_i*         ] -clock clk_i
set_input_delay  $in_delay_data_gnt     [ get_ports data_gnt_i             ] -clock clk_i
set_input_delay  $in_delay_data_rvalid  [ get_ports data_rvalid_i          ] -clock clk_i
set_input_delay  $in_delay_data_rdata   [ get_ports data_rdata_i*          ] -clock clk_i
set_output_delay $out_delay_instr_req   [ get_ports instr_req_o            ] -clock clk_i
set_output_delay $out_delay_instr_addr  [ get_ports instr_addr_o*          ] -clock clk_i
set_output_delay $out_delay_data_req    [ get_ports data_req_o             ] -clock clk_i
set_output_delay $out_delay_data_we     [ get_ports data_we_o              ] -clock clk_i
set_output_delay $out_delay_data_be     [ get_ports data_be_o*             ] -clock clk_i
set_output_delay $out_delay_data_addr   [ get_ports data_addr_o*           ] -clock clk_i
set_output_delay $out_delay_data_wdata  [ get_ports data_wdata_o*          ] -clock clk_i
# Misc
set_input_delay  $in_delay_early        [get_ports $early_input_ports      ] -clock clk_i
set_input_delay  $in_delay_other        [get_ports $all_other_input_ports  ] -clock clk_i
set_output_delay $out_delay_other       [get_ports $all_other_output_ports ] -clock clk_i
set_output_delay $out_delay_core_sleep  [ get_ports core_sleep_o           ] -clock clk_i
1
source -echo ./cons.tcl
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
#set_input_transition 0.1 [remove_from_collection [all_inputs] [get_ports clk_i]]
set_clock_uncertainty [expr 0.01 * $clock_period] [get_clocks clk_i]
# Clocks
set_dont_touch_network [get_clocks clk_i]
# Resets
set_dont_touch_network [get_ports rst_ni]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#set_driving_cell -library saed14hvt_ff0p88v125c -lib_cell SAEDHVT14_BUF_1 -pin X [remove_from_collection [all_inputs] [get_ports clk_i]]
#set_driving_cell -library saed14hvt_tt0p6v25c -lib_cell SAEDHVT14_BUF_1 -pin X [all_inputs]
set_driving_cell -library saed14hvt_ss0p6v125c -lib_cell SAEDHVT14_BUF_1 -pin X [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.3956 [all_outputs] 
#input cap of buf_1
#set_load 1.59 [all_outputs]   input cap of buf_16
#set_load 10 [all_outputs]
set_max_fanout 4 [current_design]
Current design is 'cv32e40p_top'.
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "saed14hvt_ff0p88v125c" -min "ff0p88v125c" -max_library "saed14hvt_ss0p6v125c" -max "ss0p6v125c"
Using operating conditions 'ss0p6v125c' found in library 'saed14hvt_ss0p6v125c'.
Using operating conditions 'ff0p88v125c' found in library 'saed14hvt_ff0p88v125c'.
#set_operating_conditions -min_library "saed14hvt_tt0p6v25c" -min "tt0p6v25c" -max_library "saed14hvt_tt0p6v25c" -max "tt0p6v25c"
#set_operating_conditions -min_library "saed14hvt_ss0p6v125c" -min "ss0p6v125c" -max_library "saed14hvt_ss0p6v125c" -max "ss0p6v125c"
#set_operating_conditions -min_library "saed14hvt_ff0p88v125c" -min "ff0p88v125c" -max_library "saed14hvt_ff0p88v125c" -max "ff0p88v125c"
#ungroup -flatten -all
#read_sdc cv32e40p_core.sdc
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Warning: Can't read link_library file 'saed14hvt_ss0p6v125c.db saed14hvt_tt0p6v25c.db saed14hvt_ff0p88v125c.db'. (UID-3)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4222 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDHVT14_FSDN2_V2_0P5'. (OPT-914)
Warning: Operating condition ss0p6v125c set on design cv32e40p_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed14hvt_tt0p6v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1'
Information: The register 'mtvec_mode_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[uie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[upie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mprv]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[xdebugver][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaks]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[ebreaku]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stopcount]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[stoptime]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[zero0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[mprven]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[nmip]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg[prv][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE1'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0'
  Processing 'cv32e40p_mult'
  Processing 'cv32e40p_alu_div'
  Processing 'cv32e40p_ff_one'
  Processing 'cv32e40p_popcnt'
  Processing 'cv32e40p_alu'
  Processing 'cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
  Processing 'cv32e40p_int_controller_PULP_SECURE0'
Information: The register 'irq_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0'
Information: The register 'ctrl_fsm_cs_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1'
  Processing 'cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0'
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1'
Information: The register 'apu_waddr_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_compressed_decoder_FPU0_ZFINX0'
  Processing 'cv32e40p_aligner'
Information: The register 'state_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_obi_interface_TRANS_STABLE0'
  Processing 'cv32e40p_fifo_0_32_2'
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2'
  Processing 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0'
Information: The register 'is_fetch_failed_o_reg' is a constant and will be removed. (OPT-1206)
  Processing 'cv32e40p_clock_gate'
  Processing 'cv32e40p_sleep_unit_COREV_CLUSTER0'
  Processing 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1'
  Processing 'cv32e40p_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2'
  Processing 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_mult_DW_rash_0'
  Processing 'cv32e40p_mult_DW_rash_1'
  Processing 'cv32e40p_mult_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_sub_0'
  Processing 'cv32e40p_alu_DW01_cmp2_0'
  Processing 'cv32e40p_alu_DW01_cmp6_0'
  Processing 'cv32e40p_alu_DW01_cmp2_1'
  Processing 'cv32e40p_alu_DW01_cmp6_1'
  Processing 'cv32e40p_alu_DW01_cmp2_2'
  Processing 'cv32e40p_alu_DW01_cmp6_2'
  Processing 'cv32e40p_alu_DW01_cmp2_3'
  Processing 'cv32e40p_alu_DW01_cmp6_3'
  Processing 'cv32e40p_alu_DW01_cmp6_4'
  Processing 'cv32e40p_alu_DW_rash_0'
  Processing 'cv32e40p_alu_DW_rash_1'
  Processing 'cv32e40p_alu_DW_rash_2'
  Processing 'cv32e40p_alu_DW_rash_3'
  Processing 'cv32e40p_alu_DW_rash_4'
  Processing 'cv32e40p_alu_DW_rash_5'
  Processing 'cv32e40p_alu_DW_rash_6'
  Processing 'cv32e40p_alu_DW01_add_0'
  Processing 'cv32e40p_alu_DW01_dec_0'
  Processing 'cv32e40p_alu_DW01_add_1'
  Processing 'cv32e40p_alu_DW01_ash_0'
  Processing 'cv32e40p_alu_DW01_ash_1'
  Processing 'cv32e40p_alu_DW01_add_2'
  Processing 'cv32e40p_alu_div_DW01_dec_0'
  Processing 'cv32e40p_alu_div_DW01_sub_0'
  Processing 'cv32e40p_alu_div_DW01_add_0'
  Processing 'cv32e40p_alu_div_DW01_sub_1'
  Processing 'cv32e40p_alu_div_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_1'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_2'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_3'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_4'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_5'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_6'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_7'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_cmp6_8'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_dec_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_ash_0'
  Processing 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2'
  Processing 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_DW01_cmp6_0'
  Processing 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_0'
  Processing 'cv32e40p_aligner_DW01_add_1'
  Processing 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
  Building model 'DW01_add_width32' (cla)
  Processing 'DW01_add_width32'
  Allocating blocks in 'DW02_mult_A_width32_B_width1'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Allocating blocks in 'DW01_absval_width32'
  Building model 'DW01_inc_width32' (cla)
  Processing 'DW01_inc_width32'
  Building model 'DW01_absval_width32' (cla)
  Processing 'DW01_absval_width32'
  Allocating blocks in 'DW01_absval_width1'
  Building model 'DW01_inc_width1' (cla)
  Processing 'DW01_inc_width1'
  Building model 'DW01_absval_width1' (cla)
  Processing 'DW01_absval_width1'
  Building model 'DW01_inc_width33' (cla)
  Processing 'DW01_inc_width33'
  Building model 'DW02_mult_A_width32_B_width1' (csa)
  Processing 'DW02_mult_A_width32_B_width1'
  Allocating blocks in 'DW02_mult_A_width1_B_width32'
  Building model 'DW02_mult_A_width1_B_width32' (csa)
  Processing 'DW02_mult_A_width1_B_width32'
  Building model 'DW01_add_width3' (rpl)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width3' (cla)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width2' (cla)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width4' (rpl)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width4' (cla)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width5' (rpl)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width5' (cla)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width6' (rpl)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width6' (cla)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width20' (rpl)
  Processing 'DW01_add_width20'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW01_add_width19' (rpl)
  Processing 'DW01_add_width19'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Allocating blocks in 'DW02_mult_A_width9_B_width9'
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW02_mult_A_width9_B_width9' (csa)
  Processing 'DW02_mult_A_width9_B_width9'
  Allocating blocks in 'DW02_mult_A_width32_B_width32'
  Building model 'DW01_add_width62' (cla)
  Processing 'DW01_add_width62'
  Building model 'DW02_mult_A_width32_B_width32' (csa)
  Processing 'DW02_mult_A_width32_B_width32'
  Allocating blocks in 'DW02_mult_A_width17_B_width17'
  Building model 'DW02_mult_A_width17_B_width17' (csa)
  Processing 'DW02_mult_A_width17_B_width17'
  Building model 'DW01_add_width34' (rpl)
  Processing 'DW01_add_width34'
  Building model 'DW01_add_width34' (cla)
  Processing 'DW01_add_width34'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0'
  Processing 'cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0'
  Processing 'cv32e40p_popcnt_DW01_add_0'
  Processing 'cv32e40p_popcnt_DW01_add_1'
  Processing 'cv32e40p_popcnt_DW01_add_2'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'cv32e40p_popcnt_DW01_add_3'
  Processing 'cv32e40p_popcnt_DW01_add_4'
  Processing 'cv32e40p_popcnt_DW01_add_5'
  Processing 'cv32e40p_popcnt_DW01_add_6'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'cv32e40p_mult_DW01_add_0'
  Processing 'cv32e40p_mult_DW01_add_1'
  Processing 'cv32e40p_mult_DW01_add_2'
  Processing 'cv32e40p_mult_DW01_add_3'
  Processing 'cv32e40p_mult_DW02_mult_0'
  Processing 'cv32e40p_mult_DW01_add_4'
  Processing 'cv32e40p_mult_DW02_mult_1'
  Processing 'cv32e40p_mult_DW01_add_5'
  Processing 'cv32e40p_mult_DW02_mult_2'
  Processing 'cv32e40p_mult_DW01_add_6'
  Processing 'cv32e40p_mult_DW02_mult_3'
  Processing 'cv32e40p_mult_DW01_add_7'
  Processing 'cv32e40p_mult_DW01_add_8'
  Processing 'cv32e40p_mult_DW02_mult_4'
  Processing 'cv32e40p_mult_DW01_add_9'
  Processing 'cv32e40p_mult_DW01_add_10'
  Processing 'cv32e40p_mult_DW01_add_11'
  Processing 'cv32e40p_mult_DW01_add_12'
  Processing 'cv32e40p_mult_DW02_mult_5'
  Processing 'cv32e40p_mult_DW01_add_13'
  Processing 'cv32e40p_mult_DW02_mult_6'
  Processing 'cv32e40p_mult_DW01_add_14'
  Processing 'cv32e40p_mult_DW01_add_15'
  Processing 'cv32e40p_mult_DW02_mult_7'
  Processing 'cv32e40p_mult_DW01_add_16'
  Processing 'cv32e40p_mult_DW01_add_17'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:11   15200.7    354.67  242244.9   19605.8                          
    0:03:11   15200.7    354.67  242244.9   19605.8                          
    0:03:17   17003.6      4.67    3959.4   10306.0                          
Information: The register 'core_i/id_stage_i/apu_lat_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_lat_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_op_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_shift_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_shift_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_clpx_img_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_b_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_c_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_dot_op_a_ex_o_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_operator_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_imm_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_sel_subword_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/mult_operator_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_load_event_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/apu_en_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/regfile_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_reg_offset_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/atop_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/data_sign_ext_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_is_subrot_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_a_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/bmask_b_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_vec_mode_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_vec_mode_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'core_i/id_stage_i/alu_is_clpx_ex_o_reg' is a constant and will be removed. (OPT-1206)
    0:03:43   17300.2      0.00      -0.1    9710.3                          
    0:03:43   17300.2      0.00      -0.1    9710.3                          
    0:03:43   17300.2      0.00      -0.1    9710.3                          
    0:03:43   17300.2      0.00      -0.1    9710.3                          
    0:03:44   17300.2      0.00      -0.1    9710.3                          
    0:04:11   12555.9      0.00      -0.1    9710.3                          
    0:04:15   12554.4      0.00      -0.1    9733.9                          
    0:04:22   12554.4      0.00      -0.1    9733.9                          
    0:04:22   12554.4      0.00      -0.1    9733.9                          
    0:04:23   12545.2      0.00      -0.1    9733.9                          
    0:04:23   12545.2      0.00      -0.1    9733.9                          
    0:04:59   12608.0      0.00      -0.1    8875.9                          
    0:05:37   12663.1      0.00      -0.1    8175.9                          
    0:05:57   12700.1      0.00      -0.1    7946.9                          
    0:06:08   12712.3      0.00      -0.1    7812.9                          
    0:06:11   12715.1      0.00      -0.1    7771.9                          
    0:06:13   12718.6      0.00      -0.1    7745.9                          
    0:06:14   12719.6      0.00      -0.1    7738.9                          
    0:06:15   12720.2      0.00      -0.1    7735.9                          
    0:06:15   12720.2      0.00      -0.1    7735.9                          
    0:06:15   12720.2      0.00      -0.1    7735.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:15   12720.2      0.00      -0.1    7735.9                          
    0:06:15   12720.2      0.00      -0.1    7735.9                          
    0:06:15   12719.5      0.00      -0.1    7736.9                          


  Beginning Design Rule Fixing  (min_capacitance)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:15   12719.5      0.00      -0.1    7736.9                          
    0:06:16   12732.4      0.00      -0.1    7576.9 core_i/ex_stage_i/alu_i/net132642
    0:06:17   12745.7      0.00      -0.1    7396.9 core_i/ex_stage_i/mult_i/mult_110/net92355
    0:06:17   12759.9      0.00      -0.1    7204.9 core_i/ex_stage_i/mult_i/mult_110/net92339
    0:06:17   12774.1      0.00      -0.1    7012.9 core_i/ex_stage_i/mult_i/mult_300/net92301
    0:06:17   12789.2      0.00      -0.1    6808.9 core_i/ex_stage_i/mult_i/mult_300/net92311
    0:06:18   12808.8      0.00      -0.1    6544.9 core_i/ex_stage_i/mult_i/mult_299/net92255
    0:06:18   12828.3      0.00      -0.1    6280.9 core_i/ex_stage_i/mult_i/mult_299/net92274
    0:06:19   12842.5      0.00      -0.1    6099.9 core_i/cs_registers_i/net108052
    0:06:19   12858.5      0.00      -0.1    5919.9 core_i/cs_registers_i/net167174
    0:06:20   12870.1      0.00      -0.1    5797.9 core_i/ex_stage_i/alu_i/net133603
    0:06:36   12882.5      0.00      -0.1    5675.9 core_i/if_stage_i/instr_rdata_id_o[25]
    0:06:38   12919.8      0.00      -0.1    5604.9 core_i/id_stage_i/alu_operand_a_ex_o[20]
    0:06:38   12979.5      0.00      -0.1    5506.9 core_i/if_stage_i/net184516
    0:06:39   13023.0      0.00      -0.1    5415.9 core_i/ex_stage_i/alu_i/net132620
    0:06:40   13036.3      0.00      -0.1    5305.9 core_i/id_stage_i/alu_operand_b_ex_o[1]
    0:06:41   13076.8      0.00      -0.1    5228.9 core_i/id_stage_i/controller_i/ctrl_fsm_cs[1]
    0:06:41   13091.2      0.00      -0.1    5130.9 core_i/id_stage_i/alu_operand_b_ex_o[21]
    0:06:42   13129.6      0.00      -0.1    5059.9 core_i/if_stage_i/net185304
    0:06:43   13143.8      0.00      -0.1    4959.9 core_i/ex_stage_i/alu_i/net147780
    0:06:43   13158.6      0.00      -0.1    4864.9 core_i/if_stage_i/pc_id_o[24]
    0:06:44   13177.5      0.00      -0.1    4806.9 core_i/if_stage_i/instr_rdata_id_o[14]
    0:06:44   13210.7      0.00      -0.1    4732.9 core_i/ex_stage_i/alu_i/net169161
    0:06:45   13221.3      0.00      -0.1    4652.9 core_i/id_stage_i/controller_i/U4/net147885
    0:06:45   13232.0      0.00      -0.1    4572.9 core_i/ex_stage_i/alu_i/net133804
    0:06:46   13243.7      0.00      -0.1    4484.9 core_i/ex_stage_i/mult_i/mult_267/net92121
    0:06:46   13255.4      0.00      -0.1    4396.9 core_i/ex_stage_i/mult_i/mult_268/net92151
    0:06:46   13268.4      0.00      -0.1    4300.9 core_i/ex_stage_i/alu_i/shift_op_a[13]
    0:06:47   13285.5      0.00      -0.1    4204.9 core_i/if_stage_i/aligner_i/pc_o[6]
    0:06:48   13319.8      0.00      -0.1    4144.9 core_i/id_stage_i/net186313
    0:06:48   13334.4      0.00      -0.1    4082.9 core_i/ex_stage_i/alu_i/net170486
    0:06:49   13346.1      0.00      -0.1    4016.9 core_i/ex_stage_i/alu_i/net133751
    0:06:49   13358.5      0.00      -0.1    3953.9 core_i/id_stage_i/alu_operand_c_ex_o[28]
    0:06:50   13387.4      0.00      -0.1    3907.9 core_i/id_stage_i/net187431
    0:06:50   13439.7      0.00      -0.1    3865.9 core_i/if_stage_i/net186234
    0:06:51   13490.7      0.00      -0.1    3824.9 core_i/if_stage_i/net186148
    0:06:51   13502.4      0.00      -0.1    3780.9 core_i/ex_stage_i/mult_i/sra_114/net79893
    0:06:52   13514.2      0.00      -0.1    3736.9 core_i/ex_stage_i/alu_i/net133695
    0:06:52   13524.3      0.00      -0.1    3690.9 core_i/ex_stage_i/mult_i/mult_224/net177939
    0:06:53   13538.8      0.00      -0.1    3643.9 core_i/id_stage_i/alu_operand_c_ex_o[23]
    0:06:53   13562.4      0.00      -0.1    3603.9 core_i/id_stage_i/net188152
    0:06:54   13592.3      0.00      -0.1    3575.9 core_i/id_stage_i/net188059
    0:06:55   13625.2      0.00      -0.1    3545.9 core_i/id_stage_i/regfile_waddr_ex_o[4]
    0:06:55   13637.0      0.00      -0.1    3523.9 core_i/id_stage_i/decoder_i/n246
    0:06:55   13648.7      0.00      -0.1    3501.9 core_i/ex_stage_i/alu_i/net133122
    0:06:56   13657.8      0.00      -0.1    3472.9 core_i/id_stage_i/net89166
    0:06:56   13667.3      0.00      -0.1    3448.9 core_i/ex_stage_i/alu_i/net176497
    0:06:57   13679.6      0.00      -0.1    3424.9 core_i/ex_stage_i/alu_i/srl_300/net178164
    0:06:57   13685.5      0.00      -0.1    3398.9 core_i/ex_stage_i/mult_i/mult_224/net178024
    0:06:57   13691.3      0.00      -0.1    3372.9 core_i/ex_stage_i/mult_i/mult_110/net176330
    0:06:58   13707.2      0.00      -0.1    3344.9 core_i/id_stage_i/controller_i/deassert_we_o
    0:06:58   13732.8      0.00      -0.1    3324.9 core_i/id_stage_i/net189288
    0:06:59   13753.2      0.00      -0.1    3308.9 core_i/ex_stage_i/net189332
    0:06:59   13764.9      0.00      -0.1    3297.9                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:59   13764.9      0.00      -0.1    3297.9                          
    0:07:00   13764.9      0.00      -0.1    3297.9                          
    0:07:14   13619.4      0.00      -0.1    3297.9                          
    0:07:19   13559.2      0.00      -0.1    3297.9                          
    0:07:20   13528.9      0.00      -0.1    3297.9                          
    0:07:22   13518.4      0.00      -0.1    3297.9                          
    0:07:22   13514.5      0.00      -0.1    3297.9                          
    0:07:22   13514.5      0.00      -0.1    3297.9                          
    0:07:23   13514.5      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:23   13511.8      0.00      -0.1    3297.9                          
    0:07:28   13591.8      0.00      -0.1    3297.9                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cv32e40p_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI': 2254 load(s), 1 driver(s)
     Net 'core_i/ex_stage_i/alu_i/alu_div_i/Rst_RBI': 2257 load(s), 1 driver(s)
1
#compile_ultra
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write -f ddc -hierarchy -output netlists/$top_module.ddc
Writing ddc file 'netlists/cv32e40p_top.ddc'.
1
write_file -format verilog -hierarchy -output netlists/$top_module.sv
Writing verilog file '/home/ICer/ITI/PnR_Grad/syn/netlists/cv32e40p_top.sv'.
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 23 nets to module cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 36 nets to module cv32e40p_alu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module cv32e40p_mult_DW02_mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 39 nets to module cv32e40p_mult using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module cv32e40p_load_store_unit_PULP_OBI0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 35 nets to module cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ICer/ITI/PnR_Grad/syn/sdf/cv32e40p_top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'cv32e40p_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
sh mkdir -p reports	
report_area -hierarchy > reports/area.rpt
report_cell > ./reports/cells.rpt
report_qor > ./reports/qor.rpt
report_power -hierarchy > reports/power.rpt
#report_timing -delay_type min -max_paths 10 > reports/hold.rpt
report_timing -delay_type max -max_paths 10 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_resources > ./reports/resources.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
### to calculate no. of chains based on ff no. ###
#set flops_per_chain 452
#set num_flops [sizeof_collection [all_registers -edge_triggered]]
#set num_chains [expr $num_flops / $flops_per_chain + 1 ]
### to calculate no. of ff based on no. of chains ###
set num_chains 5
5
set num_flops [sizeof_collection [all_registers -edge_triggered]]
2257
set flops_per_chain [expr $num_flops / $num_chains + 1]
452
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 1552 Mbytes.
Memory usage for this session 1552 Mbytes.
CPU usage for this session 576 seconds ( 0.16 hours ).

Thank you...
