{
	"author": ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"],
	"booktitle": "Proceedings of the 19th International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2013",
	"dblpkey": "conf/hpca/ChangRLJ13",
	"doi": "10.1109/HPCA.2013.6522314",
	"ee": ["http://dx.doi.org/10.1109/HPCA.2013.6522314", "http://doi.ieeecomputersociety.org/10.1109/HPCA.2013.6522314"],
	"isbn": "978-1-4673-5585-8",
	"pages": "143-154",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["technolog", "comparison", "for", "larg", "last", "level", "cach", "l", "cs", "low", "leakag", "sram", "low", "write", "energi", "stt", "ram", "and", "refresh", "optim", "edram"],
	"tag": ["comparison", "energy", "scalability"],
	"title": "Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2013
}