#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11075.in[1] (.names)                                                                                                          3.661     4.938
n11075.out[0] (.names)                                                                                                         0.235     5.173
matrix_multiplication^c_reg_1~11_FF_NODE.D[0] (.latch)                                                                         0.000     5.173
data arrival time                                                                                                                        5.173

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_1~11_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -5.173
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.196


#Path 2
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.reset[0] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.reset[0] (matmul_32x32_systolic)                       5.166     5.166
data arrival time                                                                                                                                                                                   5.166

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.clk[0] (matmul_32x32_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.060    -0.018
data required time                                                                                                                                                                                 -0.018
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.018
data arrival time                                                                                                                                                                                  -5.166
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -5.184


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~131.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[131] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~131.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~131.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[131] (matmul_32x32_systolic)                       3.846     5.122
data arrival time                                                                                                                                                                                      5.122

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -5.122
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -5.140


#Path 4
Startpoint: lo0068.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo0068.clk[0] (.latch)                                                                                                          0.042     0.042
lo0068.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram)                       4.445     4.611
data arrival time                                                                                                                         4.611

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.611
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.078


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[121] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~121.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[121] (matmul_32x32_systolic)                       3.705     4.981
data arrival time                                                                                                                                                                                      4.981

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -4.981
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -4.999


#Path 6
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11170.in[1] (.names)                                                                                                          3.426     4.702
n11170.out[0] (.names)                                                                                                         0.235     4.937
matrix_multiplication^c_reg_0~16_FF_NODE.D[0] (.latch)                                                                         0.000     4.937
data arrival time                                                                                                                        4.937

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~16_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -4.937
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.961


#Path 7
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.c_data_out[170] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Endpoint  : lo0680.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.clk[0] (matmul_32x32_systolic)                                0.042     0.042
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.c_data_out[170] (matmul_32x32_systolic) [clock-to-output]     0.110     0.152
li0680.in[1] (.names)                                                                                                                                                                            4.514     4.666
li0680.out[0] (.names)                                                                                                                                                                           0.235     4.901
lo0680.D[0] (.latch)                                                                                                                                                                             0.000     4.901
data arrival time                                                                                                                                                                                          4.901

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
lo0680.clk[0] (.latch)                                                                                                                                                                           0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -4.901
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -4.925


#Path 8
Startpoint: matrix_multiplication^data_pi~319.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~319.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~319.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~319.data[0] (single_port_ram)                       4.427     4.427
data arrival time                                                                                                                          4.427

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~319.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.427
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.893


#Path 9
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~245.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~245_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~245.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~245.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15755.in[1] (.names)                                                                                                           3.305     4.582
n15755.out[0] (.names)                                                                                                          0.235     4.817
matrix_multiplication^c_reg_1~245_FF_NODE.D[0] (.latch)                                                                         0.000     4.817
data arrival time                                                                                                                         4.817

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_1~245_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -4.817
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.840


#Path 10
Startpoint: matrix_multiplication^data_pi~484.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~484.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~484.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~484.data[0] (single_port_ram)                       4.360     4.360
data arrival time                                                                                                                          4.360

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~484.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.360
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.827


#Path 11
Startpoint: matrix_multiplication^data_pi~61.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~61.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61.data[0] (single_port_ram)                       4.314     4.314
data arrival time                                                                                                                         4.314

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.314
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.780


#Path 12
Startpoint: matrix_multiplication^data_pi~362.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~362.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~362.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~362.data[0] (single_port_ram)                       4.264     4.264
data arrival time                                                                                                                          4.264

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~362.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.264
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.731


#Path 13
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~170.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~170_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~170.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~170.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n14250.in[1] (.names)                                                                                                           3.187     4.463
n14250.out[0] (.names)                                                                                                          0.235     4.698
matrix_multiplication^c_reg_0~170_FF_NODE.D[0] (.latch)                                                                         0.000     4.698
data arrival time                                                                                                                         4.698

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_0~170_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -4.698
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.722


#Path 14
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n11070.in[1] (.names)                                                                                                          3.187     4.463
n11070.out[0] (.names)                                                                                                         0.235     4.698
matrix_multiplication^c_reg_0~11_FF_NODE.D[0] (.latch)                                                                         0.000     4.698
data arrival time                                                                                                                        4.698

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_0~11_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -4.698
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.722


#Path 15
Startpoint: matrix_multiplication^data_pi~355.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~355.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~355.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~355.data[0] (single_port_ram)                       4.246     4.246
data arrival time                                                                                                                          4.246

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~355.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.246
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.713


#Path 16
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~109.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[109] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~109.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~109.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[109] (matmul_32x32_systolic)                       3.418     4.695
data arrival time                                                                                                                                                                                      4.695

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -4.695
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -4.712


#Path 17
Startpoint: matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~137.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~137_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~137.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_0.single_port_ram+u_single_port_ram^out~137.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n13590.in[1] (.names)                                                                                                           3.176     4.453
n13590.out[0] (.names)                                                                                                          0.235     4.688
matrix_multiplication^c_reg_0~137_FF_NODE.D[0] (.latch)                                                                         0.000     4.688
data arrival time                                                                                                                         4.688

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_0~137_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -4.688
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.711


#Path 18
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~256_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15970.in[0] (.names)                                                           4.421     4.421
n15970.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_0~256_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_0~256_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 19
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~254_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15930.in[0] (.names)                                                           4.421     4.421
n15930.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_0~254_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_0~254_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 20
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo2613.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li2613.in[2] (.names)                                                 4.421     4.421
li2613.out[0] (.names)                                                0.235     4.656
lo2613.D[0] (.latch)                                                  0.000     4.656
data arrival time                                                               4.656

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo2613.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -4.656
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.680


#Path 21
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_0_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n23905.in[0] (.names)                                                                4.421     4.421
n23905.out[0] (.names)                                                               0.235     4.656
matrix_multiplication^b_addr_0_0_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                              4.656

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_0_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -4.656
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -4.680


#Path 22
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_0_0_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n23835.in[0] (.names)                                                                4.421     4.421
n23835.out[0] (.names)                                                               0.235     4.656
matrix_multiplication^a_addr_0_0_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                              4.656

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_0_0_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -4.656
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -4.680


#Path 23
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo1028.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li1028.in[0] (.names)                                                 4.421     4.421
li1028.out[0] (.names)                                                0.235     4.656
lo1028.D[0] (.latch)                                                  0.000     4.656
data arrival time                                                               4.656

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo1028.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -4.656
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.680


#Path 24
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_0_1_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n23695.in[0] (.names)                                                                4.421     4.421
n23695.out[0] (.names)                                                               0.235     4.656
matrix_multiplication^b_addr_0_1_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                              4.656

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^b_addr_0_1_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -4.656
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -4.680


#Path 25
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~255_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15950.in[0] (.names)                                                           4.421     4.421
n15950.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_0~255_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_0~255_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 26
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo2599.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li2599.in[2] (.names)                                                 4.421     4.421
li2599.out[0] (.names)                                                0.235     4.656
lo2599.D[0] (.latch)                                                  0.000     4.656
data arrival time                                                               4.656

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo2599.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -4.656
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.680


#Path 27
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo2585.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li2585.in[2] (.names)                                                 4.421     4.421
li2585.out[0] (.names)                                                0.235     4.656
lo2585.D[0] (.latch)                                                  0.000     4.656
data arrival time                                                               4.656

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo2585.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -4.656
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.680


#Path 28
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo2571.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li2571.in[2] (.names)                                                 4.421     4.421
li2571.out[0] (.names)                                                0.235     4.656
lo2571.D[0] (.latch)                                                  0.000     4.656
data arrival time                                                               4.656

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo2571.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -4.656
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -4.680


#Path 29
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~256_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                           0.000     0.000
n15980.in[2] (.names)                                                                     4.421     4.421
n15980.out[0] (.names)                                                                    0.235     4.656
matrix_multiplication^data_from_out_mat~256_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                                   4.656

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^data_from_out_mat~256_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.656
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.680


#Path 30
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~255_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                           0.000     0.000
n15960.in[2] (.names)                                                                     4.421     4.421
n15960.out[0] (.names)                                                                    0.235     4.656
matrix_multiplication^data_from_out_mat~255_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                                   4.656

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^data_from_out_mat~255_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.656
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.680


#Path 31
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~254_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                           0.000     0.000
n15940.in[2] (.names)                                                                     4.421     4.421
n15940.out[0] (.names)                                                                    0.235     4.656
matrix_multiplication^data_from_out_mat~254_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                                   4.656

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^data_from_out_mat~254_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.656
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.680


#Path 32
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~253_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                           0.000     0.000
n15920.in[2] (.names)                                                                     4.421     4.421
n15920.out[0] (.names)                                                                    0.235     4.656
matrix_multiplication^data_from_out_mat~253_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                                   4.656

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^data_from_out_mat~253_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.656
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.680


#Path 33
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~253_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15915.in[2] (.names)                                                           4.421     4.421
n15915.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_1~253_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_1~253_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 34
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~254_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15935.in[2] (.names)                                                           4.421     4.421
n15935.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_1~254_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_1~254_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 35
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~255_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15955.in[2] (.names)                                                           4.421     4.421
n15955.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_1~255_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_1~255_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 36
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~256_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                 0.000     0.000
n15975.in[2] (.names)                                                           4.421     4.421
n15975.out[0] (.names)                                                          0.235     4.656
matrix_multiplication^c_reg_1~256_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                         4.656

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_1~256_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -4.656
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.680


#Path 37
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_1_0_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                      0.000     0.000
n23765.in[0] (.names)                                                                4.421     4.421
n23765.out[0] (.names)                                                               0.235     4.656
matrix_multiplication^a_addr_1_0_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.656
data arrival time                                                                              4.656

clock matrix_multiplication^clk (rise edge)                                          0.000     0.000
clock source latency                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                          0.000     0.000
matrix_multiplication^a_addr_1_0_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                    0.000     0.042
cell setup time                                                                     -0.066    -0.024
data required time                                                                            -0.024
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.024
data arrival time                                                                             -4.656
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -4.680


#Path 38
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       4.213     4.213
data arrival time                                                                                                                        4.213

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.213
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.679


#Path 39
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~107.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[107] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~107.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~107.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.b_data[107] (matmul_32x32_systolic)                       3.378     4.655
data arrival time                                                                                                                                                                                      4.655

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_1^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -4.655
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -4.672


#Path 40
Startpoint: matrix_multiplication^data_pi~356.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~356.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~356.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~356.data[0] (single_port_ram)                       4.206     4.206
data arrival time                                                                                                                          4.206

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~356.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.206
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.672


#Path 41
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~406.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.a_data[406] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~406.clk[0] (single_port_ram)                                                                                    0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~406.out[0] (single_port_ram) [clock-to-output]                                                                  1.234     1.276
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.a_data[406] (matmul_32x32_systolic)                       3.371     4.648
data arrival time                                                                                                                                                                                      4.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_32x32_systolic+u_matmul_32x32_systolic_0_0^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                                                                            0.000     0.042
cell setup time                                                                                                                                                                             -0.060    -0.018
data required time                                                                                                                                                                                    -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                    -0.018
data arrival time                                                                                                                                                                                     -4.648
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -4.665


#Path 42
Startpoint: matrix_multiplication^data_pi~509.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~509.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~509.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~509.data[0] (single_port_ram)                       4.197     4.197
data arrival time                                                                                                                          4.197

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~509.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.197
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.663


#Path 43
Startpoint: matrix_multiplication^data_pi~69.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~69.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~69.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~69.data[0] (single_port_ram)                       4.183     4.183
data arrival time                                                                                                                         4.183

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~69.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.183
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.649


#Path 44
Startpoint: matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~223.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~223_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~223.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~223.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n15315.in[1] (.names)                                                                                                           3.108     4.385
n15315.out[0] (.names)                                                                                                          0.235     4.620
matrix_multiplication^c_reg_1~223_FF_NODE.D[0] (.latch)                                                                         0.000     4.620
data arrival time                                                                                                                         4.620

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_1~223_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -4.620
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.643


#Path 45
Startpoint: matrix_multiplication^data_pi~309.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~309.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^data_pi~309.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~309.data[0] (single_port_ram)                       4.170     4.170
data arrival time                                                                                                                          4.170

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~309.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -4.170
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.636


#Path 46
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~112.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~112.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~112.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 47
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 48
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~111.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~111.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~111.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 49
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~110.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~110.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~110.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 50
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~109.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~109.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~109.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 51
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~108.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~108.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~108.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 52
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~107.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~107.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~107.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 53
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~72.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 54
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~106.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~106.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~106.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 55
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~105.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~105.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~105.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 56
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~104.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~104.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~104.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 57
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~103.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 58
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 59
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 60
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 61
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 62
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 63
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 64
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 65
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 66
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 67
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~84.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 68
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~123.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~123.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~123.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 69
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~134.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~134.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~134.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 70
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~133.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~133.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~133.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 71
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~132.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~132.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~132.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 72
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~131.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~131.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~131.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 73
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~130.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~130.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~130.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 74
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~129.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~129.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~129.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 75
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~128.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~128.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~128.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 76
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~127.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 77
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~126.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~126.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~126.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 78
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~125.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~125.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~125.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 79
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~124.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~124.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~124.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 80
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~113.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~113.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~113.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 81
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~122.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~122.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~122.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 82
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~121.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~121.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 83
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~120.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~120.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~120.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 84
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~119.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~119.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~119.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 85
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~118.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~118.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~118.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 86
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~117.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 87
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~116.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~116.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~116.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 88
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~115.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~115.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~115.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 89
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                       4.158

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -4.158
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.624


#Path 90
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~114.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~114.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                         4.158

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~114.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.158
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.624


#Path 91
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 92
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~79.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 93
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 94
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~80.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 95
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~81.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 96
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~82.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 97
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~78.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 98
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~77.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 99
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~76.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#Path 100
Startpoint: matrix_multiplication^we_a.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_a.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram)                        4.158     4.158
data arrival time                                                                                                                        4.158

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.158
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.624


#End of timing report
