

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Thu May 24 19:27:12 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.24|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.54ns
ST_1: data_V_read_8 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)

ST_1: r_V (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:2  %r_V = call i27 @_ssdm_op_BitConcatenate.i27.i14.i13(i14 %data_V_read_8, i13 0)

ST_1: sext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:3  %sext_cast = sext i27 %r_V to i55

ST_1: mul (7)  [7/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_1: tmp (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:6  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read_8, i32 13)


 <State 2>: 1.54ns
ST_2: mul (7)  [6/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 3>: 1.54ns
ST_3: mul (7)  [5/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 4>: 1.54ns
ST_4: mul (7)  [4/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 5>: 1.54ns
ST_5: mul (7)  [3/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 6>: 1.54ns
ST_6: mul (7)  [2/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast


 <State 7>: 4.24ns
ST_7: mul (7)  [1/7] 1.54ns  loc: src/tk-mu_simple.h:624
_ifconv:4  %mul = mul i55 178956971, %sext_cast

ST_7: neg_mul (8)  [1/1] 1.99ns  loc: src/tk-mu_simple.h:624
_ifconv:5  %neg_mul = sub i55 0, %mul

ST_7: tmp_279 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:7  %tmp_279 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul, i32 30, i32 54)

ST_7: tmp_280 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:8  %tmp_280 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul, i32 30, i32 54)

ST_7: p_v_v (12)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:624
_ifconv:9  %p_v_v = select i1 %tmp, i25 %tmp_279, i25 %tmp_280


 <State 8>: 1.57ns
ST_8: trunc (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:10  %trunc = sext i25 %p_v_v to i26

ST_8: neg_ti (14)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:624
_ifconv:11  %neg_ti = sub i26 0, %trunc


 <State 9>: 3.67ns
ST_9: tmp_224 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624 (grouped into LUT with out node r_V_21)
_ifconv:12  %tmp_224 = sext i25 %p_v_v to i26

ST_9: tmp_225 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624 (grouped into LUT with out node r_V_21)
_ifconv:13  %tmp_225 = select i1 %tmp, i26 %neg_ti, i26 %tmp_224

ST_9: r_V_21 (17)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:624 (out node of the LUT)
_ifconv:14  %r_V_21 = sub i26 8388608, %tmp_225

ST_9: tmp_213 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:15  %tmp_213 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_21, i32 10, i32 25)

ST_9: ret_V_cast (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:16  %ret_V_cast = sext i16 %tmp_213 to i17

ST_9: tmp_281 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624 (grouped into LUT with out node index)
_ifconv:17  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21, i32 25)

ST_9: tmp_282 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:18  %tmp_282 = trunc i26 %r_V_21 to i10

ST_9: tmp_s (22)  [1/1] 1.23ns  loc: src/tk-mu_simple.h:624
_ifconv:19  %tmp_s = icmp eq i10 %tmp_282, 0

ST_9: ret_V (23)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:624
_ifconv:20  %ret_V = add i17 1, %ret_V_cast

ST_9: tmp_226 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624
_ifconv:21  %tmp_226 = sext i16 %tmp_213 to i32

ST_9: tmp_227 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624 (grouped into LUT with out node index)
_ifconv:22  %tmp_227 = sext i17 %ret_V to i32

ST_9: tmp_228 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:624 (grouped into LUT with out node index)
_ifconv:23  %tmp_228 = select i1 %tmp_s, i32 %tmp_226, i32 %tmp_227

ST_9: index (27)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:624 (out node of the LUT)
_ifconv:24  %index = select i1 %tmp_281, i32 %tmp_228, i32 %tmp_226

ST_9: tmp_283 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:626
_ifconv:25  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_9: tmp_284 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:627
_ifconv:26  %tmp_284 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)


 <State 10>: 2.39ns
ST_10: icmp (30)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:627
_ifconv:27  %icmp = icmp sgt i19 %tmp_284, 0

ST_10: tmp_211 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:628
_ifconv:28  %tmp_211 = zext i32 %index to i64

ST_10: arcsinh_table9_addr (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:628
_ifconv:29  %arcsinh_table9_addr = getelementptr [8192 x i12]* @arcsinh_table9, i64 0, i64 %tmp_211

ST_10: arcsinh_table9_load (33)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:628
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2


 <State 11>: 3.10ns
ST_11: StgValue_48 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:619
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_11: arcsinh_table9_load (33)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:628
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2

ST_11: sel_tmp1 (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:626 (grouped into LUT with out node sel_tmp2)
_ifconv:31  %sel_tmp1 = xor i1 %tmp_283, true

ST_11: sel_tmp2 (35)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:627 (out node of the LUT)
_ifconv:32  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_11: sel_tmp (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:628 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:33  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

ST_11: tmp_215 (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:628 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:34  %tmp_215 = or i1 %sel_tmp2, %tmp_283

ST_11: ssdm_int_V_write_ass (38)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:628 (out node of the LUT)
_ifconv:35  %ssdm_int_V_write_ass = select i1 %tmp_215, i12 %sel_tmp, i12 %arcsinh_table9_load

ST_11: StgValue_55 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:630
_ifconv:36  ret i12 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.54ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 4>: 1.54ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 5>: 1.54ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 6>: 1.54ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)

 <State 7>: 4.24ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:624) [7]  (1.54 ns)
	'sub' operation ('neg_mul', src/tk-mu_simple.h:624) [8]  (1.99 ns)
	'select' operation ('p_v_v', src/tk-mu_simple.h:624) [12]  (0.71 ns)

 <State 8>: 1.57ns
The critical path consists of the following:
	'sub' operation ('neg_ti', src/tk-mu_simple.h:624) [14]  (1.57 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	'select' operation ('tmp_225', src/tk-mu_simple.h:624) [16]  (0 ns)
	'sub' operation ('r.V', src/tk-mu_simple.h:624) [17]  (1.57 ns)
	'add' operation ('ret.V', src/tk-mu_simple.h:624) [23]  (1.39 ns)
	'select' operation ('tmp_228', src/tk-mu_simple.h:624) [26]  (0 ns)
	'select' operation ('index', src/tk-mu_simple.h:624) [27]  (0.71 ns)

 <State 10>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('arcsinh_table9_addr', src/tk-mu_simple.h:628) [32]  (0 ns)
	'load' operation ('arcsinh_table9_load', src/tk-mu_simple.h:628) on array 'arcsinh_table9' [33]  (2.39 ns)

 <State 11>: 3.1ns
The critical path consists of the following:
	'load' operation ('arcsinh_table9_load', src/tk-mu_simple.h:628) on array 'arcsinh_table9' [33]  (2.39 ns)
	'select' operation ('ssdm_int<14 + 1024 * 0, true>.V', src/tk-mu_simple.h:628) [38]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
