#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x56452e14d2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56452e14ca70 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x56452e255ee0_0 .net "alu_input1", 31 0, L_0x56452e292040;  1 drivers
v0x56452e255fc0_0 .net "alu_input2", 31 0, L_0x56452e292d50;  1 drivers
o0x7fccf239f948 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e256080_0 .net "clk", 0 0, o0x7fccf239f948;  0 drivers
v0x56452e256120_0 .net "ex_alu_result", 31 0, L_0x56452e293740;  1 drivers
v0x56452e256210_0 .net "ex_branch_target", 31 0, L_0x56452e2938c0;  1 drivers
o0x7fccf239f9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e256320_0 .net "ex_neg_flag", 0 0, o0x7fccf239f9a8;  0 drivers
v0x56452e2563c0_0 .net "ex_wb_alu_result", 31 0, v0x56452e23e000_0;  1 drivers
v0x56452e2564f0_0 .net "ex_wb_mem_data", 31 0, v0x56452e23e0e0_0;  1 drivers
v0x56452e2565b0_0 .net "ex_wb_mem_to_reg", 0 0, v0x56452e23e1c0_0;  1 drivers
v0x56452e2566e0_0 .net "ex_wb_neg_flag", 0 0, v0x56452e23e280_0;  1 drivers
v0x56452e256810_0 .net "ex_wb_rd", 5 0, v0x56452e23e420_0;  1 drivers
v0x56452e2568d0_0 .net "ex_wb_reg_write", 0 0, v0x56452e23e500_0;  1 drivers
v0x56452e256970_0 .net "ex_wb_zero_flag", 0 0, v0x56452e23e6a0_0;  1 drivers
v0x56452e256aa0_0 .net "ex_write_data", 31 0, L_0x56452e293610;  1 drivers
v0x56452e256b60_0 .net "ex_zero_flag", 0 0, L_0x56452e293300;  1 drivers
v0x56452e256c00_0 .net "id_alu_op", 2 0, v0x56452e244510_0;  1 drivers
v0x56452e256cc0_0 .net "id_alu_src", 0 0, v0x56452e2445f0_0;  1 drivers
v0x56452e256e70_0 .net "id_branch", 0 0, v0x56452e2446c0_0;  1 drivers
v0x56452e256f10_0 .net "id_ex_alu_op", 2 0, v0x56452e241650_0;  1 drivers
v0x56452e256fd0_0 .net "id_ex_alu_src", 0 0, v0x56452e241740_0;  1 drivers
v0x56452e257070_0 .net "id_ex_branch", 0 0, v0x56452e241830_0;  1 drivers
v0x56452e257110_0 .net "id_ex_imm", 31 0, v0x56452e2418d0_0;  1 drivers
v0x56452e2571d0_0 .net "id_ex_jump", 0 0, v0x56452e2419e0_0;  1 drivers
v0x56452e257270_0 .net "id_ex_mem_to_reg", 0 0, v0x56452e241aa0_0;  1 drivers
v0x56452e257310_0 .net "id_ex_mem_write", 0 0, v0x56452e241b40_0;  1 drivers
v0x56452e257440_0 .net "id_ex_pc", 31 0, v0x56452e241c80_0;  1 drivers
v0x56452e257500_0 .net "id_ex_rd", 5 0, v0x56452e241d40_0;  1 drivers
v0x56452e2575c0_0 .net "id_ex_reg_data1", 31 0, v0x56452e241e00_0;  1 drivers
v0x56452e257680_0 .net "id_ex_reg_data2", 31 0, v0x56452e241ed0_0;  1 drivers
v0x56452e257790_0 .net "id_ex_reg_write", 0 0, v0x56452e241fa0_0;  1 drivers
v0x56452e257880_0 .net "id_ex_rs", 5 0, v0x56452e242070_0;  1 drivers
v0x56452e257990_0 .net "id_ex_rt", 5 0, v0x56452e242140_0;  1 drivers
v0x56452e257aa0_0 .net "id_imm", 31 0, v0x56452e244ec0_0;  1 drivers
v0x56452e257d70_0 .net "id_jump", 0 0, v0x56452e2447c0_0;  1 drivers
v0x56452e257e10_0 .net "id_mem_to_reg", 0 0, v0x56452e244890_0;  1 drivers
v0x56452e257eb0_0 .net "id_mem_write", 0 0, v0x56452e244980_0;  1 drivers
v0x56452e257f50_0 .net "id_pc", 31 0, L_0x56452e290470;  1 drivers
v0x56452e258060_0 .net "id_rd", 5 0, L_0x56452e2905c0;  1 drivers
v0x56452e258170_0 .net "id_reg_data1", 31 0, L_0x56452e290ad0;  1 drivers
v0x56452e258230_0 .net "id_reg_data2", 31 0, L_0x56452e291080;  1 drivers
v0x56452e2582f0_0 .net "id_reg_write", 0 0, v0x56452e244af0_0;  1 drivers
v0x56452e258390_0 .net "id_rs", 5 0, L_0x56452e2904e0;  1 drivers
v0x56452e2584a0_0 .net "id_rt", 5 0, L_0x56452e290550;  1 drivers
v0x56452e2585b0_0 .net "if_flush", 0 0, L_0x56452e28fe80;  1 drivers
v0x56452e2586a0_0 .net "if_id_instr", 31 0, v0x56452e2494d0_0;  1 drivers
v0x56452e258760_0 .net "if_id_pc", 31 0, v0x56452e2496c0_0;  1 drivers
v0x56452e258820_0 .net "if_instr", 31 0, v0x56452e24a5d0_0;  1 drivers
v0x56452e258930_0 .net "if_next_pc", 31 0, L_0x56452e28fd50;  1 drivers
v0x56452e2589f0_0 .net "if_pc", 31 0, v0x56452e24e970_0;  1 drivers
v0x56452e258ab0_0 .net "mem_alu_result", 31 0, L_0x56452e293960;  1 drivers
v0x56452e258b70_0 .net "mem_mem_to_reg", 0 0, L_0x56452e293d70;  1 drivers
v0x56452e258c60_0 .net "mem_neg_flag", 0 0, L_0x56452e293c40;  1 drivers
v0x56452e258d00_0 .net "mem_rd", 5 0, L_0x56452e2939d0;  1 drivers
v0x56452e258da0_0 .net "mem_read_data", 31 0, v0x56452e253800_0;  1 drivers
v0x56452e258e60_0 .net "mem_reg_write", 0 0, L_0x56452e293d00;  1 drivers
v0x56452e258f00_0 .net "mem_zero_flag", 0 0, L_0x56452e293b80;  1 drivers
v0x56452e258fa0_0 .net "neg_flag", 0 0, L_0x56452e293430;  1 drivers
o0x7fccf239fa98 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e259090_0 .net "rst", 0 0, o0x7fccf239fa98;  0 drivers
v0x56452e259130_0 .net "wb_write_data", 31 0, L_0x56452e294010;  1 drivers
v0x56452e2591d0_0 .net "wb_write_en", 0 0, L_0x56452e2941d0;  1 drivers
v0x56452e259270_0 .net "wb_write_reg", 5 0, L_0x56452e293f20;  1 drivers
L_0x56452e28ff80 .part v0x56452e2494d0_0, 0, 4;
S_0x56452e206940 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x56452e21d690 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x56452e293610 .functor BUFZ 32, L_0x56452e292d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fccf2356378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56452e23c150_0 .net/2u *"_ivl_0", 3 0, L_0x7fccf2356378;  1 drivers
v0x56452e23c230_0 .net *"_ivl_2", 0 0, L_0x56452e2934d0;  1 drivers
L_0x7fccf23563c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56452e23c2f0_0 .net/2u *"_ivl_4", 31 0, L_0x7fccf23563c0;  1 drivers
v0x56452e23c3e0_0 .net *"_ivl_6", 31 0, L_0x56452e293570;  1 drivers
v0x56452e23c4c0_0 .net "alu_op", 2 0, v0x56452e241650_0;  alias, 1 drivers
v0x56452e23c5d0_0 .net "alu_operand_b", 31 0, L_0x56452e292f60;  1 drivers
v0x56452e23c6c0_0 .net "alu_result_wire", 31 0, v0x56452e23b440_0;  1 drivers
v0x56452e23c780_0 .net "alu_src", 0 0, v0x56452e241740_0;  alias, 1 drivers
v0x56452e23c850_0 .net "ex_alu_result", 31 0, L_0x56452e293740;  alias, 1 drivers
v0x56452e23c980_0 .net "ex_branch_target", 31 0, L_0x56452e2938c0;  alias, 1 drivers
v0x56452e23ca70_0 .net "ex_write_data", 31 0, L_0x56452e293610;  alias, 1 drivers
v0x56452e23cb30_0 .net "id_ex_imm", 31 0, v0x56452e2418d0_0;  alias, 1 drivers
v0x56452e23cbf0_0 .net "id_ex_mem_write", 0 0, v0x56452e241b40_0;  alias, 1 drivers
o0x7fccf239f6a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56452e23ccb0_0 .net "id_ex_opcode", 3 0, o0x7fccf239f6a8;  0 drivers
v0x56452e23cd90_0 .net "id_ex_pc", 31 0, v0x56452e241c80_0;  alias, 1 drivers
v0x56452e23ce50_0 .net "id_ex_reg_data1", 31 0, L_0x56452e292040;  alias, 1 drivers
v0x56452e23cf20_0 .net "id_ex_reg_data2", 31 0, L_0x56452e292d50;  alias, 1 drivers
v0x56452e23cff0_0 .net "neg_flag", 0 0, L_0x56452e293430;  alias, 1 drivers
v0x56452e23d0c0_0 .net "zero_flag", 0 0, L_0x56452e293300;  alias, 1 drivers
E_0x56452e0ac180 .event anyedge, v0x56452e23be40_0, v0x56452e23cbf0_0;
L_0x56452e2934d0 .cmp/eq 4, o0x7fccf239f6a8, L_0x7fccf2356378;
L_0x56452e293570 .arith/sum 32, v0x56452e241c80_0, L_0x7fccf23563c0;
L_0x56452e293740 .functor MUXZ 32, v0x56452e23b440_0, L_0x56452e293570, L_0x56452e2934d0, C4<>;
S_0x56452e202900 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x56452e206940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fccf2356330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e1fab60_0 .net/2u *"_ivl_6", 31 0, L_0x7fccf2356330;  1 drivers
v0x56452e1fdfd0_0 .net "a", 31 0, L_0x56452e292040;  alias, 1 drivers
v0x56452e1df320_0 .net "alu_control", 2 0, v0x56452e241650_0;  alias, 1 drivers
v0x56452e199180_0 .net "b", 31 0, L_0x56452e292f60;  alias, 1 drivers
v0x56452e1bbd50_0 .net "cmd_add", 0 0, L_0x56452e293090;  1 drivers
v0x56452e1bf200_0 .net "cmd_neg", 0 0, L_0x56452e2931c0;  1 drivers
v0x56452e23b2c0_0 .net "cmd_sub", 0 0, L_0x56452e293260;  1 drivers
v0x56452e23b380_0 .net "negative", 0 0, L_0x56452e293430;  alias, 1 drivers
v0x56452e23b440_0 .var "result", 31 0;
v0x56452e23b520_0 .net "zero", 0 0, L_0x56452e293300;  alias, 1 drivers
E_0x56452e087a00 .event anyedge, v0x56452e1df320_0, v0x56452e1fdfd0_0, v0x56452e199180_0;
L_0x56452e293090 .part v0x56452e241650_0, 2, 1;
L_0x56452e2931c0 .part v0x56452e241650_0, 1, 1;
L_0x56452e293260 .part v0x56452e241650_0, 0, 1;
L_0x56452e293300 .cmp/eq 32, v0x56452e23b440_0, L_0x7fccf2356330;
L_0x56452e293430 .part v0x56452e23b440_0, 31, 1;
S_0x56452e23b6e0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x56452e206940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56452e23b890_0 .net "in0", 31 0, L_0x56452e292d50;  alias, 1 drivers
v0x56452e23b970_0 .net "in1", 31 0, v0x56452e2418d0_0;  alias, 1 drivers
v0x56452e23ba50_0 .net "out", 31 0, L_0x56452e292f60;  alias, 1 drivers
v0x56452e23baf0_0 .net "sel", 0 0, v0x56452e241740_0;  alias, 1 drivers
L_0x56452e292f60 .functor MUXZ 32, L_0x56452e292d50, v0x56452e2418d0_0, v0x56452e241740_0, C4<>;
S_0x56452e23bc10 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x56452e206940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56452e23be40_0 .net "a", 31 0, v0x56452e241c80_0;  alias, 1 drivers
v0x56452e23bf40_0 .net "b", 31 0, v0x56452e2418d0_0;  alias, 1 drivers
v0x56452e23c000_0 .net "out", 31 0, L_0x56452e2938c0;  alias, 1 drivers
L_0x56452e2938c0 .arith/sum 32, v0x56452e241c80_0, v0x56452e2418d0_0;
S_0x56452e23d2d0 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x56452e23d6e0_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e23d7c0_0 .net "ex_alu_result", 31 0, L_0x56452e293740;  alias, 1 drivers
v0x56452e23d8b0_0 .net "ex_mem_data", 31 0, L_0x56452e293610;  alias, 1 drivers
v0x56452e23d9b0_0 .net "ex_mem_to_reg", 0 0, v0x56452e241aa0_0;  alias, 1 drivers
v0x56452e23da50_0 .net "ex_neg_flag", 0 0, o0x7fccf239f9a8;  alias, 0 drivers
o0x7fccf239f9d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56452e23db40_0 .net "ex_opcode", 3 0, o0x7fccf239f9d8;  0 drivers
v0x56452e23dc20_0 .net "ex_rd", 5 0, v0x56452e241d40_0;  alias, 1 drivers
v0x56452e23dd00_0 .net "ex_reg_write", 0 0, v0x56452e241fa0_0;  alias, 1 drivers
o0x7fccf239fa68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56452e23ddc0_0 .net "ex_rt", 5 0, o0x7fccf239fa68;  0 drivers
v0x56452e23dea0_0 .net "ex_zero_flag", 0 0, L_0x56452e293300;  alias, 1 drivers
v0x56452e23df40_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
v0x56452e23e000_0 .var "wb_alu_result", 31 0;
v0x56452e23e0e0_0 .var "wb_mem_data", 31 0;
v0x56452e23e1c0_0 .var "wb_mem_to_reg", 0 0;
v0x56452e23e280_0 .var "wb_neg_flag", 0 0;
v0x56452e23e340_0 .var "wb_opcode", 3 0;
v0x56452e23e420_0 .var "wb_rd", 5 0;
v0x56452e23e500_0 .var "wb_reg_write", 0 0;
v0x56452e23e5c0_0 .var "wb_rt", 5 0;
v0x56452e23e6a0_0 .var "wb_zero_flag", 0 0;
E_0x56452e0ac5f0 .event posedge, v0x56452e23d6e0_0;
S_0x56452e23e9e0 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x56452e291460 .functor AND 1, L_0x56452e291330, v0x56452e23e500_0, C4<1>, C4<1>;
L_0x56452e291830 .functor AND 1, L_0x56452e291460, L_0x56452e2916f0, C4<1>, C4<1>;
L_0x56452e291aa0 .functor AND 1, L_0x56452e291940, L_0x56452e293d00, C4<1>, C4<1>;
L_0x56452e291db0 .functor AND 1, L_0x56452e291aa0, L_0x56452e291c40, C4<1>, C4<1>;
L_0x56452e292260 .functor AND 1, L_0x56452e2921c0, v0x56452e23e500_0, C4<1>, C4<1>;
L_0x56452e2925e0 .functor AND 1, L_0x56452e292260, L_0x56452e292540, C4<1>, C4<1>;
L_0x56452e292800 .functor AND 1, L_0x56452e2926f0, L_0x56452e293d00, C4<1>, C4<1>;
L_0x56452e292790 .functor AND 1, L_0x56452e292800, L_0x56452e2929b0, C4<1>, C4<1>;
v0x56452e23ecf0_0 .net *"_ivl_0", 0 0, L_0x56452e291330;  1 drivers
v0x56452e23edb0_0 .net *"_ivl_10", 0 0, L_0x56452e2916f0;  1 drivers
v0x56452e23ee70_0 .net *"_ivl_13", 0 0, L_0x56452e291830;  1 drivers
v0x56452e23ef10_0 .net *"_ivl_14", 0 0, L_0x56452e291940;  1 drivers
v0x56452e23efd0_0 .net *"_ivl_17", 0 0, L_0x56452e291aa0;  1 drivers
v0x56452e23f0e0_0 .net *"_ivl_18", 31 0, L_0x56452e291ba0;  1 drivers
L_0x7fccf2356180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e23f1c0_0 .net *"_ivl_21", 25 0, L_0x7fccf2356180;  1 drivers
L_0x7fccf23561c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e23f2a0_0 .net/2u *"_ivl_22", 31 0, L_0x7fccf23561c8;  1 drivers
v0x56452e23f380_0 .net *"_ivl_24", 0 0, L_0x56452e291c40;  1 drivers
v0x56452e23f440_0 .net *"_ivl_27", 0 0, L_0x56452e291db0;  1 drivers
v0x56452e23f500_0 .net *"_ivl_28", 31 0, L_0x56452e291ec0;  1 drivers
v0x56452e23f5e0_0 .net *"_ivl_3", 0 0, L_0x56452e291460;  1 drivers
v0x56452e23f6a0_0 .net *"_ivl_32", 0 0, L_0x56452e2921c0;  1 drivers
v0x56452e23f760_0 .net *"_ivl_35", 0 0, L_0x56452e292260;  1 drivers
v0x56452e23f820_0 .net *"_ivl_36", 31 0, L_0x56452e292320;  1 drivers
L_0x7fccf2356210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e23f900_0 .net *"_ivl_39", 25 0, L_0x7fccf2356210;  1 drivers
v0x56452e23f9e0_0 .net *"_ivl_4", 31 0, L_0x56452e291590;  1 drivers
L_0x7fccf2356258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e23fac0_0 .net/2u *"_ivl_40", 31 0, L_0x7fccf2356258;  1 drivers
v0x56452e23fba0_0 .net *"_ivl_42", 0 0, L_0x56452e292540;  1 drivers
v0x56452e23fc60_0 .net *"_ivl_45", 0 0, L_0x56452e2925e0;  1 drivers
v0x56452e23fd20_0 .net *"_ivl_46", 0 0, L_0x56452e2926f0;  1 drivers
v0x56452e23fde0_0 .net *"_ivl_49", 0 0, L_0x56452e292800;  1 drivers
v0x56452e23fea0_0 .net *"_ivl_50", 31 0, L_0x56452e2928c0;  1 drivers
L_0x7fccf23562a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e23ff80_0 .net *"_ivl_53", 25 0, L_0x7fccf23562a0;  1 drivers
L_0x7fccf23562e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e240060_0 .net/2u *"_ivl_54", 31 0, L_0x7fccf23562e8;  1 drivers
v0x56452e240140_0 .net *"_ivl_56", 0 0, L_0x56452e2929b0;  1 drivers
v0x56452e240200_0 .net *"_ivl_59", 0 0, L_0x56452e292790;  1 drivers
v0x56452e2402c0_0 .net *"_ivl_60", 31 0, L_0x56452e292c60;  1 drivers
L_0x7fccf23560f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e2403a0_0 .net *"_ivl_7", 25 0, L_0x7fccf23560f0;  1 drivers
L_0x7fccf2356138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e240480_0 .net/2u *"_ivl_8", 31 0, L_0x7fccf2356138;  1 drivers
v0x56452e240560_0 .net "alu_input1", 31 0, L_0x56452e292040;  alias, 1 drivers
v0x56452e240620_0 .net "alu_input2", 31 0, L_0x56452e292d50;  alias, 1 drivers
v0x56452e240730_0 .net "ex_wb_alu_result", 31 0, v0x56452e23e000_0;  alias, 1 drivers
v0x56452e2407f0_0 .net "ex_wb_rd", 5 0, v0x56452e23e420_0;  alias, 1 drivers
v0x56452e240890_0 .net "ex_wb_reg_write", 0 0, v0x56452e23e500_0;  alias, 1 drivers
v0x56452e240930_0 .net "id_ex_reg_data1", 31 0, v0x56452e241e00_0;  alias, 1 drivers
v0x56452e2409d0_0 .net "id_ex_reg_data2", 31 0, v0x56452e241ed0_0;  alias, 1 drivers
v0x56452e240ab0_0 .net "id_ex_rs", 5 0, v0x56452e242070_0;  alias, 1 drivers
v0x56452e240b90_0 .net "id_ex_rt", 5 0, v0x56452e242140_0;  alias, 1 drivers
v0x56452e240c70_0 .net "mem_alu_result", 31 0, L_0x56452e293960;  alias, 1 drivers
v0x56452e240d50_0 .net "mem_rd", 5 0, L_0x56452e2939d0;  alias, 1 drivers
v0x56452e240e30_0 .net "mem_reg_write", 0 0, L_0x56452e293d00;  alias, 1 drivers
L_0x56452e291330 .cmp/eq 6, v0x56452e242070_0, v0x56452e23e420_0;
L_0x56452e291590 .concat [ 6 26 0 0], v0x56452e242070_0, L_0x7fccf23560f0;
L_0x56452e2916f0 .cmp/ne 32, L_0x56452e291590, L_0x7fccf2356138;
L_0x56452e291940 .cmp/eq 6, v0x56452e242070_0, L_0x56452e2939d0;
L_0x56452e291ba0 .concat [ 6 26 0 0], v0x56452e242070_0, L_0x7fccf2356180;
L_0x56452e291c40 .cmp/ne 32, L_0x56452e291ba0, L_0x7fccf23561c8;
L_0x56452e291ec0 .functor MUXZ 32, v0x56452e241e00_0, L_0x56452e293960, L_0x56452e291db0, C4<>;
L_0x56452e292040 .functor MUXZ 32, L_0x56452e291ec0, v0x56452e23e000_0, L_0x56452e291830, C4<>;
L_0x56452e2921c0 .cmp/eq 6, v0x56452e242140_0, v0x56452e23e420_0;
L_0x56452e292320 .concat [ 6 26 0 0], v0x56452e242140_0, L_0x7fccf2356210;
L_0x56452e292540 .cmp/ne 32, L_0x56452e292320, L_0x7fccf2356258;
L_0x56452e2926f0 .cmp/eq 6, v0x56452e242140_0, L_0x56452e2939d0;
L_0x56452e2928c0 .concat [ 6 26 0 0], v0x56452e242140_0, L_0x7fccf23562a0;
L_0x56452e2929b0 .cmp/ne 32, L_0x56452e2928c0, L_0x7fccf23562e8;
L_0x56452e292c60 .functor MUXZ 32, v0x56452e241ed0_0, L_0x56452e293960, L_0x56452e292790, C4<>;
L_0x56452e292d50 .functor MUXZ 32, L_0x56452e292c60, v0x56452e23e000_0, L_0x56452e2925e0, C4<>;
S_0x56452e241070 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56452e241560_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e241650_0 .var "ex_alu_op", 2 0;
v0x56452e241740_0 .var "ex_alu_src", 0 0;
v0x56452e241830_0 .var "ex_branch", 0 0;
v0x56452e2418d0_0 .var "ex_imm", 31 0;
v0x56452e2419e0_0 .var "ex_jump", 0 0;
v0x56452e241aa0_0 .var "ex_mem_to_reg", 0 0;
v0x56452e241b40_0 .var "ex_mem_write", 0 0;
v0x56452e241be0_0 .var "ex_opcode", 3 0;
v0x56452e241c80_0 .var "ex_pc", 31 0;
v0x56452e241d40_0 .var "ex_rd", 5 0;
v0x56452e241e00_0 .var "ex_reg_data1", 31 0;
v0x56452e241ed0_0 .var "ex_reg_data2", 31 0;
v0x56452e241fa0_0 .var "ex_reg_write", 0 0;
v0x56452e242070_0 .var "ex_rs", 5 0;
v0x56452e242140_0 .var "ex_rt", 5 0;
v0x56452e242210_0 .net "id_alu_op", 2 0, v0x56452e244510_0;  alias, 1 drivers
v0x56452e2423c0_0 .net "id_alu_src", 0 0, v0x56452e2445f0_0;  alias, 1 drivers
v0x56452e242480_0 .net "id_branch", 0 0, v0x56452e2446c0_0;  alias, 1 drivers
v0x56452e242540_0 .net "id_imm", 31 0, v0x56452e244ec0_0;  alias, 1 drivers
v0x56452e242620_0 .net "id_jump", 0 0, v0x56452e2447c0_0;  alias, 1 drivers
v0x56452e2426e0_0 .net "id_mem_to_reg", 0 0, v0x56452e244890_0;  alias, 1 drivers
v0x56452e2427a0_0 .net "id_mem_write", 0 0, v0x56452e244980_0;  alias, 1 drivers
o0x7fccf23a0b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56452e242860_0 .net "id_opcode", 3 0, o0x7fccf23a0b48;  0 drivers
v0x56452e242940_0 .net "id_pc", 31 0, L_0x56452e290470;  alias, 1 drivers
v0x56452e242a20_0 .net "id_rd", 5 0, L_0x56452e2905c0;  alias, 1 drivers
v0x56452e242b00_0 .net "id_reg_data1", 31 0, L_0x56452e290ad0;  alias, 1 drivers
v0x56452e242be0_0 .net "id_reg_data2", 31 0, L_0x56452e291080;  alias, 1 drivers
v0x56452e242cc0_0 .net "id_reg_write", 0 0, v0x56452e244af0_0;  alias, 1 drivers
v0x56452e242d80_0 .net "id_rs", 5 0, L_0x56452e2904e0;  alias, 1 drivers
v0x56452e242e60_0 .net "id_rt", 5 0, L_0x56452e290550;  alias, 1 drivers
v0x56452e242f40_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
S_0x56452e243500 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x56452e290470 .functor BUFZ 32, v0x56452e2496c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56452e2904e0 .functor BUFZ 6, L_0x56452e290150, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e290550 .functor BUFZ 6, L_0x56452e2901f0, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e2905c0 .functor BUFZ 6, L_0x56452e290290, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e290660 .functor BUFZ 4, L_0x56452e2900b0, C4<0000>, C4<0000>, C4<0000>;
v0x56452e2476d0_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e247790_0 .net "id_alu_op", 2 0, v0x56452e244510_0;  alias, 1 drivers
v0x56452e2478a0_0 .net "id_alu_src", 0 0, v0x56452e2445f0_0;  alias, 1 drivers
v0x56452e247990_0 .net "id_branch", 0 0, v0x56452e2446c0_0;  alias, 1 drivers
v0x56452e247a80_0 .net "id_imm", 31 0, v0x56452e244ec0_0;  alias, 1 drivers
v0x56452e247bc0_0 .net "id_jump", 0 0, v0x56452e2447c0_0;  alias, 1 drivers
v0x56452e247cb0_0 .net "id_mem_to_reg", 0 0, v0x56452e244890_0;  alias, 1 drivers
v0x56452e247da0_0 .net "id_mem_write", 0 0, v0x56452e244980_0;  alias, 1 drivers
v0x56452e247e90_0 .net "id_opcode", 3 0, L_0x56452e290660;  1 drivers
v0x56452e247f70_0 .net "id_pc", 31 0, L_0x56452e290470;  alias, 1 drivers
v0x56452e248030_0 .net "id_rd", 5 0, L_0x56452e2905c0;  alias, 1 drivers
v0x56452e2480d0_0 .net "id_reg_data1", 31 0, L_0x56452e290ad0;  alias, 1 drivers
v0x56452e248170_0 .net "id_reg_data2", 31 0, L_0x56452e291080;  alias, 1 drivers
v0x56452e248280_0 .net "id_reg_write", 0 0, v0x56452e244af0_0;  alias, 1 drivers
v0x56452e248370_0 .net "id_rs", 5 0, L_0x56452e2904e0;  alias, 1 drivers
v0x56452e248430_0 .net "id_rt", 5 0, L_0x56452e290550;  alias, 1 drivers
v0x56452e2484d0_0 .net "if_id_instr", 31 0, v0x56452e2494d0_0;  alias, 1 drivers
v0x56452e248680_0 .net "if_id_pc", 31 0, v0x56452e2496c0_0;  alias, 1 drivers
v0x56452e248740_0 .net "opcode", 3 0, L_0x56452e2900b0;  1 drivers
v0x56452e248800_0 .net "rd", 5 0, L_0x56452e290290;  1 drivers
v0x56452e2488c0_0 .net "rs", 5 0, L_0x56452e290150;  1 drivers
v0x56452e248980_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
v0x56452e248a20_0 .net "rt", 5 0, L_0x56452e2901f0;  1 drivers
v0x56452e248ac0_0 .net "wb_reg_write", 0 0, L_0x56452e2941d0;  alias, 1 drivers
v0x56452e248b60_0 .net "wb_write_data", 31 0, L_0x56452e294010;  alias, 1 drivers
v0x56452e248c00_0 .net "wb_write_reg", 5 0, L_0x56452e293f20;  alias, 1 drivers
E_0x56452e243950 .event anyedge, v0x56452e244a50_0, v0x56452e244fd0_0, v0x56452e248800_0;
L_0x56452e2900b0 .part v0x56452e2494d0_0, 0, 4;
L_0x56452e290150 .part v0x56452e2494d0_0, 10, 6;
L_0x56452e2901f0 .part v0x56452e2494d0_0, 4, 6;
L_0x56452e290290 .part v0x56452e2494d0_0, 16, 6;
S_0x56452e2439d0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x56452e243500;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x56452e243bd0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x56452e243c10 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x56452e243c50 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x56452e243c90 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x56452e243cd0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x56452e243d10 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x56452e243d50 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x56452e243d90 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x56452e243dd0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x56452e243e10 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x56452e243e50 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x56452e244510_0 .var "alu_op", 2 0;
v0x56452e2445f0_0 .var "alu_src", 0 0;
v0x56452e2446c0_0 .var "branch", 0 0;
v0x56452e2447c0_0 .var "jump", 0 0;
v0x56452e244890_0 .var "mem_to_reg", 0 0;
v0x56452e244980_0 .var "mem_write", 0 0;
v0x56452e244a50_0 .net "opcode", 3 0, L_0x56452e2900b0;  alias, 1 drivers
v0x56452e244af0_0 .var "reg_write", 0 0;
E_0x56452e2444b0 .event anyedge, v0x56452e244a50_0;
S_0x56452e244c50 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x56452e243500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56452e244ec0_0 .var "imm_out", 31 0;
v0x56452e244fd0_0 .net "instruction", 31 0, v0x56452e2494d0_0;  alias, 1 drivers
E_0x56452e244e40 .event anyedge, v0x56452e244fd0_0;
S_0x56452e2450f0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x56452e243500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56452e290890 .functor AND 1, L_0x56452e2941d0, L_0x56452e2906d0, C4<1>, C4<1>;
L_0x56452e290e40 .functor AND 1, L_0x56452e2941d0, L_0x56452e290d10, C4<1>, C4<1>;
v0x56452e2467f0_1 .array/port v0x56452e2467f0, 1;
L_0x56452e291250 .functor BUFZ 32, v0x56452e2467f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56452e2467f0_2 .array/port v0x56452e2467f0, 2;
L_0x56452e2912c0 .functor BUFZ 32, v0x56452e2467f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56452e245720_0 .net *"_ivl_0", 0 0, L_0x56452e2906d0;  1 drivers
v0x56452e245800_0 .net *"_ivl_12", 0 0, L_0x56452e290d10;  1 drivers
v0x56452e2458c0_0 .net *"_ivl_15", 0 0, L_0x56452e290e40;  1 drivers
v0x56452e245990_0 .net *"_ivl_16", 31 0, L_0x56452e290eb0;  1 drivers
v0x56452e245a70_0 .net *"_ivl_18", 7 0, L_0x56452e290f90;  1 drivers
L_0x7fccf23560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56452e245ba0_0 .net *"_ivl_21", 1 0, L_0x7fccf23560a8;  1 drivers
v0x56452e245c80_0 .net *"_ivl_3", 0 0, L_0x56452e290890;  1 drivers
v0x56452e245d40_0 .net *"_ivl_4", 31 0, L_0x56452e290990;  1 drivers
v0x56452e245e20_0 .net *"_ivl_6", 7 0, L_0x56452e290a30;  1 drivers
L_0x7fccf2356060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56452e245f00_0 .net *"_ivl_9", 1 0, L_0x7fccf2356060;  1 drivers
v0x56452e245fe0_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e246080_0 .net "debug_r1", 31 0, L_0x56452e291250;  1 drivers
v0x56452e246160_0 .net "debug_r2", 31 0, L_0x56452e2912c0;  1 drivers
v0x56452e246240_0 .var/i "i", 31 0;
v0x56452e246320_0 .net "read_data1", 31 0, L_0x56452e290ad0;  alias, 1 drivers
v0x56452e2463e0_0 .net "read_data2", 31 0, L_0x56452e291080;  alias, 1 drivers
v0x56452e246480_0 .net "read_reg1", 5 0, L_0x56452e290150;  alias, 1 drivers
v0x56452e246650_0 .net "read_reg2", 5 0, L_0x56452e2901f0;  alias, 1 drivers
v0x56452e246730_0 .net "reg_write_en", 0 0, L_0x56452e2941d0;  alias, 1 drivers
v0x56452e2467f0 .array "registers", 63 0, 31 0;
v0x56452e2472c0_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
v0x56452e2473b0_0 .net "write_data", 31 0, L_0x56452e294010;  alias, 1 drivers
v0x56452e247490_0 .net "write_reg", 5 0, L_0x56452e293f20;  alias, 1 drivers
E_0x56452e245300 .event posedge, v0x56452e23df40_0, v0x56452e23d6e0_0;
L_0x56452e2906d0 .cmp/eq 6, L_0x56452e293f20, L_0x56452e290150;
L_0x56452e290990 .array/port v0x56452e2467f0, L_0x56452e290a30;
L_0x56452e290a30 .concat [ 6 2 0 0], L_0x56452e290150, L_0x7fccf2356060;
L_0x56452e290ad0 .functor MUXZ 32, L_0x56452e290990, L_0x56452e294010, L_0x56452e290890, C4<>;
L_0x56452e290d10 .cmp/eq 6, L_0x56452e293f20, L_0x56452e2901f0;
L_0x56452e290eb0 .array/port v0x56452e2467f0, L_0x56452e290f90;
L_0x56452e290f90 .concat [ 6 2 0 0], L_0x56452e2901f0, L_0x7fccf23560a8;
L_0x56452e291080 .functor MUXZ 32, L_0x56452e290eb0, L_0x56452e294010, L_0x56452e290e40, C4<>;
S_0x56452e245340 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x56452e2450f0;
 .timescale -9 -12;
v0x56452e245540_0 .var "reg_index", 5 0;
v0x56452e245640_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x56452e245640_0;
    %load/vec4 v0x56452e245540_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x56452e2467f0, 4, 0;
    %end;
S_0x56452e248f20 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x56452e249260_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e249320_0 .net "flush", 0 0, L_0x56452e28fe80;  alias, 1 drivers
v0x56452e2493e0_0 .net "instr_in", 31 0, v0x56452e24a5d0_0;  alias, 1 drivers
v0x56452e2494d0_0 .var "instr_out", 31 0;
v0x56452e249590_0 .net "pc_in", 31 0, v0x56452e24e970_0;  alias, 1 drivers
v0x56452e2496c0_0 .var "pc_out", 31 0;
E_0x56452e2491e0 .event negedge, v0x56452e23d6e0_0;
S_0x56452e249860 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56452e249a40 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x56452e24a400_0 .net "address", 31 0, v0x56452e24e970_0;  alias, 1 drivers
v0x56452e24a510_0 .var/i "i", 31 0;
v0x56452e24a5d0_0 .var "instruction", 31 0;
v0x56452e24a6d0 .array "mem", 255 0, 31 0;
v0x56452e24a6d0_0 .array/port v0x56452e24a6d0, 0;
v0x56452e24a6d0_1 .array/port v0x56452e24a6d0, 1;
v0x56452e24a6d0_2 .array/port v0x56452e24a6d0, 2;
E_0x56452e249b90/0 .event anyedge, v0x56452e249590_0, v0x56452e24a6d0_0, v0x56452e24a6d0_1, v0x56452e24a6d0_2;
v0x56452e24a6d0_3 .array/port v0x56452e24a6d0, 3;
v0x56452e24a6d0_4 .array/port v0x56452e24a6d0, 4;
v0x56452e24a6d0_5 .array/port v0x56452e24a6d0, 5;
v0x56452e24a6d0_6 .array/port v0x56452e24a6d0, 6;
E_0x56452e249b90/1 .event anyedge, v0x56452e24a6d0_3, v0x56452e24a6d0_4, v0x56452e24a6d0_5, v0x56452e24a6d0_6;
v0x56452e24a6d0_7 .array/port v0x56452e24a6d0, 7;
v0x56452e24a6d0_8 .array/port v0x56452e24a6d0, 8;
v0x56452e24a6d0_9 .array/port v0x56452e24a6d0, 9;
v0x56452e24a6d0_10 .array/port v0x56452e24a6d0, 10;
E_0x56452e249b90/2 .event anyedge, v0x56452e24a6d0_7, v0x56452e24a6d0_8, v0x56452e24a6d0_9, v0x56452e24a6d0_10;
v0x56452e24a6d0_11 .array/port v0x56452e24a6d0, 11;
v0x56452e24a6d0_12 .array/port v0x56452e24a6d0, 12;
v0x56452e24a6d0_13 .array/port v0x56452e24a6d0, 13;
v0x56452e24a6d0_14 .array/port v0x56452e24a6d0, 14;
E_0x56452e249b90/3 .event anyedge, v0x56452e24a6d0_11, v0x56452e24a6d0_12, v0x56452e24a6d0_13, v0x56452e24a6d0_14;
v0x56452e24a6d0_15 .array/port v0x56452e24a6d0, 15;
v0x56452e24a6d0_16 .array/port v0x56452e24a6d0, 16;
v0x56452e24a6d0_17 .array/port v0x56452e24a6d0, 17;
v0x56452e24a6d0_18 .array/port v0x56452e24a6d0, 18;
E_0x56452e249b90/4 .event anyedge, v0x56452e24a6d0_15, v0x56452e24a6d0_16, v0x56452e24a6d0_17, v0x56452e24a6d0_18;
v0x56452e24a6d0_19 .array/port v0x56452e24a6d0, 19;
v0x56452e24a6d0_20 .array/port v0x56452e24a6d0, 20;
v0x56452e24a6d0_21 .array/port v0x56452e24a6d0, 21;
v0x56452e24a6d0_22 .array/port v0x56452e24a6d0, 22;
E_0x56452e249b90/5 .event anyedge, v0x56452e24a6d0_19, v0x56452e24a6d0_20, v0x56452e24a6d0_21, v0x56452e24a6d0_22;
v0x56452e24a6d0_23 .array/port v0x56452e24a6d0, 23;
v0x56452e24a6d0_24 .array/port v0x56452e24a6d0, 24;
v0x56452e24a6d0_25 .array/port v0x56452e24a6d0, 25;
v0x56452e24a6d0_26 .array/port v0x56452e24a6d0, 26;
E_0x56452e249b90/6 .event anyedge, v0x56452e24a6d0_23, v0x56452e24a6d0_24, v0x56452e24a6d0_25, v0x56452e24a6d0_26;
v0x56452e24a6d0_27 .array/port v0x56452e24a6d0, 27;
v0x56452e24a6d0_28 .array/port v0x56452e24a6d0, 28;
v0x56452e24a6d0_29 .array/port v0x56452e24a6d0, 29;
v0x56452e24a6d0_30 .array/port v0x56452e24a6d0, 30;
E_0x56452e249b90/7 .event anyedge, v0x56452e24a6d0_27, v0x56452e24a6d0_28, v0x56452e24a6d0_29, v0x56452e24a6d0_30;
v0x56452e24a6d0_31 .array/port v0x56452e24a6d0, 31;
v0x56452e24a6d0_32 .array/port v0x56452e24a6d0, 32;
v0x56452e24a6d0_33 .array/port v0x56452e24a6d0, 33;
v0x56452e24a6d0_34 .array/port v0x56452e24a6d0, 34;
E_0x56452e249b90/8 .event anyedge, v0x56452e24a6d0_31, v0x56452e24a6d0_32, v0x56452e24a6d0_33, v0x56452e24a6d0_34;
v0x56452e24a6d0_35 .array/port v0x56452e24a6d0, 35;
v0x56452e24a6d0_36 .array/port v0x56452e24a6d0, 36;
v0x56452e24a6d0_37 .array/port v0x56452e24a6d0, 37;
v0x56452e24a6d0_38 .array/port v0x56452e24a6d0, 38;
E_0x56452e249b90/9 .event anyedge, v0x56452e24a6d0_35, v0x56452e24a6d0_36, v0x56452e24a6d0_37, v0x56452e24a6d0_38;
v0x56452e24a6d0_39 .array/port v0x56452e24a6d0, 39;
v0x56452e24a6d0_40 .array/port v0x56452e24a6d0, 40;
v0x56452e24a6d0_41 .array/port v0x56452e24a6d0, 41;
v0x56452e24a6d0_42 .array/port v0x56452e24a6d0, 42;
E_0x56452e249b90/10 .event anyedge, v0x56452e24a6d0_39, v0x56452e24a6d0_40, v0x56452e24a6d0_41, v0x56452e24a6d0_42;
v0x56452e24a6d0_43 .array/port v0x56452e24a6d0, 43;
v0x56452e24a6d0_44 .array/port v0x56452e24a6d0, 44;
v0x56452e24a6d0_45 .array/port v0x56452e24a6d0, 45;
v0x56452e24a6d0_46 .array/port v0x56452e24a6d0, 46;
E_0x56452e249b90/11 .event anyedge, v0x56452e24a6d0_43, v0x56452e24a6d0_44, v0x56452e24a6d0_45, v0x56452e24a6d0_46;
v0x56452e24a6d0_47 .array/port v0x56452e24a6d0, 47;
v0x56452e24a6d0_48 .array/port v0x56452e24a6d0, 48;
v0x56452e24a6d0_49 .array/port v0x56452e24a6d0, 49;
v0x56452e24a6d0_50 .array/port v0x56452e24a6d0, 50;
E_0x56452e249b90/12 .event anyedge, v0x56452e24a6d0_47, v0x56452e24a6d0_48, v0x56452e24a6d0_49, v0x56452e24a6d0_50;
v0x56452e24a6d0_51 .array/port v0x56452e24a6d0, 51;
v0x56452e24a6d0_52 .array/port v0x56452e24a6d0, 52;
v0x56452e24a6d0_53 .array/port v0x56452e24a6d0, 53;
v0x56452e24a6d0_54 .array/port v0x56452e24a6d0, 54;
E_0x56452e249b90/13 .event anyedge, v0x56452e24a6d0_51, v0x56452e24a6d0_52, v0x56452e24a6d0_53, v0x56452e24a6d0_54;
v0x56452e24a6d0_55 .array/port v0x56452e24a6d0, 55;
v0x56452e24a6d0_56 .array/port v0x56452e24a6d0, 56;
v0x56452e24a6d0_57 .array/port v0x56452e24a6d0, 57;
v0x56452e24a6d0_58 .array/port v0x56452e24a6d0, 58;
E_0x56452e249b90/14 .event anyedge, v0x56452e24a6d0_55, v0x56452e24a6d0_56, v0x56452e24a6d0_57, v0x56452e24a6d0_58;
v0x56452e24a6d0_59 .array/port v0x56452e24a6d0, 59;
v0x56452e24a6d0_60 .array/port v0x56452e24a6d0, 60;
v0x56452e24a6d0_61 .array/port v0x56452e24a6d0, 61;
v0x56452e24a6d0_62 .array/port v0x56452e24a6d0, 62;
E_0x56452e249b90/15 .event anyedge, v0x56452e24a6d0_59, v0x56452e24a6d0_60, v0x56452e24a6d0_61, v0x56452e24a6d0_62;
v0x56452e24a6d0_63 .array/port v0x56452e24a6d0, 63;
v0x56452e24a6d0_64 .array/port v0x56452e24a6d0, 64;
v0x56452e24a6d0_65 .array/port v0x56452e24a6d0, 65;
v0x56452e24a6d0_66 .array/port v0x56452e24a6d0, 66;
E_0x56452e249b90/16 .event anyedge, v0x56452e24a6d0_63, v0x56452e24a6d0_64, v0x56452e24a6d0_65, v0x56452e24a6d0_66;
v0x56452e24a6d0_67 .array/port v0x56452e24a6d0, 67;
v0x56452e24a6d0_68 .array/port v0x56452e24a6d0, 68;
v0x56452e24a6d0_69 .array/port v0x56452e24a6d0, 69;
v0x56452e24a6d0_70 .array/port v0x56452e24a6d0, 70;
E_0x56452e249b90/17 .event anyedge, v0x56452e24a6d0_67, v0x56452e24a6d0_68, v0x56452e24a6d0_69, v0x56452e24a6d0_70;
v0x56452e24a6d0_71 .array/port v0x56452e24a6d0, 71;
v0x56452e24a6d0_72 .array/port v0x56452e24a6d0, 72;
v0x56452e24a6d0_73 .array/port v0x56452e24a6d0, 73;
v0x56452e24a6d0_74 .array/port v0x56452e24a6d0, 74;
E_0x56452e249b90/18 .event anyedge, v0x56452e24a6d0_71, v0x56452e24a6d0_72, v0x56452e24a6d0_73, v0x56452e24a6d0_74;
v0x56452e24a6d0_75 .array/port v0x56452e24a6d0, 75;
v0x56452e24a6d0_76 .array/port v0x56452e24a6d0, 76;
v0x56452e24a6d0_77 .array/port v0x56452e24a6d0, 77;
v0x56452e24a6d0_78 .array/port v0x56452e24a6d0, 78;
E_0x56452e249b90/19 .event anyedge, v0x56452e24a6d0_75, v0x56452e24a6d0_76, v0x56452e24a6d0_77, v0x56452e24a6d0_78;
v0x56452e24a6d0_79 .array/port v0x56452e24a6d0, 79;
v0x56452e24a6d0_80 .array/port v0x56452e24a6d0, 80;
v0x56452e24a6d0_81 .array/port v0x56452e24a6d0, 81;
v0x56452e24a6d0_82 .array/port v0x56452e24a6d0, 82;
E_0x56452e249b90/20 .event anyedge, v0x56452e24a6d0_79, v0x56452e24a6d0_80, v0x56452e24a6d0_81, v0x56452e24a6d0_82;
v0x56452e24a6d0_83 .array/port v0x56452e24a6d0, 83;
v0x56452e24a6d0_84 .array/port v0x56452e24a6d0, 84;
v0x56452e24a6d0_85 .array/port v0x56452e24a6d0, 85;
v0x56452e24a6d0_86 .array/port v0x56452e24a6d0, 86;
E_0x56452e249b90/21 .event anyedge, v0x56452e24a6d0_83, v0x56452e24a6d0_84, v0x56452e24a6d0_85, v0x56452e24a6d0_86;
v0x56452e24a6d0_87 .array/port v0x56452e24a6d0, 87;
v0x56452e24a6d0_88 .array/port v0x56452e24a6d0, 88;
v0x56452e24a6d0_89 .array/port v0x56452e24a6d0, 89;
v0x56452e24a6d0_90 .array/port v0x56452e24a6d0, 90;
E_0x56452e249b90/22 .event anyedge, v0x56452e24a6d0_87, v0x56452e24a6d0_88, v0x56452e24a6d0_89, v0x56452e24a6d0_90;
v0x56452e24a6d0_91 .array/port v0x56452e24a6d0, 91;
v0x56452e24a6d0_92 .array/port v0x56452e24a6d0, 92;
v0x56452e24a6d0_93 .array/port v0x56452e24a6d0, 93;
v0x56452e24a6d0_94 .array/port v0x56452e24a6d0, 94;
E_0x56452e249b90/23 .event anyedge, v0x56452e24a6d0_91, v0x56452e24a6d0_92, v0x56452e24a6d0_93, v0x56452e24a6d0_94;
v0x56452e24a6d0_95 .array/port v0x56452e24a6d0, 95;
v0x56452e24a6d0_96 .array/port v0x56452e24a6d0, 96;
v0x56452e24a6d0_97 .array/port v0x56452e24a6d0, 97;
v0x56452e24a6d0_98 .array/port v0x56452e24a6d0, 98;
E_0x56452e249b90/24 .event anyedge, v0x56452e24a6d0_95, v0x56452e24a6d0_96, v0x56452e24a6d0_97, v0x56452e24a6d0_98;
v0x56452e24a6d0_99 .array/port v0x56452e24a6d0, 99;
v0x56452e24a6d0_100 .array/port v0x56452e24a6d0, 100;
v0x56452e24a6d0_101 .array/port v0x56452e24a6d0, 101;
v0x56452e24a6d0_102 .array/port v0x56452e24a6d0, 102;
E_0x56452e249b90/25 .event anyedge, v0x56452e24a6d0_99, v0x56452e24a6d0_100, v0x56452e24a6d0_101, v0x56452e24a6d0_102;
v0x56452e24a6d0_103 .array/port v0x56452e24a6d0, 103;
v0x56452e24a6d0_104 .array/port v0x56452e24a6d0, 104;
v0x56452e24a6d0_105 .array/port v0x56452e24a6d0, 105;
v0x56452e24a6d0_106 .array/port v0x56452e24a6d0, 106;
E_0x56452e249b90/26 .event anyedge, v0x56452e24a6d0_103, v0x56452e24a6d0_104, v0x56452e24a6d0_105, v0x56452e24a6d0_106;
v0x56452e24a6d0_107 .array/port v0x56452e24a6d0, 107;
v0x56452e24a6d0_108 .array/port v0x56452e24a6d0, 108;
v0x56452e24a6d0_109 .array/port v0x56452e24a6d0, 109;
v0x56452e24a6d0_110 .array/port v0x56452e24a6d0, 110;
E_0x56452e249b90/27 .event anyedge, v0x56452e24a6d0_107, v0x56452e24a6d0_108, v0x56452e24a6d0_109, v0x56452e24a6d0_110;
v0x56452e24a6d0_111 .array/port v0x56452e24a6d0, 111;
v0x56452e24a6d0_112 .array/port v0x56452e24a6d0, 112;
v0x56452e24a6d0_113 .array/port v0x56452e24a6d0, 113;
v0x56452e24a6d0_114 .array/port v0x56452e24a6d0, 114;
E_0x56452e249b90/28 .event anyedge, v0x56452e24a6d0_111, v0x56452e24a6d0_112, v0x56452e24a6d0_113, v0x56452e24a6d0_114;
v0x56452e24a6d0_115 .array/port v0x56452e24a6d0, 115;
v0x56452e24a6d0_116 .array/port v0x56452e24a6d0, 116;
v0x56452e24a6d0_117 .array/port v0x56452e24a6d0, 117;
v0x56452e24a6d0_118 .array/port v0x56452e24a6d0, 118;
E_0x56452e249b90/29 .event anyedge, v0x56452e24a6d0_115, v0x56452e24a6d0_116, v0x56452e24a6d0_117, v0x56452e24a6d0_118;
v0x56452e24a6d0_119 .array/port v0x56452e24a6d0, 119;
v0x56452e24a6d0_120 .array/port v0x56452e24a6d0, 120;
v0x56452e24a6d0_121 .array/port v0x56452e24a6d0, 121;
v0x56452e24a6d0_122 .array/port v0x56452e24a6d0, 122;
E_0x56452e249b90/30 .event anyedge, v0x56452e24a6d0_119, v0x56452e24a6d0_120, v0x56452e24a6d0_121, v0x56452e24a6d0_122;
v0x56452e24a6d0_123 .array/port v0x56452e24a6d0, 123;
v0x56452e24a6d0_124 .array/port v0x56452e24a6d0, 124;
v0x56452e24a6d0_125 .array/port v0x56452e24a6d0, 125;
v0x56452e24a6d0_126 .array/port v0x56452e24a6d0, 126;
E_0x56452e249b90/31 .event anyedge, v0x56452e24a6d0_123, v0x56452e24a6d0_124, v0x56452e24a6d0_125, v0x56452e24a6d0_126;
v0x56452e24a6d0_127 .array/port v0x56452e24a6d0, 127;
v0x56452e24a6d0_128 .array/port v0x56452e24a6d0, 128;
v0x56452e24a6d0_129 .array/port v0x56452e24a6d0, 129;
v0x56452e24a6d0_130 .array/port v0x56452e24a6d0, 130;
E_0x56452e249b90/32 .event anyedge, v0x56452e24a6d0_127, v0x56452e24a6d0_128, v0x56452e24a6d0_129, v0x56452e24a6d0_130;
v0x56452e24a6d0_131 .array/port v0x56452e24a6d0, 131;
v0x56452e24a6d0_132 .array/port v0x56452e24a6d0, 132;
v0x56452e24a6d0_133 .array/port v0x56452e24a6d0, 133;
v0x56452e24a6d0_134 .array/port v0x56452e24a6d0, 134;
E_0x56452e249b90/33 .event anyedge, v0x56452e24a6d0_131, v0x56452e24a6d0_132, v0x56452e24a6d0_133, v0x56452e24a6d0_134;
v0x56452e24a6d0_135 .array/port v0x56452e24a6d0, 135;
v0x56452e24a6d0_136 .array/port v0x56452e24a6d0, 136;
v0x56452e24a6d0_137 .array/port v0x56452e24a6d0, 137;
v0x56452e24a6d0_138 .array/port v0x56452e24a6d0, 138;
E_0x56452e249b90/34 .event anyedge, v0x56452e24a6d0_135, v0x56452e24a6d0_136, v0x56452e24a6d0_137, v0x56452e24a6d0_138;
v0x56452e24a6d0_139 .array/port v0x56452e24a6d0, 139;
v0x56452e24a6d0_140 .array/port v0x56452e24a6d0, 140;
v0x56452e24a6d0_141 .array/port v0x56452e24a6d0, 141;
v0x56452e24a6d0_142 .array/port v0x56452e24a6d0, 142;
E_0x56452e249b90/35 .event anyedge, v0x56452e24a6d0_139, v0x56452e24a6d0_140, v0x56452e24a6d0_141, v0x56452e24a6d0_142;
v0x56452e24a6d0_143 .array/port v0x56452e24a6d0, 143;
v0x56452e24a6d0_144 .array/port v0x56452e24a6d0, 144;
v0x56452e24a6d0_145 .array/port v0x56452e24a6d0, 145;
v0x56452e24a6d0_146 .array/port v0x56452e24a6d0, 146;
E_0x56452e249b90/36 .event anyedge, v0x56452e24a6d0_143, v0x56452e24a6d0_144, v0x56452e24a6d0_145, v0x56452e24a6d0_146;
v0x56452e24a6d0_147 .array/port v0x56452e24a6d0, 147;
v0x56452e24a6d0_148 .array/port v0x56452e24a6d0, 148;
v0x56452e24a6d0_149 .array/port v0x56452e24a6d0, 149;
v0x56452e24a6d0_150 .array/port v0x56452e24a6d0, 150;
E_0x56452e249b90/37 .event anyedge, v0x56452e24a6d0_147, v0x56452e24a6d0_148, v0x56452e24a6d0_149, v0x56452e24a6d0_150;
v0x56452e24a6d0_151 .array/port v0x56452e24a6d0, 151;
v0x56452e24a6d0_152 .array/port v0x56452e24a6d0, 152;
v0x56452e24a6d0_153 .array/port v0x56452e24a6d0, 153;
v0x56452e24a6d0_154 .array/port v0x56452e24a6d0, 154;
E_0x56452e249b90/38 .event anyedge, v0x56452e24a6d0_151, v0x56452e24a6d0_152, v0x56452e24a6d0_153, v0x56452e24a6d0_154;
v0x56452e24a6d0_155 .array/port v0x56452e24a6d0, 155;
v0x56452e24a6d0_156 .array/port v0x56452e24a6d0, 156;
v0x56452e24a6d0_157 .array/port v0x56452e24a6d0, 157;
v0x56452e24a6d0_158 .array/port v0x56452e24a6d0, 158;
E_0x56452e249b90/39 .event anyedge, v0x56452e24a6d0_155, v0x56452e24a6d0_156, v0x56452e24a6d0_157, v0x56452e24a6d0_158;
v0x56452e24a6d0_159 .array/port v0x56452e24a6d0, 159;
v0x56452e24a6d0_160 .array/port v0x56452e24a6d0, 160;
v0x56452e24a6d0_161 .array/port v0x56452e24a6d0, 161;
v0x56452e24a6d0_162 .array/port v0x56452e24a6d0, 162;
E_0x56452e249b90/40 .event anyedge, v0x56452e24a6d0_159, v0x56452e24a6d0_160, v0x56452e24a6d0_161, v0x56452e24a6d0_162;
v0x56452e24a6d0_163 .array/port v0x56452e24a6d0, 163;
v0x56452e24a6d0_164 .array/port v0x56452e24a6d0, 164;
v0x56452e24a6d0_165 .array/port v0x56452e24a6d0, 165;
v0x56452e24a6d0_166 .array/port v0x56452e24a6d0, 166;
E_0x56452e249b90/41 .event anyedge, v0x56452e24a6d0_163, v0x56452e24a6d0_164, v0x56452e24a6d0_165, v0x56452e24a6d0_166;
v0x56452e24a6d0_167 .array/port v0x56452e24a6d0, 167;
v0x56452e24a6d0_168 .array/port v0x56452e24a6d0, 168;
v0x56452e24a6d0_169 .array/port v0x56452e24a6d0, 169;
v0x56452e24a6d0_170 .array/port v0x56452e24a6d0, 170;
E_0x56452e249b90/42 .event anyedge, v0x56452e24a6d0_167, v0x56452e24a6d0_168, v0x56452e24a6d0_169, v0x56452e24a6d0_170;
v0x56452e24a6d0_171 .array/port v0x56452e24a6d0, 171;
v0x56452e24a6d0_172 .array/port v0x56452e24a6d0, 172;
v0x56452e24a6d0_173 .array/port v0x56452e24a6d0, 173;
v0x56452e24a6d0_174 .array/port v0x56452e24a6d0, 174;
E_0x56452e249b90/43 .event anyedge, v0x56452e24a6d0_171, v0x56452e24a6d0_172, v0x56452e24a6d0_173, v0x56452e24a6d0_174;
v0x56452e24a6d0_175 .array/port v0x56452e24a6d0, 175;
v0x56452e24a6d0_176 .array/port v0x56452e24a6d0, 176;
v0x56452e24a6d0_177 .array/port v0x56452e24a6d0, 177;
v0x56452e24a6d0_178 .array/port v0x56452e24a6d0, 178;
E_0x56452e249b90/44 .event anyedge, v0x56452e24a6d0_175, v0x56452e24a6d0_176, v0x56452e24a6d0_177, v0x56452e24a6d0_178;
v0x56452e24a6d0_179 .array/port v0x56452e24a6d0, 179;
v0x56452e24a6d0_180 .array/port v0x56452e24a6d0, 180;
v0x56452e24a6d0_181 .array/port v0x56452e24a6d0, 181;
v0x56452e24a6d0_182 .array/port v0x56452e24a6d0, 182;
E_0x56452e249b90/45 .event anyedge, v0x56452e24a6d0_179, v0x56452e24a6d0_180, v0x56452e24a6d0_181, v0x56452e24a6d0_182;
v0x56452e24a6d0_183 .array/port v0x56452e24a6d0, 183;
v0x56452e24a6d0_184 .array/port v0x56452e24a6d0, 184;
v0x56452e24a6d0_185 .array/port v0x56452e24a6d0, 185;
v0x56452e24a6d0_186 .array/port v0x56452e24a6d0, 186;
E_0x56452e249b90/46 .event anyedge, v0x56452e24a6d0_183, v0x56452e24a6d0_184, v0x56452e24a6d0_185, v0x56452e24a6d0_186;
v0x56452e24a6d0_187 .array/port v0x56452e24a6d0, 187;
v0x56452e24a6d0_188 .array/port v0x56452e24a6d0, 188;
v0x56452e24a6d0_189 .array/port v0x56452e24a6d0, 189;
v0x56452e24a6d0_190 .array/port v0x56452e24a6d0, 190;
E_0x56452e249b90/47 .event anyedge, v0x56452e24a6d0_187, v0x56452e24a6d0_188, v0x56452e24a6d0_189, v0x56452e24a6d0_190;
v0x56452e24a6d0_191 .array/port v0x56452e24a6d0, 191;
v0x56452e24a6d0_192 .array/port v0x56452e24a6d0, 192;
v0x56452e24a6d0_193 .array/port v0x56452e24a6d0, 193;
v0x56452e24a6d0_194 .array/port v0x56452e24a6d0, 194;
E_0x56452e249b90/48 .event anyedge, v0x56452e24a6d0_191, v0x56452e24a6d0_192, v0x56452e24a6d0_193, v0x56452e24a6d0_194;
v0x56452e24a6d0_195 .array/port v0x56452e24a6d0, 195;
v0x56452e24a6d0_196 .array/port v0x56452e24a6d0, 196;
v0x56452e24a6d0_197 .array/port v0x56452e24a6d0, 197;
v0x56452e24a6d0_198 .array/port v0x56452e24a6d0, 198;
E_0x56452e249b90/49 .event anyedge, v0x56452e24a6d0_195, v0x56452e24a6d0_196, v0x56452e24a6d0_197, v0x56452e24a6d0_198;
v0x56452e24a6d0_199 .array/port v0x56452e24a6d0, 199;
v0x56452e24a6d0_200 .array/port v0x56452e24a6d0, 200;
v0x56452e24a6d0_201 .array/port v0x56452e24a6d0, 201;
v0x56452e24a6d0_202 .array/port v0x56452e24a6d0, 202;
E_0x56452e249b90/50 .event anyedge, v0x56452e24a6d0_199, v0x56452e24a6d0_200, v0x56452e24a6d0_201, v0x56452e24a6d0_202;
v0x56452e24a6d0_203 .array/port v0x56452e24a6d0, 203;
v0x56452e24a6d0_204 .array/port v0x56452e24a6d0, 204;
v0x56452e24a6d0_205 .array/port v0x56452e24a6d0, 205;
v0x56452e24a6d0_206 .array/port v0x56452e24a6d0, 206;
E_0x56452e249b90/51 .event anyedge, v0x56452e24a6d0_203, v0x56452e24a6d0_204, v0x56452e24a6d0_205, v0x56452e24a6d0_206;
v0x56452e24a6d0_207 .array/port v0x56452e24a6d0, 207;
v0x56452e24a6d0_208 .array/port v0x56452e24a6d0, 208;
v0x56452e24a6d0_209 .array/port v0x56452e24a6d0, 209;
v0x56452e24a6d0_210 .array/port v0x56452e24a6d0, 210;
E_0x56452e249b90/52 .event anyedge, v0x56452e24a6d0_207, v0x56452e24a6d0_208, v0x56452e24a6d0_209, v0x56452e24a6d0_210;
v0x56452e24a6d0_211 .array/port v0x56452e24a6d0, 211;
v0x56452e24a6d0_212 .array/port v0x56452e24a6d0, 212;
v0x56452e24a6d0_213 .array/port v0x56452e24a6d0, 213;
v0x56452e24a6d0_214 .array/port v0x56452e24a6d0, 214;
E_0x56452e249b90/53 .event anyedge, v0x56452e24a6d0_211, v0x56452e24a6d0_212, v0x56452e24a6d0_213, v0x56452e24a6d0_214;
v0x56452e24a6d0_215 .array/port v0x56452e24a6d0, 215;
v0x56452e24a6d0_216 .array/port v0x56452e24a6d0, 216;
v0x56452e24a6d0_217 .array/port v0x56452e24a6d0, 217;
v0x56452e24a6d0_218 .array/port v0x56452e24a6d0, 218;
E_0x56452e249b90/54 .event anyedge, v0x56452e24a6d0_215, v0x56452e24a6d0_216, v0x56452e24a6d0_217, v0x56452e24a6d0_218;
v0x56452e24a6d0_219 .array/port v0x56452e24a6d0, 219;
v0x56452e24a6d0_220 .array/port v0x56452e24a6d0, 220;
v0x56452e24a6d0_221 .array/port v0x56452e24a6d0, 221;
v0x56452e24a6d0_222 .array/port v0x56452e24a6d0, 222;
E_0x56452e249b90/55 .event anyedge, v0x56452e24a6d0_219, v0x56452e24a6d0_220, v0x56452e24a6d0_221, v0x56452e24a6d0_222;
v0x56452e24a6d0_223 .array/port v0x56452e24a6d0, 223;
v0x56452e24a6d0_224 .array/port v0x56452e24a6d0, 224;
v0x56452e24a6d0_225 .array/port v0x56452e24a6d0, 225;
v0x56452e24a6d0_226 .array/port v0x56452e24a6d0, 226;
E_0x56452e249b90/56 .event anyedge, v0x56452e24a6d0_223, v0x56452e24a6d0_224, v0x56452e24a6d0_225, v0x56452e24a6d0_226;
v0x56452e24a6d0_227 .array/port v0x56452e24a6d0, 227;
v0x56452e24a6d0_228 .array/port v0x56452e24a6d0, 228;
v0x56452e24a6d0_229 .array/port v0x56452e24a6d0, 229;
v0x56452e24a6d0_230 .array/port v0x56452e24a6d0, 230;
E_0x56452e249b90/57 .event anyedge, v0x56452e24a6d0_227, v0x56452e24a6d0_228, v0x56452e24a6d0_229, v0x56452e24a6d0_230;
v0x56452e24a6d0_231 .array/port v0x56452e24a6d0, 231;
v0x56452e24a6d0_232 .array/port v0x56452e24a6d0, 232;
v0x56452e24a6d0_233 .array/port v0x56452e24a6d0, 233;
v0x56452e24a6d0_234 .array/port v0x56452e24a6d0, 234;
E_0x56452e249b90/58 .event anyedge, v0x56452e24a6d0_231, v0x56452e24a6d0_232, v0x56452e24a6d0_233, v0x56452e24a6d0_234;
v0x56452e24a6d0_235 .array/port v0x56452e24a6d0, 235;
v0x56452e24a6d0_236 .array/port v0x56452e24a6d0, 236;
v0x56452e24a6d0_237 .array/port v0x56452e24a6d0, 237;
v0x56452e24a6d0_238 .array/port v0x56452e24a6d0, 238;
E_0x56452e249b90/59 .event anyedge, v0x56452e24a6d0_235, v0x56452e24a6d0_236, v0x56452e24a6d0_237, v0x56452e24a6d0_238;
v0x56452e24a6d0_239 .array/port v0x56452e24a6d0, 239;
v0x56452e24a6d0_240 .array/port v0x56452e24a6d0, 240;
v0x56452e24a6d0_241 .array/port v0x56452e24a6d0, 241;
v0x56452e24a6d0_242 .array/port v0x56452e24a6d0, 242;
E_0x56452e249b90/60 .event anyedge, v0x56452e24a6d0_239, v0x56452e24a6d0_240, v0x56452e24a6d0_241, v0x56452e24a6d0_242;
v0x56452e24a6d0_243 .array/port v0x56452e24a6d0, 243;
v0x56452e24a6d0_244 .array/port v0x56452e24a6d0, 244;
v0x56452e24a6d0_245 .array/port v0x56452e24a6d0, 245;
v0x56452e24a6d0_246 .array/port v0x56452e24a6d0, 246;
E_0x56452e249b90/61 .event anyedge, v0x56452e24a6d0_243, v0x56452e24a6d0_244, v0x56452e24a6d0_245, v0x56452e24a6d0_246;
v0x56452e24a6d0_247 .array/port v0x56452e24a6d0, 247;
v0x56452e24a6d0_248 .array/port v0x56452e24a6d0, 248;
v0x56452e24a6d0_249 .array/port v0x56452e24a6d0, 249;
v0x56452e24a6d0_250 .array/port v0x56452e24a6d0, 250;
E_0x56452e249b90/62 .event anyedge, v0x56452e24a6d0_247, v0x56452e24a6d0_248, v0x56452e24a6d0_249, v0x56452e24a6d0_250;
v0x56452e24a6d0_251 .array/port v0x56452e24a6d0, 251;
v0x56452e24a6d0_252 .array/port v0x56452e24a6d0, 252;
v0x56452e24a6d0_253 .array/port v0x56452e24a6d0, 253;
v0x56452e24a6d0_254 .array/port v0x56452e24a6d0, 254;
E_0x56452e249b90/63 .event anyedge, v0x56452e24a6d0_251, v0x56452e24a6d0_252, v0x56452e24a6d0_253, v0x56452e24a6d0_254;
v0x56452e24a6d0_255 .array/port v0x56452e24a6d0, 255;
E_0x56452e249b90/64 .event anyedge, v0x56452e24a6d0_255;
E_0x56452e249b90 .event/or E_0x56452e249b90/0, E_0x56452e249b90/1, E_0x56452e249b90/2, E_0x56452e249b90/3, E_0x56452e249b90/4, E_0x56452e249b90/5, E_0x56452e249b90/6, E_0x56452e249b90/7, E_0x56452e249b90/8, E_0x56452e249b90/9, E_0x56452e249b90/10, E_0x56452e249b90/11, E_0x56452e249b90/12, E_0x56452e249b90/13, E_0x56452e249b90/14, E_0x56452e249b90/15, E_0x56452e249b90/16, E_0x56452e249b90/17, E_0x56452e249b90/18, E_0x56452e249b90/19, E_0x56452e249b90/20, E_0x56452e249b90/21, E_0x56452e249b90/22, E_0x56452e249b90/23, E_0x56452e249b90/24, E_0x56452e249b90/25, E_0x56452e249b90/26, E_0x56452e249b90/27, E_0x56452e249b90/28, E_0x56452e249b90/29, E_0x56452e249b90/30, E_0x56452e249b90/31, E_0x56452e249b90/32, E_0x56452e249b90/33, E_0x56452e249b90/34, E_0x56452e249b90/35, E_0x56452e249b90/36, E_0x56452e249b90/37, E_0x56452e249b90/38, E_0x56452e249b90/39, E_0x56452e249b90/40, E_0x56452e249b90/41, E_0x56452e249b90/42, E_0x56452e249b90/43, E_0x56452e249b90/44, E_0x56452e249b90/45, E_0x56452e249b90/46, E_0x56452e249b90/47, E_0x56452e249b90/48, E_0x56452e249b90/49, E_0x56452e249b90/50, E_0x56452e249b90/51, E_0x56452e249b90/52, E_0x56452e249b90/53, E_0x56452e249b90/54, E_0x56452e249b90/55, E_0x56452e249b90/56, E_0x56452e249b90/57, E_0x56452e249b90/58, E_0x56452e249b90/59, E_0x56452e249b90/60, E_0x56452e249b90/61, E_0x56452e249b90/62, E_0x56452e249b90/63, E_0x56452e249b90/64;
S_0x56452e24cfe0 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x56452e1df200 .functor AND 1, v0x56452e241830_0, v0x56452e24d660_0, C4<1>, C4<1>;
L_0x56452e28fc40 .functor OR 1, v0x56452e2419e0_0, L_0x56452e1df200, C4<0>, C4<0>;
L_0x56452e28fe80 .functor BUFZ 1, L_0x56452e28fc40, C4<0>, C4<0>, C4<0>;
v0x56452e24ec00_0 .net *"_ivl_2", 0 0, L_0x56452e1df200;  1 drivers
v0x56452e24ed00_0 .net "branch", 0 0, v0x56452e241830_0;  alias, 1 drivers
v0x56452e24edc0_0 .net "branch_taken", 0 0, v0x56452e24d660_0;  1 drivers
v0x56452e24eec0_0 .net "branch_target", 31 0, L_0x56452e2938c0;  alias, 1 drivers
v0x56452e24ef60_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e24f000_0 .net "flush", 0 0, L_0x56452e28fe80;  alias, 1 drivers
v0x56452e24f0a0_0 .net "id_opcode", 3 0, L_0x56452e28ff80;  1 drivers
v0x56452e24f170_0 .net "id_pc", 31 0, v0x56452e2496c0_0;  alias, 1 drivers
v0x56452e24f260_0 .net "jump", 0 0, v0x56452e2419e0_0;  alias, 1 drivers
v0x56452e24f390_0 .net "next_pc", 31 0, L_0x56452e28fd50;  alias, 1 drivers
v0x56452e24f430_0 .net "pc_mux_sel", 0 0, L_0x56452e28fc40;  1 drivers
v0x56452e24f4d0_0 .net "pc_out", 31 0, v0x56452e24e970_0;  alias, 1 drivers
v0x56452e24f600_0 .net "pc_plus_one", 31 0, L_0x56452e27fae0;  1 drivers
v0x56452e24f6a0_0 .net "prev_neg_flag", 0 0, v0x56452e23e280_0;  alias, 1 drivers
v0x56452e24f790_0 .net "prev_zero_flag", 0 0, v0x56452e23e6a0_0;  alias, 1 drivers
v0x56452e24f880_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
S_0x56452e24d2f0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x56452e24cfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x56452e249ae0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x56452e249b20 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x56452e24d660_0 .var "branch_taken", 0 0;
v0x56452e24d740_0 .net "neg_flag", 0 0, v0x56452e23e280_0;  alias, 1 drivers
v0x56452e24d830_0 .net "opcode", 3 0, L_0x56452e28ff80;  alias, 1 drivers
v0x56452e24d900_0 .net "zero_flag", 0 0, v0x56452e23e6a0_0;  alias, 1 drivers
E_0x56452e24d600 .event anyedge, v0x56452e24d830_0, v0x56452e23e6a0_0, v0x56452e23e280_0;
S_0x56452e24da40 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x56452e24cfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56452e24dc90_0 .net "a", 31 0, v0x56452e24e970_0;  alias, 1 drivers
L_0x7fccf2356018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56452e24ddc0_0 .net "b", 31 0, L_0x7fccf2356018;  1 drivers
v0x56452e24dea0_0 .net "out", 31 0, L_0x56452e27fae0;  alias, 1 drivers
L_0x56452e27fae0 .arith/sum 32, v0x56452e24e970_0, L_0x7fccf2356018;
S_0x56452e24dfe0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x56452e24cfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56452e24e1f0_0 .net "in0", 31 0, L_0x56452e27fae0;  alias, 1 drivers
v0x56452e24e2c0_0 .net "in1", 31 0, L_0x56452e2938c0;  alias, 1 drivers
v0x56452e24e3b0_0 .net "out", 31 0, L_0x56452e28fd50;  alias, 1 drivers
v0x56452e24e470_0 .net "sel", 0 0, L_0x56452e28fc40;  alias, 1 drivers
L_0x56452e28fd50 .functor MUXZ 32, L_0x56452e27fae0, L_0x56452e2938c0, L_0x56452e28fc40, C4<>;
S_0x56452e24e5e0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x56452e24cfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x56452e24e7c0_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e24e880_0 .net "pc_in", 31 0, L_0x56452e28fd50;  alias, 1 drivers
v0x56452e24e970_0 .var "pc_out", 31 0;
v0x56452e24ea40_0 .net "rst", 0 0, o0x7fccf239fa98;  alias, 0 drivers
S_0x56452e24fad0 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x56452e293960 .functor BUFZ 32, v0x56452e23e000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56452e2939d0 .functor BUFZ 6, v0x56452e23e420_0, C4<000000>, C4<000000>, C4<000000>;
o0x7fccf23a95a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x56452e293a40 .functor BUFZ 6, o0x7fccf23a95a8, C4<000000>, C4<000000>, C4<000000>;
o0x7fccf23a9578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x56452e293ab0 .functor BUFZ 4, o0x7fccf23a9578, C4<0000>, C4<0000>, C4<0000>;
L_0x56452e293b80 .functor BUFZ 1, v0x56452e23e6a0_0, C4<0>, C4<0>, C4<0>;
L_0x56452e293c40 .functor BUFZ 1, v0x56452e23e280_0, C4<0>, C4<0>, C4<0>;
L_0x56452e293d00 .functor BUFZ 1, v0x56452e23e500_0, C4<0>, C4<0>, C4<0>;
L_0x56452e293d70 .functor BUFZ 1, v0x56452e23e1c0_0, C4<0>, C4<0>, C4<0>;
v0x56452e253a20_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e253bf0_0 .net "ex_alu_result", 31 0, v0x56452e23e000_0;  alias, 1 drivers
v0x56452e253cb0_0 .net "ex_mem_to_reg", 0 0, v0x56452e23e1c0_0;  alias, 1 drivers
v0x56452e253d50_0 .net "ex_mem_write", 0 0, v0x56452e241b40_0;  alias, 1 drivers
v0x56452e253df0_0 .net "ex_neg_flag", 0 0, v0x56452e23e280_0;  alias, 1 drivers
v0x56452e253ee0_0 .net "ex_opcode", 3 0, o0x7fccf23a9578;  0 drivers
v0x56452e253f80_0 .net "ex_rd", 5 0, v0x56452e23e420_0;  alias, 1 drivers
v0x56452e254090_0 .net "ex_reg_write", 0 0, v0x56452e23e500_0;  alias, 1 drivers
v0x56452e254180_0 .net "ex_rt", 5 0, o0x7fccf23a95a8;  0 drivers
v0x56452e254260_0 .net "ex_write_data", 31 0, v0x56452e23e0e0_0;  alias, 1 drivers
v0x56452e254320_0 .net "ex_zero_flag", 0 0, v0x56452e23e6a0_0;  alias, 1 drivers
v0x56452e2543c0_0 .net "mem_alu_result", 31 0, L_0x56452e293960;  alias, 1 drivers
v0x56452e254480_0 .net "mem_mem_to_reg", 0 0, L_0x56452e293d70;  alias, 1 drivers
v0x56452e254520_0 .net "mem_neg_flag", 0 0, L_0x56452e293c40;  alias, 1 drivers
v0x56452e2545e0_0 .net "mem_opcode", 3 0, L_0x56452e293ab0;  1 drivers
v0x56452e2546c0_0 .net "mem_rd", 5 0, L_0x56452e2939d0;  alias, 1 drivers
v0x56452e254780_0 .net "mem_read_data", 31 0, v0x56452e253800_0;  alias, 1 drivers
v0x56452e254930_0 .net "mem_reg_write", 0 0, L_0x56452e293d00;  alias, 1 drivers
v0x56452e2549d0_0 .net "mem_rt", 5 0, L_0x56452e293a40;  1 drivers
v0x56452e254a70_0 .net "mem_zero_flag", 0 0, L_0x56452e293b80;  alias, 1 drivers
S_0x56452e24ff30 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x56452e24fad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x56452e2500e0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x56452e250b60_0 .net "address", 31 0, v0x56452e23e000_0;  alias, 1 drivers
v0x56452e250c90_0 .net "clk", 0 0, o0x7fccf239f948;  alias, 0 drivers
v0x56452e250d50_0 .var/i "i", 31 0;
v0x56452e250df0 .array "mem", 255 0, 31 0;
v0x56452e2536c0_0 .net "mem_write", 0 0, v0x56452e241b40_0;  alias, 1 drivers
v0x56452e253800_0 .var "read_data", 31 0;
v0x56452e2538e0_0 .net "write_data", 31 0, v0x56452e23e0e0_0;  alias, 1 drivers
E_0x56452e250290 .event posedge, v0x56452e23cbf0_0, v0x56452e23d6e0_0;
v0x56452e250df0_0 .array/port v0x56452e250df0, 0;
v0x56452e250df0_1 .array/port v0x56452e250df0, 1;
v0x56452e250df0_2 .array/port v0x56452e250df0, 2;
E_0x56452e250310/0 .event anyedge, v0x56452e23e000_0, v0x56452e250df0_0, v0x56452e250df0_1, v0x56452e250df0_2;
v0x56452e250df0_3 .array/port v0x56452e250df0, 3;
v0x56452e250df0_4 .array/port v0x56452e250df0, 4;
v0x56452e250df0_5 .array/port v0x56452e250df0, 5;
v0x56452e250df0_6 .array/port v0x56452e250df0, 6;
E_0x56452e250310/1 .event anyedge, v0x56452e250df0_3, v0x56452e250df0_4, v0x56452e250df0_5, v0x56452e250df0_6;
v0x56452e250df0_7 .array/port v0x56452e250df0, 7;
v0x56452e250df0_8 .array/port v0x56452e250df0, 8;
v0x56452e250df0_9 .array/port v0x56452e250df0, 9;
v0x56452e250df0_10 .array/port v0x56452e250df0, 10;
E_0x56452e250310/2 .event anyedge, v0x56452e250df0_7, v0x56452e250df0_8, v0x56452e250df0_9, v0x56452e250df0_10;
v0x56452e250df0_11 .array/port v0x56452e250df0, 11;
v0x56452e250df0_12 .array/port v0x56452e250df0, 12;
v0x56452e250df0_13 .array/port v0x56452e250df0, 13;
v0x56452e250df0_14 .array/port v0x56452e250df0, 14;
E_0x56452e250310/3 .event anyedge, v0x56452e250df0_11, v0x56452e250df0_12, v0x56452e250df0_13, v0x56452e250df0_14;
v0x56452e250df0_15 .array/port v0x56452e250df0, 15;
v0x56452e250df0_16 .array/port v0x56452e250df0, 16;
v0x56452e250df0_17 .array/port v0x56452e250df0, 17;
v0x56452e250df0_18 .array/port v0x56452e250df0, 18;
E_0x56452e250310/4 .event anyedge, v0x56452e250df0_15, v0x56452e250df0_16, v0x56452e250df0_17, v0x56452e250df0_18;
v0x56452e250df0_19 .array/port v0x56452e250df0, 19;
v0x56452e250df0_20 .array/port v0x56452e250df0, 20;
v0x56452e250df0_21 .array/port v0x56452e250df0, 21;
v0x56452e250df0_22 .array/port v0x56452e250df0, 22;
E_0x56452e250310/5 .event anyedge, v0x56452e250df0_19, v0x56452e250df0_20, v0x56452e250df0_21, v0x56452e250df0_22;
v0x56452e250df0_23 .array/port v0x56452e250df0, 23;
v0x56452e250df0_24 .array/port v0x56452e250df0, 24;
v0x56452e250df0_25 .array/port v0x56452e250df0, 25;
v0x56452e250df0_26 .array/port v0x56452e250df0, 26;
E_0x56452e250310/6 .event anyedge, v0x56452e250df0_23, v0x56452e250df0_24, v0x56452e250df0_25, v0x56452e250df0_26;
v0x56452e250df0_27 .array/port v0x56452e250df0, 27;
v0x56452e250df0_28 .array/port v0x56452e250df0, 28;
v0x56452e250df0_29 .array/port v0x56452e250df0, 29;
v0x56452e250df0_30 .array/port v0x56452e250df0, 30;
E_0x56452e250310/7 .event anyedge, v0x56452e250df0_27, v0x56452e250df0_28, v0x56452e250df0_29, v0x56452e250df0_30;
v0x56452e250df0_31 .array/port v0x56452e250df0, 31;
v0x56452e250df0_32 .array/port v0x56452e250df0, 32;
v0x56452e250df0_33 .array/port v0x56452e250df0, 33;
v0x56452e250df0_34 .array/port v0x56452e250df0, 34;
E_0x56452e250310/8 .event anyedge, v0x56452e250df0_31, v0x56452e250df0_32, v0x56452e250df0_33, v0x56452e250df0_34;
v0x56452e250df0_35 .array/port v0x56452e250df0, 35;
v0x56452e250df0_36 .array/port v0x56452e250df0, 36;
v0x56452e250df0_37 .array/port v0x56452e250df0, 37;
v0x56452e250df0_38 .array/port v0x56452e250df0, 38;
E_0x56452e250310/9 .event anyedge, v0x56452e250df0_35, v0x56452e250df0_36, v0x56452e250df0_37, v0x56452e250df0_38;
v0x56452e250df0_39 .array/port v0x56452e250df0, 39;
v0x56452e250df0_40 .array/port v0x56452e250df0, 40;
v0x56452e250df0_41 .array/port v0x56452e250df0, 41;
v0x56452e250df0_42 .array/port v0x56452e250df0, 42;
E_0x56452e250310/10 .event anyedge, v0x56452e250df0_39, v0x56452e250df0_40, v0x56452e250df0_41, v0x56452e250df0_42;
v0x56452e250df0_43 .array/port v0x56452e250df0, 43;
v0x56452e250df0_44 .array/port v0x56452e250df0, 44;
v0x56452e250df0_45 .array/port v0x56452e250df0, 45;
v0x56452e250df0_46 .array/port v0x56452e250df0, 46;
E_0x56452e250310/11 .event anyedge, v0x56452e250df0_43, v0x56452e250df0_44, v0x56452e250df0_45, v0x56452e250df0_46;
v0x56452e250df0_47 .array/port v0x56452e250df0, 47;
v0x56452e250df0_48 .array/port v0x56452e250df0, 48;
v0x56452e250df0_49 .array/port v0x56452e250df0, 49;
v0x56452e250df0_50 .array/port v0x56452e250df0, 50;
E_0x56452e250310/12 .event anyedge, v0x56452e250df0_47, v0x56452e250df0_48, v0x56452e250df0_49, v0x56452e250df0_50;
v0x56452e250df0_51 .array/port v0x56452e250df0, 51;
v0x56452e250df0_52 .array/port v0x56452e250df0, 52;
v0x56452e250df0_53 .array/port v0x56452e250df0, 53;
v0x56452e250df0_54 .array/port v0x56452e250df0, 54;
E_0x56452e250310/13 .event anyedge, v0x56452e250df0_51, v0x56452e250df0_52, v0x56452e250df0_53, v0x56452e250df0_54;
v0x56452e250df0_55 .array/port v0x56452e250df0, 55;
v0x56452e250df0_56 .array/port v0x56452e250df0, 56;
v0x56452e250df0_57 .array/port v0x56452e250df0, 57;
v0x56452e250df0_58 .array/port v0x56452e250df0, 58;
E_0x56452e250310/14 .event anyedge, v0x56452e250df0_55, v0x56452e250df0_56, v0x56452e250df0_57, v0x56452e250df0_58;
v0x56452e250df0_59 .array/port v0x56452e250df0, 59;
v0x56452e250df0_60 .array/port v0x56452e250df0, 60;
v0x56452e250df0_61 .array/port v0x56452e250df0, 61;
v0x56452e250df0_62 .array/port v0x56452e250df0, 62;
E_0x56452e250310/15 .event anyedge, v0x56452e250df0_59, v0x56452e250df0_60, v0x56452e250df0_61, v0x56452e250df0_62;
v0x56452e250df0_63 .array/port v0x56452e250df0, 63;
v0x56452e250df0_64 .array/port v0x56452e250df0, 64;
v0x56452e250df0_65 .array/port v0x56452e250df0, 65;
v0x56452e250df0_66 .array/port v0x56452e250df0, 66;
E_0x56452e250310/16 .event anyedge, v0x56452e250df0_63, v0x56452e250df0_64, v0x56452e250df0_65, v0x56452e250df0_66;
v0x56452e250df0_67 .array/port v0x56452e250df0, 67;
v0x56452e250df0_68 .array/port v0x56452e250df0, 68;
v0x56452e250df0_69 .array/port v0x56452e250df0, 69;
v0x56452e250df0_70 .array/port v0x56452e250df0, 70;
E_0x56452e250310/17 .event anyedge, v0x56452e250df0_67, v0x56452e250df0_68, v0x56452e250df0_69, v0x56452e250df0_70;
v0x56452e250df0_71 .array/port v0x56452e250df0, 71;
v0x56452e250df0_72 .array/port v0x56452e250df0, 72;
v0x56452e250df0_73 .array/port v0x56452e250df0, 73;
v0x56452e250df0_74 .array/port v0x56452e250df0, 74;
E_0x56452e250310/18 .event anyedge, v0x56452e250df0_71, v0x56452e250df0_72, v0x56452e250df0_73, v0x56452e250df0_74;
v0x56452e250df0_75 .array/port v0x56452e250df0, 75;
v0x56452e250df0_76 .array/port v0x56452e250df0, 76;
v0x56452e250df0_77 .array/port v0x56452e250df0, 77;
v0x56452e250df0_78 .array/port v0x56452e250df0, 78;
E_0x56452e250310/19 .event anyedge, v0x56452e250df0_75, v0x56452e250df0_76, v0x56452e250df0_77, v0x56452e250df0_78;
v0x56452e250df0_79 .array/port v0x56452e250df0, 79;
v0x56452e250df0_80 .array/port v0x56452e250df0, 80;
v0x56452e250df0_81 .array/port v0x56452e250df0, 81;
v0x56452e250df0_82 .array/port v0x56452e250df0, 82;
E_0x56452e250310/20 .event anyedge, v0x56452e250df0_79, v0x56452e250df0_80, v0x56452e250df0_81, v0x56452e250df0_82;
v0x56452e250df0_83 .array/port v0x56452e250df0, 83;
v0x56452e250df0_84 .array/port v0x56452e250df0, 84;
v0x56452e250df0_85 .array/port v0x56452e250df0, 85;
v0x56452e250df0_86 .array/port v0x56452e250df0, 86;
E_0x56452e250310/21 .event anyedge, v0x56452e250df0_83, v0x56452e250df0_84, v0x56452e250df0_85, v0x56452e250df0_86;
v0x56452e250df0_87 .array/port v0x56452e250df0, 87;
v0x56452e250df0_88 .array/port v0x56452e250df0, 88;
v0x56452e250df0_89 .array/port v0x56452e250df0, 89;
v0x56452e250df0_90 .array/port v0x56452e250df0, 90;
E_0x56452e250310/22 .event anyedge, v0x56452e250df0_87, v0x56452e250df0_88, v0x56452e250df0_89, v0x56452e250df0_90;
v0x56452e250df0_91 .array/port v0x56452e250df0, 91;
v0x56452e250df0_92 .array/port v0x56452e250df0, 92;
v0x56452e250df0_93 .array/port v0x56452e250df0, 93;
v0x56452e250df0_94 .array/port v0x56452e250df0, 94;
E_0x56452e250310/23 .event anyedge, v0x56452e250df0_91, v0x56452e250df0_92, v0x56452e250df0_93, v0x56452e250df0_94;
v0x56452e250df0_95 .array/port v0x56452e250df0, 95;
v0x56452e250df0_96 .array/port v0x56452e250df0, 96;
v0x56452e250df0_97 .array/port v0x56452e250df0, 97;
v0x56452e250df0_98 .array/port v0x56452e250df0, 98;
E_0x56452e250310/24 .event anyedge, v0x56452e250df0_95, v0x56452e250df0_96, v0x56452e250df0_97, v0x56452e250df0_98;
v0x56452e250df0_99 .array/port v0x56452e250df0, 99;
v0x56452e250df0_100 .array/port v0x56452e250df0, 100;
v0x56452e250df0_101 .array/port v0x56452e250df0, 101;
v0x56452e250df0_102 .array/port v0x56452e250df0, 102;
E_0x56452e250310/25 .event anyedge, v0x56452e250df0_99, v0x56452e250df0_100, v0x56452e250df0_101, v0x56452e250df0_102;
v0x56452e250df0_103 .array/port v0x56452e250df0, 103;
v0x56452e250df0_104 .array/port v0x56452e250df0, 104;
v0x56452e250df0_105 .array/port v0x56452e250df0, 105;
v0x56452e250df0_106 .array/port v0x56452e250df0, 106;
E_0x56452e250310/26 .event anyedge, v0x56452e250df0_103, v0x56452e250df0_104, v0x56452e250df0_105, v0x56452e250df0_106;
v0x56452e250df0_107 .array/port v0x56452e250df0, 107;
v0x56452e250df0_108 .array/port v0x56452e250df0, 108;
v0x56452e250df0_109 .array/port v0x56452e250df0, 109;
v0x56452e250df0_110 .array/port v0x56452e250df0, 110;
E_0x56452e250310/27 .event anyedge, v0x56452e250df0_107, v0x56452e250df0_108, v0x56452e250df0_109, v0x56452e250df0_110;
v0x56452e250df0_111 .array/port v0x56452e250df0, 111;
v0x56452e250df0_112 .array/port v0x56452e250df0, 112;
v0x56452e250df0_113 .array/port v0x56452e250df0, 113;
v0x56452e250df0_114 .array/port v0x56452e250df0, 114;
E_0x56452e250310/28 .event anyedge, v0x56452e250df0_111, v0x56452e250df0_112, v0x56452e250df0_113, v0x56452e250df0_114;
v0x56452e250df0_115 .array/port v0x56452e250df0, 115;
v0x56452e250df0_116 .array/port v0x56452e250df0, 116;
v0x56452e250df0_117 .array/port v0x56452e250df0, 117;
v0x56452e250df0_118 .array/port v0x56452e250df0, 118;
E_0x56452e250310/29 .event anyedge, v0x56452e250df0_115, v0x56452e250df0_116, v0x56452e250df0_117, v0x56452e250df0_118;
v0x56452e250df0_119 .array/port v0x56452e250df0, 119;
v0x56452e250df0_120 .array/port v0x56452e250df0, 120;
v0x56452e250df0_121 .array/port v0x56452e250df0, 121;
v0x56452e250df0_122 .array/port v0x56452e250df0, 122;
E_0x56452e250310/30 .event anyedge, v0x56452e250df0_119, v0x56452e250df0_120, v0x56452e250df0_121, v0x56452e250df0_122;
v0x56452e250df0_123 .array/port v0x56452e250df0, 123;
v0x56452e250df0_124 .array/port v0x56452e250df0, 124;
v0x56452e250df0_125 .array/port v0x56452e250df0, 125;
v0x56452e250df0_126 .array/port v0x56452e250df0, 126;
E_0x56452e250310/31 .event anyedge, v0x56452e250df0_123, v0x56452e250df0_124, v0x56452e250df0_125, v0x56452e250df0_126;
v0x56452e250df0_127 .array/port v0x56452e250df0, 127;
v0x56452e250df0_128 .array/port v0x56452e250df0, 128;
v0x56452e250df0_129 .array/port v0x56452e250df0, 129;
v0x56452e250df0_130 .array/port v0x56452e250df0, 130;
E_0x56452e250310/32 .event anyedge, v0x56452e250df0_127, v0x56452e250df0_128, v0x56452e250df0_129, v0x56452e250df0_130;
v0x56452e250df0_131 .array/port v0x56452e250df0, 131;
v0x56452e250df0_132 .array/port v0x56452e250df0, 132;
v0x56452e250df0_133 .array/port v0x56452e250df0, 133;
v0x56452e250df0_134 .array/port v0x56452e250df0, 134;
E_0x56452e250310/33 .event anyedge, v0x56452e250df0_131, v0x56452e250df0_132, v0x56452e250df0_133, v0x56452e250df0_134;
v0x56452e250df0_135 .array/port v0x56452e250df0, 135;
v0x56452e250df0_136 .array/port v0x56452e250df0, 136;
v0x56452e250df0_137 .array/port v0x56452e250df0, 137;
v0x56452e250df0_138 .array/port v0x56452e250df0, 138;
E_0x56452e250310/34 .event anyedge, v0x56452e250df0_135, v0x56452e250df0_136, v0x56452e250df0_137, v0x56452e250df0_138;
v0x56452e250df0_139 .array/port v0x56452e250df0, 139;
v0x56452e250df0_140 .array/port v0x56452e250df0, 140;
v0x56452e250df0_141 .array/port v0x56452e250df0, 141;
v0x56452e250df0_142 .array/port v0x56452e250df0, 142;
E_0x56452e250310/35 .event anyedge, v0x56452e250df0_139, v0x56452e250df0_140, v0x56452e250df0_141, v0x56452e250df0_142;
v0x56452e250df0_143 .array/port v0x56452e250df0, 143;
v0x56452e250df0_144 .array/port v0x56452e250df0, 144;
v0x56452e250df0_145 .array/port v0x56452e250df0, 145;
v0x56452e250df0_146 .array/port v0x56452e250df0, 146;
E_0x56452e250310/36 .event anyedge, v0x56452e250df0_143, v0x56452e250df0_144, v0x56452e250df0_145, v0x56452e250df0_146;
v0x56452e250df0_147 .array/port v0x56452e250df0, 147;
v0x56452e250df0_148 .array/port v0x56452e250df0, 148;
v0x56452e250df0_149 .array/port v0x56452e250df0, 149;
v0x56452e250df0_150 .array/port v0x56452e250df0, 150;
E_0x56452e250310/37 .event anyedge, v0x56452e250df0_147, v0x56452e250df0_148, v0x56452e250df0_149, v0x56452e250df0_150;
v0x56452e250df0_151 .array/port v0x56452e250df0, 151;
v0x56452e250df0_152 .array/port v0x56452e250df0, 152;
v0x56452e250df0_153 .array/port v0x56452e250df0, 153;
v0x56452e250df0_154 .array/port v0x56452e250df0, 154;
E_0x56452e250310/38 .event anyedge, v0x56452e250df0_151, v0x56452e250df0_152, v0x56452e250df0_153, v0x56452e250df0_154;
v0x56452e250df0_155 .array/port v0x56452e250df0, 155;
v0x56452e250df0_156 .array/port v0x56452e250df0, 156;
v0x56452e250df0_157 .array/port v0x56452e250df0, 157;
v0x56452e250df0_158 .array/port v0x56452e250df0, 158;
E_0x56452e250310/39 .event anyedge, v0x56452e250df0_155, v0x56452e250df0_156, v0x56452e250df0_157, v0x56452e250df0_158;
v0x56452e250df0_159 .array/port v0x56452e250df0, 159;
v0x56452e250df0_160 .array/port v0x56452e250df0, 160;
v0x56452e250df0_161 .array/port v0x56452e250df0, 161;
v0x56452e250df0_162 .array/port v0x56452e250df0, 162;
E_0x56452e250310/40 .event anyedge, v0x56452e250df0_159, v0x56452e250df0_160, v0x56452e250df0_161, v0x56452e250df0_162;
v0x56452e250df0_163 .array/port v0x56452e250df0, 163;
v0x56452e250df0_164 .array/port v0x56452e250df0, 164;
v0x56452e250df0_165 .array/port v0x56452e250df0, 165;
v0x56452e250df0_166 .array/port v0x56452e250df0, 166;
E_0x56452e250310/41 .event anyedge, v0x56452e250df0_163, v0x56452e250df0_164, v0x56452e250df0_165, v0x56452e250df0_166;
v0x56452e250df0_167 .array/port v0x56452e250df0, 167;
v0x56452e250df0_168 .array/port v0x56452e250df0, 168;
v0x56452e250df0_169 .array/port v0x56452e250df0, 169;
v0x56452e250df0_170 .array/port v0x56452e250df0, 170;
E_0x56452e250310/42 .event anyedge, v0x56452e250df0_167, v0x56452e250df0_168, v0x56452e250df0_169, v0x56452e250df0_170;
v0x56452e250df0_171 .array/port v0x56452e250df0, 171;
v0x56452e250df0_172 .array/port v0x56452e250df0, 172;
v0x56452e250df0_173 .array/port v0x56452e250df0, 173;
v0x56452e250df0_174 .array/port v0x56452e250df0, 174;
E_0x56452e250310/43 .event anyedge, v0x56452e250df0_171, v0x56452e250df0_172, v0x56452e250df0_173, v0x56452e250df0_174;
v0x56452e250df0_175 .array/port v0x56452e250df0, 175;
v0x56452e250df0_176 .array/port v0x56452e250df0, 176;
v0x56452e250df0_177 .array/port v0x56452e250df0, 177;
v0x56452e250df0_178 .array/port v0x56452e250df0, 178;
E_0x56452e250310/44 .event anyedge, v0x56452e250df0_175, v0x56452e250df0_176, v0x56452e250df0_177, v0x56452e250df0_178;
v0x56452e250df0_179 .array/port v0x56452e250df0, 179;
v0x56452e250df0_180 .array/port v0x56452e250df0, 180;
v0x56452e250df0_181 .array/port v0x56452e250df0, 181;
v0x56452e250df0_182 .array/port v0x56452e250df0, 182;
E_0x56452e250310/45 .event anyedge, v0x56452e250df0_179, v0x56452e250df0_180, v0x56452e250df0_181, v0x56452e250df0_182;
v0x56452e250df0_183 .array/port v0x56452e250df0, 183;
v0x56452e250df0_184 .array/port v0x56452e250df0, 184;
v0x56452e250df0_185 .array/port v0x56452e250df0, 185;
v0x56452e250df0_186 .array/port v0x56452e250df0, 186;
E_0x56452e250310/46 .event anyedge, v0x56452e250df0_183, v0x56452e250df0_184, v0x56452e250df0_185, v0x56452e250df0_186;
v0x56452e250df0_187 .array/port v0x56452e250df0, 187;
v0x56452e250df0_188 .array/port v0x56452e250df0, 188;
v0x56452e250df0_189 .array/port v0x56452e250df0, 189;
v0x56452e250df0_190 .array/port v0x56452e250df0, 190;
E_0x56452e250310/47 .event anyedge, v0x56452e250df0_187, v0x56452e250df0_188, v0x56452e250df0_189, v0x56452e250df0_190;
v0x56452e250df0_191 .array/port v0x56452e250df0, 191;
v0x56452e250df0_192 .array/port v0x56452e250df0, 192;
v0x56452e250df0_193 .array/port v0x56452e250df0, 193;
v0x56452e250df0_194 .array/port v0x56452e250df0, 194;
E_0x56452e250310/48 .event anyedge, v0x56452e250df0_191, v0x56452e250df0_192, v0x56452e250df0_193, v0x56452e250df0_194;
v0x56452e250df0_195 .array/port v0x56452e250df0, 195;
v0x56452e250df0_196 .array/port v0x56452e250df0, 196;
v0x56452e250df0_197 .array/port v0x56452e250df0, 197;
v0x56452e250df0_198 .array/port v0x56452e250df0, 198;
E_0x56452e250310/49 .event anyedge, v0x56452e250df0_195, v0x56452e250df0_196, v0x56452e250df0_197, v0x56452e250df0_198;
v0x56452e250df0_199 .array/port v0x56452e250df0, 199;
v0x56452e250df0_200 .array/port v0x56452e250df0, 200;
v0x56452e250df0_201 .array/port v0x56452e250df0, 201;
v0x56452e250df0_202 .array/port v0x56452e250df0, 202;
E_0x56452e250310/50 .event anyedge, v0x56452e250df0_199, v0x56452e250df0_200, v0x56452e250df0_201, v0x56452e250df0_202;
v0x56452e250df0_203 .array/port v0x56452e250df0, 203;
v0x56452e250df0_204 .array/port v0x56452e250df0, 204;
v0x56452e250df0_205 .array/port v0x56452e250df0, 205;
v0x56452e250df0_206 .array/port v0x56452e250df0, 206;
E_0x56452e250310/51 .event anyedge, v0x56452e250df0_203, v0x56452e250df0_204, v0x56452e250df0_205, v0x56452e250df0_206;
v0x56452e250df0_207 .array/port v0x56452e250df0, 207;
v0x56452e250df0_208 .array/port v0x56452e250df0, 208;
v0x56452e250df0_209 .array/port v0x56452e250df0, 209;
v0x56452e250df0_210 .array/port v0x56452e250df0, 210;
E_0x56452e250310/52 .event anyedge, v0x56452e250df0_207, v0x56452e250df0_208, v0x56452e250df0_209, v0x56452e250df0_210;
v0x56452e250df0_211 .array/port v0x56452e250df0, 211;
v0x56452e250df0_212 .array/port v0x56452e250df0, 212;
v0x56452e250df0_213 .array/port v0x56452e250df0, 213;
v0x56452e250df0_214 .array/port v0x56452e250df0, 214;
E_0x56452e250310/53 .event anyedge, v0x56452e250df0_211, v0x56452e250df0_212, v0x56452e250df0_213, v0x56452e250df0_214;
v0x56452e250df0_215 .array/port v0x56452e250df0, 215;
v0x56452e250df0_216 .array/port v0x56452e250df0, 216;
v0x56452e250df0_217 .array/port v0x56452e250df0, 217;
v0x56452e250df0_218 .array/port v0x56452e250df0, 218;
E_0x56452e250310/54 .event anyedge, v0x56452e250df0_215, v0x56452e250df0_216, v0x56452e250df0_217, v0x56452e250df0_218;
v0x56452e250df0_219 .array/port v0x56452e250df0, 219;
v0x56452e250df0_220 .array/port v0x56452e250df0, 220;
v0x56452e250df0_221 .array/port v0x56452e250df0, 221;
v0x56452e250df0_222 .array/port v0x56452e250df0, 222;
E_0x56452e250310/55 .event anyedge, v0x56452e250df0_219, v0x56452e250df0_220, v0x56452e250df0_221, v0x56452e250df0_222;
v0x56452e250df0_223 .array/port v0x56452e250df0, 223;
v0x56452e250df0_224 .array/port v0x56452e250df0, 224;
v0x56452e250df0_225 .array/port v0x56452e250df0, 225;
v0x56452e250df0_226 .array/port v0x56452e250df0, 226;
E_0x56452e250310/56 .event anyedge, v0x56452e250df0_223, v0x56452e250df0_224, v0x56452e250df0_225, v0x56452e250df0_226;
v0x56452e250df0_227 .array/port v0x56452e250df0, 227;
v0x56452e250df0_228 .array/port v0x56452e250df0, 228;
v0x56452e250df0_229 .array/port v0x56452e250df0, 229;
v0x56452e250df0_230 .array/port v0x56452e250df0, 230;
E_0x56452e250310/57 .event anyedge, v0x56452e250df0_227, v0x56452e250df0_228, v0x56452e250df0_229, v0x56452e250df0_230;
v0x56452e250df0_231 .array/port v0x56452e250df0, 231;
v0x56452e250df0_232 .array/port v0x56452e250df0, 232;
v0x56452e250df0_233 .array/port v0x56452e250df0, 233;
v0x56452e250df0_234 .array/port v0x56452e250df0, 234;
E_0x56452e250310/58 .event anyedge, v0x56452e250df0_231, v0x56452e250df0_232, v0x56452e250df0_233, v0x56452e250df0_234;
v0x56452e250df0_235 .array/port v0x56452e250df0, 235;
v0x56452e250df0_236 .array/port v0x56452e250df0, 236;
v0x56452e250df0_237 .array/port v0x56452e250df0, 237;
v0x56452e250df0_238 .array/port v0x56452e250df0, 238;
E_0x56452e250310/59 .event anyedge, v0x56452e250df0_235, v0x56452e250df0_236, v0x56452e250df0_237, v0x56452e250df0_238;
v0x56452e250df0_239 .array/port v0x56452e250df0, 239;
v0x56452e250df0_240 .array/port v0x56452e250df0, 240;
v0x56452e250df0_241 .array/port v0x56452e250df0, 241;
v0x56452e250df0_242 .array/port v0x56452e250df0, 242;
E_0x56452e250310/60 .event anyedge, v0x56452e250df0_239, v0x56452e250df0_240, v0x56452e250df0_241, v0x56452e250df0_242;
v0x56452e250df0_243 .array/port v0x56452e250df0, 243;
v0x56452e250df0_244 .array/port v0x56452e250df0, 244;
v0x56452e250df0_245 .array/port v0x56452e250df0, 245;
v0x56452e250df0_246 .array/port v0x56452e250df0, 246;
E_0x56452e250310/61 .event anyedge, v0x56452e250df0_243, v0x56452e250df0_244, v0x56452e250df0_245, v0x56452e250df0_246;
v0x56452e250df0_247 .array/port v0x56452e250df0, 247;
v0x56452e250df0_248 .array/port v0x56452e250df0, 248;
v0x56452e250df0_249 .array/port v0x56452e250df0, 249;
v0x56452e250df0_250 .array/port v0x56452e250df0, 250;
E_0x56452e250310/62 .event anyedge, v0x56452e250df0_247, v0x56452e250df0_248, v0x56452e250df0_249, v0x56452e250df0_250;
v0x56452e250df0_251 .array/port v0x56452e250df0, 251;
v0x56452e250df0_252 .array/port v0x56452e250df0, 252;
v0x56452e250df0_253 .array/port v0x56452e250df0, 253;
v0x56452e250df0_254 .array/port v0x56452e250df0, 254;
E_0x56452e250310/63 .event anyedge, v0x56452e250df0_251, v0x56452e250df0_252, v0x56452e250df0_253, v0x56452e250df0_254;
v0x56452e250df0_255 .array/port v0x56452e250df0, 255;
E_0x56452e250310/64 .event anyedge, v0x56452e250df0_255;
E_0x56452e250310 .event/or E_0x56452e250310/0, E_0x56452e250310/1, E_0x56452e250310/2, E_0x56452e250310/3, E_0x56452e250310/4, E_0x56452e250310/5, E_0x56452e250310/6, E_0x56452e250310/7, E_0x56452e250310/8, E_0x56452e250310/9, E_0x56452e250310/10, E_0x56452e250310/11, E_0x56452e250310/12, E_0x56452e250310/13, E_0x56452e250310/14, E_0x56452e250310/15, E_0x56452e250310/16, E_0x56452e250310/17, E_0x56452e250310/18, E_0x56452e250310/19, E_0x56452e250310/20, E_0x56452e250310/21, E_0x56452e250310/22, E_0x56452e250310/23, E_0x56452e250310/24, E_0x56452e250310/25, E_0x56452e250310/26, E_0x56452e250310/27, E_0x56452e250310/28, E_0x56452e250310/29, E_0x56452e250310/30, E_0x56452e250310/31, E_0x56452e250310/32, E_0x56452e250310/33, E_0x56452e250310/34, E_0x56452e250310/35, E_0x56452e250310/36, E_0x56452e250310/37, E_0x56452e250310/38, E_0x56452e250310/39, E_0x56452e250310/40, E_0x56452e250310/41, E_0x56452e250310/42, E_0x56452e250310/43, E_0x56452e250310/44, E_0x56452e250310/45, E_0x56452e250310/46, E_0x56452e250310/47, E_0x56452e250310/48, E_0x56452e250310/49, E_0x56452e250310/50, E_0x56452e250310/51, E_0x56452e250310/52, E_0x56452e250310/53, E_0x56452e250310/54, E_0x56452e250310/55, E_0x56452e250310/56, E_0x56452e250310/57, E_0x56452e250310/58, E_0x56452e250310/59, E_0x56452e250310/60, E_0x56452e250310/61, E_0x56452e250310/62, E_0x56452e250310/63, E_0x56452e250310/64;
S_0x56452e254e60 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x56452e14ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x56452e255040 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56452e2941d0 .functor BUFZ 1, L_0x56452e293d00, C4<0>, C4<0>, C4<0>;
L_0x7fccf2356408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56452e255220_0 .net/2u *"_ivl_0", 3 0, L_0x7fccf2356408;  1 drivers
v0x56452e255300_0 .net *"_ivl_2", 0 0, L_0x56452e293e30;  1 drivers
v0x56452e2553c0_0 .net "wb_alu_result", 31 0, L_0x56452e293960;  alias, 1 drivers
v0x56452e2554e0_0 .net "wb_mem_data", 31 0, v0x56452e253800_0;  alias, 1 drivers
v0x56452e2555f0_0 .net "wb_mem_to_reg", 0 0, L_0x56452e293d70;  alias, 1 drivers
o0x7fccf23a9ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56452e2556e0_0 .net "wb_opcode", 3 0, o0x7fccf23a9ae8;  0 drivers
v0x56452e2557a0_0 .net "wb_rd", 5 0, L_0x56452e2939d0;  alias, 1 drivers
v0x56452e2558b0_0 .net "wb_reg_write", 0 0, L_0x56452e293d00;  alias, 1 drivers
o0x7fccf23a9b18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56452e2559a0_0 .net "wb_rt", 5 0, o0x7fccf23a9b18;  0 drivers
v0x56452e255a80_0 .net "wb_write_data", 31 0, L_0x56452e294010;  alias, 1 drivers
v0x56452e255b40_0 .net "wb_write_en", 0 0, L_0x56452e2941d0;  alias, 1 drivers
v0x56452e255c30_0 .net "wb_write_reg", 5 0, L_0x56452e293f20;  alias, 1 drivers
L_0x56452e293e30 .cmp/eq 4, o0x7fccf23a9ae8, L_0x7fccf2356408;
L_0x56452e293f20 .functor MUXZ 6, L_0x56452e2939d0, o0x7fccf23a9b18, L_0x56452e293e30, C4<>;
L_0x56452e294010 .functor MUXZ 32, L_0x56452e293960, v0x56452e253800_0, L_0x56452e293d70, C4<>;
S_0x56452e21db30 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x56452e274fa0_0 .net "alu_input1", 31 0, L_0x56452e2967a0;  1 drivers
v0x56452e275080_0 .net "alu_input2", 31 0, L_0x56452e297370;  1 drivers
o0x7fccf23aa6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e275140_0 .net "clk", 0 0, o0x7fccf23aa6b8;  0 drivers
v0x56452e2751e0_0 .net "ex_alu_result", 31 0, L_0x56452e297e50;  1 drivers
v0x56452e2752d0_0 .net "ex_branch_target", 31 0, L_0x56452e297f80;  1 drivers
v0x56452e2753e0_0 .net "ex_neg_flag", 0 0, L_0x56452e297a50;  1 drivers
v0x56452e275480_0 .net "ex_wb_alu_result", 31 0, v0x56452e25cbf0_0;  1 drivers
v0x56452e2755d0_0 .net "ex_wb_mem_data", 31 0, v0x56452e25ccd0_0;  1 drivers
v0x56452e275690_0 .net "ex_wb_mem_to_reg", 0 0, v0x56452e25cdb0_0;  1 drivers
v0x56452e2757c0_0 .net "ex_wb_neg_flag", 0 0, v0x56452e25ce70_0;  1 drivers
v0x56452e2758f0_0 .net "ex_wb_opcode", 3 0, v0x56452e25cf30_0;  1 drivers
v0x56452e2759b0_0 .net "ex_wb_rd", 5 0, v0x56452e25d010_0;  1 drivers
v0x56452e275a70_0 .net "ex_wb_reg_write", 0 0, v0x56452e25d200_0;  1 drivers
v0x56452e275b10_0 .net "ex_wb_rt", 5 0, v0x56452e25d2c0_0;  1 drivers
v0x56452e275bd0_0 .net "ex_wb_zero_flag", 0 0, v0x56452e25d3a0_0;  1 drivers
v0x56452e275d00_0 .net "ex_write_data", 31 0, L_0x56452e297d50;  1 drivers
v0x56452e275dc0_0 .net "ex_zero_flag", 0 0, L_0x56452e297920;  1 drivers
v0x56452e275f70_0 .net "id_alu_op", 2 0, v0x56452e2635a0_0;  1 drivers
v0x56452e276010_0 .net "id_alu_src", 0 0, v0x56452e263680_0;  1 drivers
v0x56452e2760b0_0 .net "id_branch", 0 0, v0x56452e263720_0;  1 drivers
v0x56452e276150_0 .net "id_ex_alu_op", 2 0, v0x56452e260720_0;  1 drivers
v0x56452e2761f0_0 .net "id_ex_alu_src", 0 0, v0x56452e260810_0;  1 drivers
v0x56452e276290_0 .net "id_ex_branch", 0 0, v0x56452e260900_0;  1 drivers
v0x56452e276330_0 .net "id_ex_imm", 31 0, v0x56452e2609a0_0;  1 drivers
v0x56452e2763d0_0 .net "id_ex_jump", 0 0, v0x56452e260ab0_0;  1 drivers
v0x56452e276470_0 .net "id_ex_mem_to_reg", 0 0, v0x56452e260b70_0;  1 drivers
v0x56452e276560_0 .net "id_ex_mem_write", 0 0, v0x56452e260c10_0;  1 drivers
v0x56452e276600_0 .net "id_ex_opcode", 3 0, v0x56452e260cb0_0;  1 drivers
v0x56452e2766c0_0 .net "id_ex_pc", 31 0, v0x56452e260d70_0;  1 drivers
v0x56452e276780_0 .net "id_ex_rd", 5 0, v0x56452e260e80_0;  1 drivers
v0x56452e276890_0 .net "id_ex_reg_data1", 31 0, v0x56452e260f40_0;  1 drivers
v0x56452e2769a0_0 .net "id_ex_reg_data2", 31 0, v0x56452e260fe0_0;  1 drivers
v0x56452e276ab0_0 .net "id_ex_reg_write", 0 0, v0x56452e261080_0;  1 drivers
v0x56452e276db0_0 .net "id_ex_rs", 5 0, v0x56452e261120_0;  1 drivers
v0x56452e276ec0_0 .net "id_ex_rt", 5 0, v0x56452e2611c0_0;  1 drivers
v0x56452e276f80_0 .net "id_imm", 31 0, v0x56452e263e90_0;  1 drivers
v0x56452e277040_0 .net "id_jump", 0 0, v0x56452e2637c0_0;  1 drivers
v0x56452e2770e0_0 .net "id_mem_to_reg", 0 0, v0x56452e263860_0;  1 drivers
v0x56452e277180_0 .net "id_mem_write", 0 0, v0x56452e263950_0;  1 drivers
v0x56452e277220_0 .net "id_opcode", 3 0, L_0x56452e294e00;  1 drivers
v0x56452e277330_0 .net "id_pc", 31 0, L_0x56452e294c10;  1 drivers
v0x56452e277440_0 .net "id_rd", 5 0, L_0x56452e294d60;  1 drivers
v0x56452e277550_0 .net "id_reg_data1", 31 0, L_0x56452e295380;  1 drivers
v0x56452e277610_0 .net "id_reg_data2", 31 0, L_0x56452e295860;  1 drivers
v0x56452e2776d0_0 .net "id_reg_write", 0 0, v0x56452e263ac0_0;  1 drivers
v0x56452e277770_0 .net "id_rs", 5 0, L_0x56452e294c80;  1 drivers
v0x56452e277880_0 .net "id_rt", 5 0, L_0x56452e294cf0;  1 drivers
v0x56452e277990_0 .net "if_flush", 0 0, L_0x56452e294620;  1 drivers
v0x56452e277a80_0 .net "if_id_instr", 31 0, v0x56452e2685b0_0;  1 drivers
v0x56452e277b40_0 .net "if_id_pc", 31 0, v0x56452e2687a0_0;  1 drivers
v0x56452e277c00_0 .net "if_instr", 31 0, v0x56452e2695f0_0;  1 drivers
v0x56452e277d10_0 .net "if_next_pc", 31 0, L_0x56452e294460;  1 drivers
v0x56452e277dd0_0 .net "if_pc", 31 0, v0x56452e26dac0_0;  1 drivers
v0x56452e277e90_0 .net "mem_alu_result", 31 0, L_0x56452e298020;  1 drivers
v0x56452e277f50_0 .net "mem_mem_to_reg", 0 0, L_0x56452e2983b0;  1 drivers
v0x56452e278040_0 .net "mem_neg_flag", 0 0, L_0x56452e298280;  1 drivers
v0x56452e2780e0_0 .net "mem_opcode", 3 0, L_0x56452e298170;  1 drivers
v0x56452e2781d0_0 .net "mem_rd", 5 0, L_0x56452e298090;  1 drivers
v0x56452e278290_0 .net "mem_read_data", 31 0, v0x56452e272900_0;  1 drivers
v0x56452e278350_0 .net "mem_reg_write", 0 0, L_0x56452e298340;  1 drivers
v0x56452e2783f0_0 .net "mem_rt", 5 0, L_0x56452e298100;  1 drivers
v0x56452e278500_0 .net "mem_zero_flag", 0 0, L_0x56452e298210;  1 drivers
o0x7fccf23aa7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e2785a0_0 .net "rst", 0 0, o0x7fccf23aa7a8;  0 drivers
v0x56452e278640_0 .net "wb_write_data", 31 0, L_0x56452e298720;  1 drivers
v0x56452e2786e0_0 .net "wb_write_en", 0 0, L_0x56452e2988e0;  1 drivers
v0x56452e278780_0 .net "wb_write_reg", 5 0, L_0x56452e2985a0;  1 drivers
L_0x56452e294720 .part v0x56452e2685b0_0, 0, 4;
S_0x56452e259390 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x56452e259570 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x56452e297d50 .functor BUFZ 32, L_0x56452e297370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fccf23567b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56452e25aec0_0 .net/2u *"_ivl_0", 3 0, L_0x7fccf23567b0;  1 drivers
v0x56452e25afa0_0 .net *"_ivl_2", 0 0, L_0x56452e297b80;  1 drivers
L_0x7fccf23567f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56452e25b060_0 .net/2u *"_ivl_4", 31 0, L_0x7fccf23567f8;  1 drivers
v0x56452e25b120_0 .net *"_ivl_6", 31 0, L_0x56452e297cb0;  1 drivers
v0x56452e25b200_0 .net "alu_op", 2 0, v0x56452e260720_0;  alias, 1 drivers
v0x56452e25b310_0 .net "alu_operand_b", 31 0, L_0x56452e297580;  1 drivers
v0x56452e25b400_0 .net "alu_result_wire", 31 0, v0x56452e25a0e0_0;  1 drivers
v0x56452e25b4c0_0 .net "alu_src", 0 0, v0x56452e260810_0;  alias, 1 drivers
v0x56452e25b560_0 .net "ex_alu_result", 31 0, L_0x56452e297e50;  alias, 1 drivers
v0x56452e25b690_0 .net "ex_branch_target", 31 0, L_0x56452e297f80;  alias, 1 drivers
v0x56452e25b750_0 .net "ex_write_data", 31 0, L_0x56452e297d50;  alias, 1 drivers
v0x56452e25b810_0 .net "id_ex_imm", 31 0, v0x56452e2609a0_0;  alias, 1 drivers
o0x7fccf23aa3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56452e25b8d0_0 .net "id_ex_mem_write", 0 0, o0x7fccf23aa3e8;  0 drivers
v0x56452e25b990_0 .net "id_ex_opcode", 3 0, v0x56452e260cb0_0;  alias, 1 drivers
v0x56452e25ba70_0 .net "id_ex_pc", 31 0, v0x56452e260d70_0;  alias, 1 drivers
v0x56452e25bb30_0 .net "id_ex_reg_data1", 31 0, L_0x56452e2967a0;  alias, 1 drivers
v0x56452e25bbd0_0 .net "id_ex_reg_data2", 31 0, L_0x56452e297370;  alias, 1 drivers
v0x56452e25bc70_0 .net "neg_flag", 0 0, L_0x56452e297a50;  alias, 1 drivers
v0x56452e25bd10_0 .net "zero_flag", 0 0, L_0x56452e297920;  alias, 1 drivers
E_0x56452e259650 .event anyedge, v0x56452e25abe0_0, v0x56452e25b8d0_0;
L_0x56452e297b80 .cmp/eq 4, v0x56452e260cb0_0, L_0x7fccf23567b0;
L_0x56452e297cb0 .arith/sum 32, v0x56452e260d70_0, L_0x7fccf23567f8;
L_0x56452e297e50 .functor MUXZ 32, v0x56452e25a0e0_0, L_0x56452e297cb0, L_0x56452e297b80, C4<>;
S_0x56452e2596b0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x56452e259390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fccf2356768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e259a10_0 .net/2u *"_ivl_6", 31 0, L_0x7fccf2356768;  1 drivers
v0x56452e259b10_0 .net "a", 31 0, L_0x56452e2967a0;  alias, 1 drivers
v0x56452e259bf0_0 .net "alu_control", 2 0, v0x56452e260720_0;  alias, 1 drivers
v0x56452e259cb0_0 .net "b", 31 0, L_0x56452e297580;  alias, 1 drivers
v0x56452e259d90_0 .net "cmd_add", 0 0, L_0x56452e2976b0;  1 drivers
v0x56452e259ea0_0 .net "cmd_neg", 0 0, L_0x56452e2977e0;  1 drivers
v0x56452e259f60_0 .net "cmd_sub", 0 0, L_0x56452e297880;  1 drivers
v0x56452e25a020_0 .net "negative", 0 0, L_0x56452e297a50;  alias, 1 drivers
v0x56452e25a0e0_0 .var "result", 31 0;
v0x56452e25a250_0 .net "zero", 0 0, L_0x56452e297920;  alias, 1 drivers
E_0x56452e259990 .event anyedge, v0x56452e259bf0_0, v0x56452e259b10_0, v0x56452e259cb0_0;
L_0x56452e2976b0 .part v0x56452e260720_0, 2, 1;
L_0x56452e2977e0 .part v0x56452e260720_0, 1, 1;
L_0x56452e297880 .part v0x56452e260720_0, 0, 1;
L_0x56452e297920 .cmp/eq 32, v0x56452e25a0e0_0, L_0x7fccf2356768;
L_0x56452e297a50 .part v0x56452e25a0e0_0, 31, 1;
S_0x56452e25a410 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x56452e259390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56452e25a630_0 .net "in0", 31 0, L_0x56452e297370;  alias, 1 drivers
v0x56452e25a710_0 .net "in1", 31 0, v0x56452e2609a0_0;  alias, 1 drivers
v0x56452e25a7f0_0 .net "out", 31 0, L_0x56452e297580;  alias, 1 drivers
v0x56452e25a890_0 .net "sel", 0 0, v0x56452e260810_0;  alias, 1 drivers
L_0x56452e297580 .functor MUXZ 32, L_0x56452e297370, v0x56452e2609a0_0, v0x56452e260810_0, C4<>;
S_0x56452e25a9b0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x56452e259390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56452e25abe0_0 .net "a", 31 0, v0x56452e260d70_0;  alias, 1 drivers
v0x56452e25ace0_0 .net "b", 31 0, v0x56452e2609a0_0;  alias, 1 drivers
v0x56452e25ada0_0 .net "out", 31 0, L_0x56452e297f80;  alias, 1 drivers
L_0x56452e297f80 .arith/sum 32, v0x56452e260d70_0, v0x56452e2609a0_0;
S_0x56452e25bf60 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x56452e25c370_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e25c450_0 .net "ex_alu_result", 31 0, L_0x56452e297e50;  alias, 1 drivers
v0x56452e25c510_0 .net "ex_mem_data", 31 0, L_0x56452e297d50;  alias, 1 drivers
v0x56452e25c5b0_0 .net "ex_mem_to_reg", 0 0, v0x56452e260b70_0;  alias, 1 drivers
v0x56452e25c650_0 .net "ex_neg_flag", 0 0, L_0x56452e297a50;  alias, 1 drivers
v0x56452e25c790_0 .net "ex_opcode", 3 0, v0x56452e260cb0_0;  alias, 1 drivers
v0x56452e25c830_0 .net "ex_rd", 5 0, v0x56452e260e80_0;  alias, 1 drivers
v0x56452e25c8f0_0 .net "ex_reg_write", 0 0, v0x56452e261080_0;  alias, 1 drivers
v0x56452e25c9b0_0 .net "ex_rt", 5 0, v0x56452e2611c0_0;  alias, 1 drivers
v0x56452e25ca90_0 .net "ex_zero_flag", 0 0, L_0x56452e297920;  alias, 1 drivers
v0x56452e25cb30_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
v0x56452e25cbf0_0 .var "wb_alu_result", 31 0;
v0x56452e25ccd0_0 .var "wb_mem_data", 31 0;
v0x56452e25cdb0_0 .var "wb_mem_to_reg", 0 0;
v0x56452e25ce70_0 .var "wb_neg_flag", 0 0;
v0x56452e25cf30_0 .var "wb_opcode", 3 0;
v0x56452e25d010_0 .var "wb_rd", 5 0;
v0x56452e25d200_0 .var "wb_reg_write", 0 0;
v0x56452e25d2c0_0 .var "wb_rt", 5 0;
v0x56452e25d3a0_0 .var "wb_zero_flag", 0 0;
E_0x56452e2598b0 .event posedge, v0x56452e25c370_0;
S_0x56452e25d790 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x56452e295c40 .functor AND 1, L_0x56452e295b10, v0x56452e25d200_0, C4<1>, C4<1>;
L_0x56452e295f90 .functor AND 1, L_0x56452e295c40, L_0x56452e295e70, C4<1>, C4<1>;
L_0x56452e296200 .functor AND 1, L_0x56452e2960a0, L_0x56452e298340, C4<1>, C4<1>;
L_0x56452e296510 .functor AND 1, L_0x56452e296200, L_0x56452e2963a0, C4<1>, C4<1>;
L_0x56452e296a50 .functor AND 1, L_0x56452e296920, v0x56452e25d200_0, C4<1>, C4<1>;
L_0x56452e296ca0 .functor AND 1, L_0x56452e296a50, L_0x56452e296b60, C4<1>, C4<1>;
L_0x56452e296ec0 .functor AND 1, L_0x56452e296db0, L_0x56452e298340, C4<1>, C4<1>;
L_0x56452e296e50 .functor AND 1, L_0x56452e296ec0, L_0x56452e297020, C4<1>, C4<1>;
v0x56452e25daa0_0 .net *"_ivl_0", 0 0, L_0x56452e295b10;  1 drivers
v0x56452e25db60_0 .net *"_ivl_10", 0 0, L_0x56452e295e70;  1 drivers
v0x56452e25dc20_0 .net *"_ivl_13", 0 0, L_0x56452e295f90;  1 drivers
v0x56452e25dcc0_0 .net *"_ivl_14", 0 0, L_0x56452e2960a0;  1 drivers
v0x56452e25dd80_0 .net *"_ivl_17", 0 0, L_0x56452e296200;  1 drivers
v0x56452e25de90_0 .net *"_ivl_18", 31 0, L_0x56452e296300;  1 drivers
L_0x7fccf23565b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25df70_0 .net *"_ivl_21", 25 0, L_0x7fccf23565b8;  1 drivers
L_0x7fccf2356600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25e050_0 .net/2u *"_ivl_22", 31 0, L_0x7fccf2356600;  1 drivers
v0x56452e25e130_0 .net *"_ivl_24", 0 0, L_0x56452e2963a0;  1 drivers
v0x56452e25e1f0_0 .net *"_ivl_27", 0 0, L_0x56452e296510;  1 drivers
v0x56452e25e2b0_0 .net *"_ivl_28", 31 0, L_0x56452e296620;  1 drivers
v0x56452e25e390_0 .net *"_ivl_3", 0 0, L_0x56452e295c40;  1 drivers
v0x56452e25e450_0 .net *"_ivl_32", 0 0, L_0x56452e296920;  1 drivers
v0x56452e25e510_0 .net *"_ivl_35", 0 0, L_0x56452e296a50;  1 drivers
v0x56452e25e5d0_0 .net *"_ivl_36", 31 0, L_0x56452e296ac0;  1 drivers
L_0x7fccf2356648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25e6b0_0 .net *"_ivl_39", 25 0, L_0x7fccf2356648;  1 drivers
v0x56452e25e790_0 .net *"_ivl_4", 31 0, L_0x56452e295d40;  1 drivers
L_0x7fccf2356690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25e980_0 .net/2u *"_ivl_40", 31 0, L_0x7fccf2356690;  1 drivers
v0x56452e25ea60_0 .net *"_ivl_42", 0 0, L_0x56452e296b60;  1 drivers
v0x56452e25eb20_0 .net *"_ivl_45", 0 0, L_0x56452e296ca0;  1 drivers
v0x56452e25ebe0_0 .net *"_ivl_46", 0 0, L_0x56452e296db0;  1 drivers
v0x56452e25eca0_0 .net *"_ivl_49", 0 0, L_0x56452e296ec0;  1 drivers
v0x56452e25ed60_0 .net *"_ivl_50", 31 0, L_0x56452e296f80;  1 drivers
L_0x7fccf23566d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25ee40_0 .net *"_ivl_53", 25 0, L_0x7fccf23566d8;  1 drivers
L_0x7fccf2356720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25ef20_0 .net/2u *"_ivl_54", 31 0, L_0x7fccf2356720;  1 drivers
v0x56452e25f000_0 .net *"_ivl_56", 0 0, L_0x56452e297020;  1 drivers
v0x56452e25f0c0_0 .net *"_ivl_59", 0 0, L_0x56452e296e50;  1 drivers
v0x56452e25f180_0 .net *"_ivl_60", 31 0, L_0x56452e297280;  1 drivers
L_0x7fccf2356528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25f260_0 .net *"_ivl_7", 25 0, L_0x7fccf2356528;  1 drivers
L_0x7fccf2356570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56452e25f340_0 .net/2u *"_ivl_8", 31 0, L_0x7fccf2356570;  1 drivers
v0x56452e25f420_0 .net "alu_input1", 31 0, L_0x56452e2967a0;  alias, 1 drivers
v0x56452e25f4e0_0 .net "alu_input2", 31 0, L_0x56452e297370;  alias, 1 drivers
v0x56452e25f5f0_0 .net "ex_wb_alu_result", 31 0, v0x56452e25cbf0_0;  alias, 1 drivers
v0x56452e25f8c0_0 .net "ex_wb_rd", 5 0, v0x56452e25d010_0;  alias, 1 drivers
v0x56452e25f960_0 .net "ex_wb_reg_write", 0 0, v0x56452e25d200_0;  alias, 1 drivers
v0x56452e25fa00_0 .net "id_ex_reg_data1", 31 0, v0x56452e260f40_0;  alias, 1 drivers
v0x56452e25faa0_0 .net "id_ex_reg_data2", 31 0, v0x56452e260fe0_0;  alias, 1 drivers
v0x56452e25fb80_0 .net "id_ex_rs", 5 0, v0x56452e261120_0;  alias, 1 drivers
v0x56452e25fc60_0 .net "id_ex_rt", 5 0, v0x56452e2611c0_0;  alias, 1 drivers
v0x56452e25fd20_0 .net "mem_alu_result", 31 0, L_0x56452e298020;  alias, 1 drivers
v0x56452e25fde0_0 .net "mem_rd", 5 0, L_0x56452e298090;  alias, 1 drivers
v0x56452e25fec0_0 .net "mem_reg_write", 0 0, L_0x56452e298340;  alias, 1 drivers
L_0x56452e295b10 .cmp/eq 6, v0x56452e261120_0, v0x56452e25d010_0;
L_0x56452e295d40 .concat [ 6 26 0 0], v0x56452e261120_0, L_0x7fccf2356528;
L_0x56452e295e70 .cmp/ne 32, L_0x56452e295d40, L_0x7fccf2356570;
L_0x56452e2960a0 .cmp/eq 6, v0x56452e261120_0, L_0x56452e298090;
L_0x56452e296300 .concat [ 6 26 0 0], v0x56452e261120_0, L_0x7fccf23565b8;
L_0x56452e2963a0 .cmp/ne 32, L_0x56452e296300, L_0x7fccf2356600;
L_0x56452e296620 .functor MUXZ 32, v0x56452e260f40_0, L_0x56452e298020, L_0x56452e296510, C4<>;
L_0x56452e2967a0 .functor MUXZ 32, L_0x56452e296620, v0x56452e25cbf0_0, L_0x56452e295f90, C4<>;
L_0x56452e296920 .cmp/eq 6, v0x56452e2611c0_0, v0x56452e25d010_0;
L_0x56452e296ac0 .concat [ 6 26 0 0], v0x56452e2611c0_0, L_0x7fccf2356648;
L_0x56452e296b60 .cmp/ne 32, L_0x56452e296ac0, L_0x7fccf2356690;
L_0x56452e296db0 .cmp/eq 6, v0x56452e2611c0_0, L_0x56452e298090;
L_0x56452e296f80 .concat [ 6 26 0 0], v0x56452e2611c0_0, L_0x7fccf23566d8;
L_0x56452e297020 .cmp/ne 32, L_0x56452e296f80, L_0x7fccf2356720;
L_0x56452e297280 .functor MUXZ 32, v0x56452e260fe0_0, L_0x56452e298020, L_0x56452e296e50, C4<>;
L_0x56452e297370 .functor MUXZ 32, L_0x56452e297280, v0x56452e25cbf0_0, L_0x56452e296ca0, C4<>;
S_0x56452e260170 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56452e260660_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e260720_0 .var "ex_alu_op", 2 0;
v0x56452e260810_0 .var "ex_alu_src", 0 0;
v0x56452e260900_0 .var "ex_branch", 0 0;
v0x56452e2609a0_0 .var "ex_imm", 31 0;
v0x56452e260ab0_0 .var "ex_jump", 0 0;
v0x56452e260b70_0 .var "ex_mem_to_reg", 0 0;
v0x56452e260c10_0 .var "ex_mem_write", 0 0;
v0x56452e260cb0_0 .var "ex_opcode", 3 0;
v0x56452e260d70_0 .var "ex_pc", 31 0;
v0x56452e260e80_0 .var "ex_rd", 5 0;
v0x56452e260f40_0 .var "ex_reg_data1", 31 0;
v0x56452e260fe0_0 .var "ex_reg_data2", 31 0;
v0x56452e261080_0 .var "ex_reg_write", 0 0;
v0x56452e261120_0 .var "ex_rs", 5 0;
v0x56452e2611c0_0 .var "ex_rt", 5 0;
v0x56452e2612b0_0 .net "id_alu_op", 2 0, v0x56452e2635a0_0;  alias, 1 drivers
v0x56452e261480_0 .net "id_alu_src", 0 0, v0x56452e263680_0;  alias, 1 drivers
v0x56452e261540_0 .net "id_branch", 0 0, v0x56452e263720_0;  alias, 1 drivers
v0x56452e261600_0 .net "id_imm", 31 0, v0x56452e263e90_0;  alias, 1 drivers
v0x56452e2616e0_0 .net "id_jump", 0 0, v0x56452e2637c0_0;  alias, 1 drivers
v0x56452e2617a0_0 .net "id_mem_to_reg", 0 0, v0x56452e263860_0;  alias, 1 drivers
v0x56452e261860_0 .net "id_mem_write", 0 0, v0x56452e263950_0;  alias, 1 drivers
v0x56452e261920_0 .net "id_opcode", 3 0, L_0x56452e294e00;  alias, 1 drivers
v0x56452e261a00_0 .net "id_pc", 31 0, L_0x56452e294c10;  alias, 1 drivers
v0x56452e261ae0_0 .net "id_rd", 5 0, L_0x56452e294d60;  alias, 1 drivers
v0x56452e261bc0_0 .net "id_reg_data1", 31 0, L_0x56452e295380;  alias, 1 drivers
v0x56452e261ca0_0 .net "id_reg_data2", 31 0, L_0x56452e295860;  alias, 1 drivers
v0x56452e261d80_0 .net "id_reg_write", 0 0, v0x56452e263ac0_0;  alias, 1 drivers
v0x56452e261e40_0 .net "id_rs", 5 0, L_0x56452e294c80;  alias, 1 drivers
v0x56452e261f20_0 .net "id_rt", 5 0, L_0x56452e294cf0;  alias, 1 drivers
v0x56452e262000_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
S_0x56452e262590 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x56452e294c10 .functor BUFZ 32, v0x56452e2687a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56452e294c80 .functor BUFZ 6, L_0x56452e2948f0, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e294cf0 .functor BUFZ 6, L_0x56452e294990, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e294d60 .functor BUFZ 6, L_0x56452e294a30, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e294e00 .functor BUFZ 4, L_0x56452e294850, C4<0000>, C4<0000>, C4<0000>;
v0x56452e266700_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e2667c0_0 .net "id_alu_op", 2 0, v0x56452e2635a0_0;  alias, 1 drivers
v0x56452e2668d0_0 .net "id_alu_src", 0 0, v0x56452e263680_0;  alias, 1 drivers
v0x56452e2669c0_0 .net "id_branch", 0 0, v0x56452e263720_0;  alias, 1 drivers
v0x56452e266ab0_0 .net "id_imm", 31 0, v0x56452e263e90_0;  alias, 1 drivers
v0x56452e266bf0_0 .net "id_jump", 0 0, v0x56452e2637c0_0;  alias, 1 drivers
v0x56452e266ce0_0 .net "id_mem_to_reg", 0 0, v0x56452e263860_0;  alias, 1 drivers
v0x56452e266dd0_0 .net "id_mem_write", 0 0, v0x56452e263950_0;  alias, 1 drivers
v0x56452e266ec0_0 .net "id_opcode", 3 0, L_0x56452e294e00;  alias, 1 drivers
v0x56452e266f80_0 .net "id_pc", 31 0, L_0x56452e294c10;  alias, 1 drivers
v0x56452e267020_0 .net "id_rd", 5 0, L_0x56452e294d60;  alias, 1 drivers
v0x56452e2670c0_0 .net "id_reg_data1", 31 0, L_0x56452e295380;  alias, 1 drivers
v0x56452e267160_0 .net "id_reg_data2", 31 0, L_0x56452e295860;  alias, 1 drivers
v0x56452e267270_0 .net "id_reg_write", 0 0, v0x56452e263ac0_0;  alias, 1 drivers
v0x56452e267360_0 .net "id_rs", 5 0, L_0x56452e294c80;  alias, 1 drivers
v0x56452e267420_0 .net "id_rt", 5 0, L_0x56452e294cf0;  alias, 1 drivers
v0x56452e2674c0_0 .net "if_id_instr", 31 0, v0x56452e2685b0_0;  alias, 1 drivers
v0x56452e267670_0 .net "if_id_pc", 31 0, v0x56452e2687a0_0;  alias, 1 drivers
v0x56452e267730_0 .net "opcode", 3 0, L_0x56452e294850;  1 drivers
v0x56452e2677f0_0 .net "rd", 5 0, L_0x56452e294a30;  1 drivers
v0x56452e2678b0_0 .net "rs", 5 0, L_0x56452e2948f0;  1 drivers
v0x56452e267970_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
v0x56452e267a10_0 .net "rt", 5 0, L_0x56452e294990;  1 drivers
v0x56452e267ab0_0 .net "wb_reg_write", 0 0, L_0x56452e2988e0;  alias, 1 drivers
v0x56452e267b50_0 .net "wb_write_data", 31 0, L_0x56452e298720;  alias, 1 drivers
v0x56452e267bf0_0 .net "wb_write_reg", 5 0, L_0x56452e2985a0;  alias, 1 drivers
E_0x56452e2629e0 .event anyedge, v0x56452e263a20_0, v0x56452e263fa0_0, v0x56452e2677f0_0;
L_0x56452e294850 .part v0x56452e2685b0_0, 0, 4;
L_0x56452e2948f0 .part v0x56452e2685b0_0, 10, 6;
L_0x56452e294990 .part v0x56452e2685b0_0, 4, 6;
L_0x56452e294a30 .part v0x56452e2685b0_0, 16, 6;
S_0x56452e262a60 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x56452e262590;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x56452e262c60 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x56452e262ca0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x56452e262ce0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x56452e262d20 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x56452e262d60 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x56452e262da0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x56452e262de0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x56452e262e20 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x56452e262e60 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x56452e262ea0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x56452e262ee0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x56452e2635a0_0 .var "alu_op", 2 0;
v0x56452e263680_0 .var "alu_src", 0 0;
v0x56452e263720_0 .var "branch", 0 0;
v0x56452e2637c0_0 .var "jump", 0 0;
v0x56452e263860_0 .var "mem_to_reg", 0 0;
v0x56452e263950_0 .var "mem_write", 0 0;
v0x56452e263a20_0 .net "opcode", 3 0, L_0x56452e294850;  alias, 1 drivers
v0x56452e263ac0_0 .var "reg_write", 0 0;
E_0x56452e263540 .event anyedge, v0x56452e263a20_0;
S_0x56452e263c20 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x56452e262590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56452e263e90_0 .var "imm_out", 31 0;
v0x56452e263fa0_0 .net "instruction", 31 0, v0x56452e2685b0_0;  alias, 1 drivers
E_0x56452e263e10 .event anyedge, v0x56452e263fa0_0;
S_0x56452e2640c0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x56452e262590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56452e295030 .functor AND 1, L_0x56452e2988e0, L_0x56452e294e70, C4<1>, C4<1>;
L_0x56452e295660 .functor AND 1, L_0x56452e2988e0, L_0x56452e295530, C4<1>, C4<1>;
v0x56452e2657c0_1 .array/port v0x56452e2657c0, 1;
L_0x56452e295a30 .functor BUFZ 32, v0x56452e2657c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56452e2657c0_2 .array/port v0x56452e2657c0, 2;
L_0x56452e295aa0 .functor BUFZ 32, v0x56452e2657c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56452e2646f0_0 .net *"_ivl_0", 0 0, L_0x56452e294e70;  1 drivers
v0x56452e2647d0_0 .net *"_ivl_12", 0 0, L_0x56452e295530;  1 drivers
v0x56452e264890_0 .net *"_ivl_15", 0 0, L_0x56452e295660;  1 drivers
v0x56452e264960_0 .net *"_ivl_16", 31 0, L_0x56452e2956d0;  1 drivers
v0x56452e264a40_0 .net *"_ivl_18", 7 0, L_0x56452e295770;  1 drivers
L_0x7fccf23564e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56452e264b70_0 .net *"_ivl_21", 1 0, L_0x7fccf23564e0;  1 drivers
v0x56452e264c50_0 .net *"_ivl_3", 0 0, L_0x56452e295030;  1 drivers
v0x56452e264d10_0 .net *"_ivl_4", 31 0, L_0x56452e295130;  1 drivers
v0x56452e264df0_0 .net *"_ivl_6", 7 0, L_0x56452e2951d0;  1 drivers
L_0x7fccf2356498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56452e264ed0_0 .net *"_ivl_9", 1 0, L_0x7fccf2356498;  1 drivers
v0x56452e264fb0_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e265050_0 .net "debug_r1", 31 0, L_0x56452e295a30;  1 drivers
v0x56452e265130_0 .net "debug_r2", 31 0, L_0x56452e295aa0;  1 drivers
v0x56452e265210_0 .var/i "i", 31 0;
v0x56452e2652f0_0 .net "read_data1", 31 0, L_0x56452e295380;  alias, 1 drivers
v0x56452e2653b0_0 .net "read_data2", 31 0, L_0x56452e295860;  alias, 1 drivers
v0x56452e265450_0 .net "read_reg1", 5 0, L_0x56452e2948f0;  alias, 1 drivers
v0x56452e265620_0 .net "read_reg2", 5 0, L_0x56452e294990;  alias, 1 drivers
v0x56452e265700_0 .net "reg_write_en", 0 0, L_0x56452e2988e0;  alias, 1 drivers
v0x56452e2657c0 .array "registers", 63 0, 31 0;
v0x56452e266290_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
v0x56452e266380_0 .net "write_data", 31 0, L_0x56452e298720;  alias, 1 drivers
v0x56452e266460_0 .net "write_reg", 5 0, L_0x56452e2985a0;  alias, 1 drivers
E_0x56452e2642d0 .event posedge, v0x56452e25cb30_0, v0x56452e25c370_0;
L_0x56452e294e70 .cmp/eq 6, L_0x56452e2985a0, L_0x56452e2948f0;
L_0x56452e295130 .array/port v0x56452e2657c0, L_0x56452e2951d0;
L_0x56452e2951d0 .concat [ 6 2 0 0], L_0x56452e2948f0, L_0x7fccf2356498;
L_0x56452e295380 .functor MUXZ 32, L_0x56452e295130, L_0x56452e298720, L_0x56452e295030, C4<>;
L_0x56452e295530 .cmp/eq 6, L_0x56452e2985a0, L_0x56452e294990;
L_0x56452e2956d0 .array/port v0x56452e2657c0, L_0x56452e295770;
L_0x56452e295770 .concat [ 6 2 0 0], L_0x56452e294990, L_0x7fccf23564e0;
L_0x56452e295860 .functor MUXZ 32, L_0x56452e2956d0, L_0x56452e298720, L_0x56452e295660, C4<>;
S_0x56452e264310 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x56452e2640c0;
 .timescale -9 -12;
v0x56452e264510_0 .var "reg_index", 5 0;
v0x56452e264610_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x56452e264610_0;
    %load/vec4 v0x56452e264510_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x56452e2657c0, 4, 0;
    %end;
S_0x56452e268000 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x56452e268340_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e268400_0 .net "flush", 0 0, L_0x56452e294620;  alias, 1 drivers
v0x56452e2684c0_0 .net "instr_in", 31 0, v0x56452e2695f0_0;  alias, 1 drivers
v0x56452e2685b0_0 .var "instr_out", 31 0;
v0x56452e268670_0 .net "pc_in", 31 0, v0x56452e26dac0_0;  alias, 1 drivers
v0x56452e2687a0_0 .var "pc_out", 31 0;
E_0x56452e2682c0 .event negedge, v0x56452e25c370_0;
S_0x56452e268940 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56452e268b20 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x56452e2694e0_0 .net "address", 31 0, v0x56452e26dac0_0;  alias, 1 drivers
v0x56452e2695f0_0 .var "instruction", 31 0;
v0x56452e2696c0 .array "mem", 255 0, 31 0;
v0x56452e2696c0_0 .array/port v0x56452e2696c0, 0;
v0x56452e2696c0_1 .array/port v0x56452e2696c0, 1;
v0x56452e2696c0_2 .array/port v0x56452e2696c0, 2;
E_0x56452e268c70/0 .event anyedge, v0x56452e268670_0, v0x56452e2696c0_0, v0x56452e2696c0_1, v0x56452e2696c0_2;
v0x56452e2696c0_3 .array/port v0x56452e2696c0, 3;
v0x56452e2696c0_4 .array/port v0x56452e2696c0, 4;
v0x56452e2696c0_5 .array/port v0x56452e2696c0, 5;
v0x56452e2696c0_6 .array/port v0x56452e2696c0, 6;
E_0x56452e268c70/1 .event anyedge, v0x56452e2696c0_3, v0x56452e2696c0_4, v0x56452e2696c0_5, v0x56452e2696c0_6;
v0x56452e2696c0_7 .array/port v0x56452e2696c0, 7;
v0x56452e2696c0_8 .array/port v0x56452e2696c0, 8;
v0x56452e2696c0_9 .array/port v0x56452e2696c0, 9;
v0x56452e2696c0_10 .array/port v0x56452e2696c0, 10;
E_0x56452e268c70/2 .event anyedge, v0x56452e2696c0_7, v0x56452e2696c0_8, v0x56452e2696c0_9, v0x56452e2696c0_10;
v0x56452e2696c0_11 .array/port v0x56452e2696c0, 11;
v0x56452e2696c0_12 .array/port v0x56452e2696c0, 12;
v0x56452e2696c0_13 .array/port v0x56452e2696c0, 13;
v0x56452e2696c0_14 .array/port v0x56452e2696c0, 14;
E_0x56452e268c70/3 .event anyedge, v0x56452e2696c0_11, v0x56452e2696c0_12, v0x56452e2696c0_13, v0x56452e2696c0_14;
v0x56452e2696c0_15 .array/port v0x56452e2696c0, 15;
v0x56452e2696c0_16 .array/port v0x56452e2696c0, 16;
v0x56452e2696c0_17 .array/port v0x56452e2696c0, 17;
v0x56452e2696c0_18 .array/port v0x56452e2696c0, 18;
E_0x56452e268c70/4 .event anyedge, v0x56452e2696c0_15, v0x56452e2696c0_16, v0x56452e2696c0_17, v0x56452e2696c0_18;
v0x56452e2696c0_19 .array/port v0x56452e2696c0, 19;
v0x56452e2696c0_20 .array/port v0x56452e2696c0, 20;
v0x56452e2696c0_21 .array/port v0x56452e2696c0, 21;
v0x56452e2696c0_22 .array/port v0x56452e2696c0, 22;
E_0x56452e268c70/5 .event anyedge, v0x56452e2696c0_19, v0x56452e2696c0_20, v0x56452e2696c0_21, v0x56452e2696c0_22;
v0x56452e2696c0_23 .array/port v0x56452e2696c0, 23;
v0x56452e2696c0_24 .array/port v0x56452e2696c0, 24;
v0x56452e2696c0_25 .array/port v0x56452e2696c0, 25;
v0x56452e2696c0_26 .array/port v0x56452e2696c0, 26;
E_0x56452e268c70/6 .event anyedge, v0x56452e2696c0_23, v0x56452e2696c0_24, v0x56452e2696c0_25, v0x56452e2696c0_26;
v0x56452e2696c0_27 .array/port v0x56452e2696c0, 27;
v0x56452e2696c0_28 .array/port v0x56452e2696c0, 28;
v0x56452e2696c0_29 .array/port v0x56452e2696c0, 29;
v0x56452e2696c0_30 .array/port v0x56452e2696c0, 30;
E_0x56452e268c70/7 .event anyedge, v0x56452e2696c0_27, v0x56452e2696c0_28, v0x56452e2696c0_29, v0x56452e2696c0_30;
v0x56452e2696c0_31 .array/port v0x56452e2696c0, 31;
v0x56452e2696c0_32 .array/port v0x56452e2696c0, 32;
v0x56452e2696c0_33 .array/port v0x56452e2696c0, 33;
v0x56452e2696c0_34 .array/port v0x56452e2696c0, 34;
E_0x56452e268c70/8 .event anyedge, v0x56452e2696c0_31, v0x56452e2696c0_32, v0x56452e2696c0_33, v0x56452e2696c0_34;
v0x56452e2696c0_35 .array/port v0x56452e2696c0, 35;
v0x56452e2696c0_36 .array/port v0x56452e2696c0, 36;
v0x56452e2696c0_37 .array/port v0x56452e2696c0, 37;
v0x56452e2696c0_38 .array/port v0x56452e2696c0, 38;
E_0x56452e268c70/9 .event anyedge, v0x56452e2696c0_35, v0x56452e2696c0_36, v0x56452e2696c0_37, v0x56452e2696c0_38;
v0x56452e2696c0_39 .array/port v0x56452e2696c0, 39;
v0x56452e2696c0_40 .array/port v0x56452e2696c0, 40;
v0x56452e2696c0_41 .array/port v0x56452e2696c0, 41;
v0x56452e2696c0_42 .array/port v0x56452e2696c0, 42;
E_0x56452e268c70/10 .event anyedge, v0x56452e2696c0_39, v0x56452e2696c0_40, v0x56452e2696c0_41, v0x56452e2696c0_42;
v0x56452e2696c0_43 .array/port v0x56452e2696c0, 43;
v0x56452e2696c0_44 .array/port v0x56452e2696c0, 44;
v0x56452e2696c0_45 .array/port v0x56452e2696c0, 45;
v0x56452e2696c0_46 .array/port v0x56452e2696c0, 46;
E_0x56452e268c70/11 .event anyedge, v0x56452e2696c0_43, v0x56452e2696c0_44, v0x56452e2696c0_45, v0x56452e2696c0_46;
v0x56452e2696c0_47 .array/port v0x56452e2696c0, 47;
v0x56452e2696c0_48 .array/port v0x56452e2696c0, 48;
v0x56452e2696c0_49 .array/port v0x56452e2696c0, 49;
v0x56452e2696c0_50 .array/port v0x56452e2696c0, 50;
E_0x56452e268c70/12 .event anyedge, v0x56452e2696c0_47, v0x56452e2696c0_48, v0x56452e2696c0_49, v0x56452e2696c0_50;
v0x56452e2696c0_51 .array/port v0x56452e2696c0, 51;
v0x56452e2696c0_52 .array/port v0x56452e2696c0, 52;
v0x56452e2696c0_53 .array/port v0x56452e2696c0, 53;
v0x56452e2696c0_54 .array/port v0x56452e2696c0, 54;
E_0x56452e268c70/13 .event anyedge, v0x56452e2696c0_51, v0x56452e2696c0_52, v0x56452e2696c0_53, v0x56452e2696c0_54;
v0x56452e2696c0_55 .array/port v0x56452e2696c0, 55;
v0x56452e2696c0_56 .array/port v0x56452e2696c0, 56;
v0x56452e2696c0_57 .array/port v0x56452e2696c0, 57;
v0x56452e2696c0_58 .array/port v0x56452e2696c0, 58;
E_0x56452e268c70/14 .event anyedge, v0x56452e2696c0_55, v0x56452e2696c0_56, v0x56452e2696c0_57, v0x56452e2696c0_58;
v0x56452e2696c0_59 .array/port v0x56452e2696c0, 59;
v0x56452e2696c0_60 .array/port v0x56452e2696c0, 60;
v0x56452e2696c0_61 .array/port v0x56452e2696c0, 61;
v0x56452e2696c0_62 .array/port v0x56452e2696c0, 62;
E_0x56452e268c70/15 .event anyedge, v0x56452e2696c0_59, v0x56452e2696c0_60, v0x56452e2696c0_61, v0x56452e2696c0_62;
v0x56452e2696c0_63 .array/port v0x56452e2696c0, 63;
v0x56452e2696c0_64 .array/port v0x56452e2696c0, 64;
v0x56452e2696c0_65 .array/port v0x56452e2696c0, 65;
v0x56452e2696c0_66 .array/port v0x56452e2696c0, 66;
E_0x56452e268c70/16 .event anyedge, v0x56452e2696c0_63, v0x56452e2696c0_64, v0x56452e2696c0_65, v0x56452e2696c0_66;
v0x56452e2696c0_67 .array/port v0x56452e2696c0, 67;
v0x56452e2696c0_68 .array/port v0x56452e2696c0, 68;
v0x56452e2696c0_69 .array/port v0x56452e2696c0, 69;
v0x56452e2696c0_70 .array/port v0x56452e2696c0, 70;
E_0x56452e268c70/17 .event anyedge, v0x56452e2696c0_67, v0x56452e2696c0_68, v0x56452e2696c0_69, v0x56452e2696c0_70;
v0x56452e2696c0_71 .array/port v0x56452e2696c0, 71;
v0x56452e2696c0_72 .array/port v0x56452e2696c0, 72;
v0x56452e2696c0_73 .array/port v0x56452e2696c0, 73;
v0x56452e2696c0_74 .array/port v0x56452e2696c0, 74;
E_0x56452e268c70/18 .event anyedge, v0x56452e2696c0_71, v0x56452e2696c0_72, v0x56452e2696c0_73, v0x56452e2696c0_74;
v0x56452e2696c0_75 .array/port v0x56452e2696c0, 75;
v0x56452e2696c0_76 .array/port v0x56452e2696c0, 76;
v0x56452e2696c0_77 .array/port v0x56452e2696c0, 77;
v0x56452e2696c0_78 .array/port v0x56452e2696c0, 78;
E_0x56452e268c70/19 .event anyedge, v0x56452e2696c0_75, v0x56452e2696c0_76, v0x56452e2696c0_77, v0x56452e2696c0_78;
v0x56452e2696c0_79 .array/port v0x56452e2696c0, 79;
v0x56452e2696c0_80 .array/port v0x56452e2696c0, 80;
v0x56452e2696c0_81 .array/port v0x56452e2696c0, 81;
v0x56452e2696c0_82 .array/port v0x56452e2696c0, 82;
E_0x56452e268c70/20 .event anyedge, v0x56452e2696c0_79, v0x56452e2696c0_80, v0x56452e2696c0_81, v0x56452e2696c0_82;
v0x56452e2696c0_83 .array/port v0x56452e2696c0, 83;
v0x56452e2696c0_84 .array/port v0x56452e2696c0, 84;
v0x56452e2696c0_85 .array/port v0x56452e2696c0, 85;
v0x56452e2696c0_86 .array/port v0x56452e2696c0, 86;
E_0x56452e268c70/21 .event anyedge, v0x56452e2696c0_83, v0x56452e2696c0_84, v0x56452e2696c0_85, v0x56452e2696c0_86;
v0x56452e2696c0_87 .array/port v0x56452e2696c0, 87;
v0x56452e2696c0_88 .array/port v0x56452e2696c0, 88;
v0x56452e2696c0_89 .array/port v0x56452e2696c0, 89;
v0x56452e2696c0_90 .array/port v0x56452e2696c0, 90;
E_0x56452e268c70/22 .event anyedge, v0x56452e2696c0_87, v0x56452e2696c0_88, v0x56452e2696c0_89, v0x56452e2696c0_90;
v0x56452e2696c0_91 .array/port v0x56452e2696c0, 91;
v0x56452e2696c0_92 .array/port v0x56452e2696c0, 92;
v0x56452e2696c0_93 .array/port v0x56452e2696c0, 93;
v0x56452e2696c0_94 .array/port v0x56452e2696c0, 94;
E_0x56452e268c70/23 .event anyedge, v0x56452e2696c0_91, v0x56452e2696c0_92, v0x56452e2696c0_93, v0x56452e2696c0_94;
v0x56452e2696c0_95 .array/port v0x56452e2696c0, 95;
v0x56452e2696c0_96 .array/port v0x56452e2696c0, 96;
v0x56452e2696c0_97 .array/port v0x56452e2696c0, 97;
v0x56452e2696c0_98 .array/port v0x56452e2696c0, 98;
E_0x56452e268c70/24 .event anyedge, v0x56452e2696c0_95, v0x56452e2696c0_96, v0x56452e2696c0_97, v0x56452e2696c0_98;
v0x56452e2696c0_99 .array/port v0x56452e2696c0, 99;
v0x56452e2696c0_100 .array/port v0x56452e2696c0, 100;
v0x56452e2696c0_101 .array/port v0x56452e2696c0, 101;
v0x56452e2696c0_102 .array/port v0x56452e2696c0, 102;
E_0x56452e268c70/25 .event anyedge, v0x56452e2696c0_99, v0x56452e2696c0_100, v0x56452e2696c0_101, v0x56452e2696c0_102;
v0x56452e2696c0_103 .array/port v0x56452e2696c0, 103;
v0x56452e2696c0_104 .array/port v0x56452e2696c0, 104;
v0x56452e2696c0_105 .array/port v0x56452e2696c0, 105;
v0x56452e2696c0_106 .array/port v0x56452e2696c0, 106;
E_0x56452e268c70/26 .event anyedge, v0x56452e2696c0_103, v0x56452e2696c0_104, v0x56452e2696c0_105, v0x56452e2696c0_106;
v0x56452e2696c0_107 .array/port v0x56452e2696c0, 107;
v0x56452e2696c0_108 .array/port v0x56452e2696c0, 108;
v0x56452e2696c0_109 .array/port v0x56452e2696c0, 109;
v0x56452e2696c0_110 .array/port v0x56452e2696c0, 110;
E_0x56452e268c70/27 .event anyedge, v0x56452e2696c0_107, v0x56452e2696c0_108, v0x56452e2696c0_109, v0x56452e2696c0_110;
v0x56452e2696c0_111 .array/port v0x56452e2696c0, 111;
v0x56452e2696c0_112 .array/port v0x56452e2696c0, 112;
v0x56452e2696c0_113 .array/port v0x56452e2696c0, 113;
v0x56452e2696c0_114 .array/port v0x56452e2696c0, 114;
E_0x56452e268c70/28 .event anyedge, v0x56452e2696c0_111, v0x56452e2696c0_112, v0x56452e2696c0_113, v0x56452e2696c0_114;
v0x56452e2696c0_115 .array/port v0x56452e2696c0, 115;
v0x56452e2696c0_116 .array/port v0x56452e2696c0, 116;
v0x56452e2696c0_117 .array/port v0x56452e2696c0, 117;
v0x56452e2696c0_118 .array/port v0x56452e2696c0, 118;
E_0x56452e268c70/29 .event anyedge, v0x56452e2696c0_115, v0x56452e2696c0_116, v0x56452e2696c0_117, v0x56452e2696c0_118;
v0x56452e2696c0_119 .array/port v0x56452e2696c0, 119;
v0x56452e2696c0_120 .array/port v0x56452e2696c0, 120;
v0x56452e2696c0_121 .array/port v0x56452e2696c0, 121;
v0x56452e2696c0_122 .array/port v0x56452e2696c0, 122;
E_0x56452e268c70/30 .event anyedge, v0x56452e2696c0_119, v0x56452e2696c0_120, v0x56452e2696c0_121, v0x56452e2696c0_122;
v0x56452e2696c0_123 .array/port v0x56452e2696c0, 123;
v0x56452e2696c0_124 .array/port v0x56452e2696c0, 124;
v0x56452e2696c0_125 .array/port v0x56452e2696c0, 125;
v0x56452e2696c0_126 .array/port v0x56452e2696c0, 126;
E_0x56452e268c70/31 .event anyedge, v0x56452e2696c0_123, v0x56452e2696c0_124, v0x56452e2696c0_125, v0x56452e2696c0_126;
v0x56452e2696c0_127 .array/port v0x56452e2696c0, 127;
v0x56452e2696c0_128 .array/port v0x56452e2696c0, 128;
v0x56452e2696c0_129 .array/port v0x56452e2696c0, 129;
v0x56452e2696c0_130 .array/port v0x56452e2696c0, 130;
E_0x56452e268c70/32 .event anyedge, v0x56452e2696c0_127, v0x56452e2696c0_128, v0x56452e2696c0_129, v0x56452e2696c0_130;
v0x56452e2696c0_131 .array/port v0x56452e2696c0, 131;
v0x56452e2696c0_132 .array/port v0x56452e2696c0, 132;
v0x56452e2696c0_133 .array/port v0x56452e2696c0, 133;
v0x56452e2696c0_134 .array/port v0x56452e2696c0, 134;
E_0x56452e268c70/33 .event anyedge, v0x56452e2696c0_131, v0x56452e2696c0_132, v0x56452e2696c0_133, v0x56452e2696c0_134;
v0x56452e2696c0_135 .array/port v0x56452e2696c0, 135;
v0x56452e2696c0_136 .array/port v0x56452e2696c0, 136;
v0x56452e2696c0_137 .array/port v0x56452e2696c0, 137;
v0x56452e2696c0_138 .array/port v0x56452e2696c0, 138;
E_0x56452e268c70/34 .event anyedge, v0x56452e2696c0_135, v0x56452e2696c0_136, v0x56452e2696c0_137, v0x56452e2696c0_138;
v0x56452e2696c0_139 .array/port v0x56452e2696c0, 139;
v0x56452e2696c0_140 .array/port v0x56452e2696c0, 140;
v0x56452e2696c0_141 .array/port v0x56452e2696c0, 141;
v0x56452e2696c0_142 .array/port v0x56452e2696c0, 142;
E_0x56452e268c70/35 .event anyedge, v0x56452e2696c0_139, v0x56452e2696c0_140, v0x56452e2696c0_141, v0x56452e2696c0_142;
v0x56452e2696c0_143 .array/port v0x56452e2696c0, 143;
v0x56452e2696c0_144 .array/port v0x56452e2696c0, 144;
v0x56452e2696c0_145 .array/port v0x56452e2696c0, 145;
v0x56452e2696c0_146 .array/port v0x56452e2696c0, 146;
E_0x56452e268c70/36 .event anyedge, v0x56452e2696c0_143, v0x56452e2696c0_144, v0x56452e2696c0_145, v0x56452e2696c0_146;
v0x56452e2696c0_147 .array/port v0x56452e2696c0, 147;
v0x56452e2696c0_148 .array/port v0x56452e2696c0, 148;
v0x56452e2696c0_149 .array/port v0x56452e2696c0, 149;
v0x56452e2696c0_150 .array/port v0x56452e2696c0, 150;
E_0x56452e268c70/37 .event anyedge, v0x56452e2696c0_147, v0x56452e2696c0_148, v0x56452e2696c0_149, v0x56452e2696c0_150;
v0x56452e2696c0_151 .array/port v0x56452e2696c0, 151;
v0x56452e2696c0_152 .array/port v0x56452e2696c0, 152;
v0x56452e2696c0_153 .array/port v0x56452e2696c0, 153;
v0x56452e2696c0_154 .array/port v0x56452e2696c0, 154;
E_0x56452e268c70/38 .event anyedge, v0x56452e2696c0_151, v0x56452e2696c0_152, v0x56452e2696c0_153, v0x56452e2696c0_154;
v0x56452e2696c0_155 .array/port v0x56452e2696c0, 155;
v0x56452e2696c0_156 .array/port v0x56452e2696c0, 156;
v0x56452e2696c0_157 .array/port v0x56452e2696c0, 157;
v0x56452e2696c0_158 .array/port v0x56452e2696c0, 158;
E_0x56452e268c70/39 .event anyedge, v0x56452e2696c0_155, v0x56452e2696c0_156, v0x56452e2696c0_157, v0x56452e2696c0_158;
v0x56452e2696c0_159 .array/port v0x56452e2696c0, 159;
v0x56452e2696c0_160 .array/port v0x56452e2696c0, 160;
v0x56452e2696c0_161 .array/port v0x56452e2696c0, 161;
v0x56452e2696c0_162 .array/port v0x56452e2696c0, 162;
E_0x56452e268c70/40 .event anyedge, v0x56452e2696c0_159, v0x56452e2696c0_160, v0x56452e2696c0_161, v0x56452e2696c0_162;
v0x56452e2696c0_163 .array/port v0x56452e2696c0, 163;
v0x56452e2696c0_164 .array/port v0x56452e2696c0, 164;
v0x56452e2696c0_165 .array/port v0x56452e2696c0, 165;
v0x56452e2696c0_166 .array/port v0x56452e2696c0, 166;
E_0x56452e268c70/41 .event anyedge, v0x56452e2696c0_163, v0x56452e2696c0_164, v0x56452e2696c0_165, v0x56452e2696c0_166;
v0x56452e2696c0_167 .array/port v0x56452e2696c0, 167;
v0x56452e2696c0_168 .array/port v0x56452e2696c0, 168;
v0x56452e2696c0_169 .array/port v0x56452e2696c0, 169;
v0x56452e2696c0_170 .array/port v0x56452e2696c0, 170;
E_0x56452e268c70/42 .event anyedge, v0x56452e2696c0_167, v0x56452e2696c0_168, v0x56452e2696c0_169, v0x56452e2696c0_170;
v0x56452e2696c0_171 .array/port v0x56452e2696c0, 171;
v0x56452e2696c0_172 .array/port v0x56452e2696c0, 172;
v0x56452e2696c0_173 .array/port v0x56452e2696c0, 173;
v0x56452e2696c0_174 .array/port v0x56452e2696c0, 174;
E_0x56452e268c70/43 .event anyedge, v0x56452e2696c0_171, v0x56452e2696c0_172, v0x56452e2696c0_173, v0x56452e2696c0_174;
v0x56452e2696c0_175 .array/port v0x56452e2696c0, 175;
v0x56452e2696c0_176 .array/port v0x56452e2696c0, 176;
v0x56452e2696c0_177 .array/port v0x56452e2696c0, 177;
v0x56452e2696c0_178 .array/port v0x56452e2696c0, 178;
E_0x56452e268c70/44 .event anyedge, v0x56452e2696c0_175, v0x56452e2696c0_176, v0x56452e2696c0_177, v0x56452e2696c0_178;
v0x56452e2696c0_179 .array/port v0x56452e2696c0, 179;
v0x56452e2696c0_180 .array/port v0x56452e2696c0, 180;
v0x56452e2696c0_181 .array/port v0x56452e2696c0, 181;
v0x56452e2696c0_182 .array/port v0x56452e2696c0, 182;
E_0x56452e268c70/45 .event anyedge, v0x56452e2696c0_179, v0x56452e2696c0_180, v0x56452e2696c0_181, v0x56452e2696c0_182;
v0x56452e2696c0_183 .array/port v0x56452e2696c0, 183;
v0x56452e2696c0_184 .array/port v0x56452e2696c0, 184;
v0x56452e2696c0_185 .array/port v0x56452e2696c0, 185;
v0x56452e2696c0_186 .array/port v0x56452e2696c0, 186;
E_0x56452e268c70/46 .event anyedge, v0x56452e2696c0_183, v0x56452e2696c0_184, v0x56452e2696c0_185, v0x56452e2696c0_186;
v0x56452e2696c0_187 .array/port v0x56452e2696c0, 187;
v0x56452e2696c0_188 .array/port v0x56452e2696c0, 188;
v0x56452e2696c0_189 .array/port v0x56452e2696c0, 189;
v0x56452e2696c0_190 .array/port v0x56452e2696c0, 190;
E_0x56452e268c70/47 .event anyedge, v0x56452e2696c0_187, v0x56452e2696c0_188, v0x56452e2696c0_189, v0x56452e2696c0_190;
v0x56452e2696c0_191 .array/port v0x56452e2696c0, 191;
v0x56452e2696c0_192 .array/port v0x56452e2696c0, 192;
v0x56452e2696c0_193 .array/port v0x56452e2696c0, 193;
v0x56452e2696c0_194 .array/port v0x56452e2696c0, 194;
E_0x56452e268c70/48 .event anyedge, v0x56452e2696c0_191, v0x56452e2696c0_192, v0x56452e2696c0_193, v0x56452e2696c0_194;
v0x56452e2696c0_195 .array/port v0x56452e2696c0, 195;
v0x56452e2696c0_196 .array/port v0x56452e2696c0, 196;
v0x56452e2696c0_197 .array/port v0x56452e2696c0, 197;
v0x56452e2696c0_198 .array/port v0x56452e2696c0, 198;
E_0x56452e268c70/49 .event anyedge, v0x56452e2696c0_195, v0x56452e2696c0_196, v0x56452e2696c0_197, v0x56452e2696c0_198;
v0x56452e2696c0_199 .array/port v0x56452e2696c0, 199;
v0x56452e2696c0_200 .array/port v0x56452e2696c0, 200;
v0x56452e2696c0_201 .array/port v0x56452e2696c0, 201;
v0x56452e2696c0_202 .array/port v0x56452e2696c0, 202;
E_0x56452e268c70/50 .event anyedge, v0x56452e2696c0_199, v0x56452e2696c0_200, v0x56452e2696c0_201, v0x56452e2696c0_202;
v0x56452e2696c0_203 .array/port v0x56452e2696c0, 203;
v0x56452e2696c0_204 .array/port v0x56452e2696c0, 204;
v0x56452e2696c0_205 .array/port v0x56452e2696c0, 205;
v0x56452e2696c0_206 .array/port v0x56452e2696c0, 206;
E_0x56452e268c70/51 .event anyedge, v0x56452e2696c0_203, v0x56452e2696c0_204, v0x56452e2696c0_205, v0x56452e2696c0_206;
v0x56452e2696c0_207 .array/port v0x56452e2696c0, 207;
v0x56452e2696c0_208 .array/port v0x56452e2696c0, 208;
v0x56452e2696c0_209 .array/port v0x56452e2696c0, 209;
v0x56452e2696c0_210 .array/port v0x56452e2696c0, 210;
E_0x56452e268c70/52 .event anyedge, v0x56452e2696c0_207, v0x56452e2696c0_208, v0x56452e2696c0_209, v0x56452e2696c0_210;
v0x56452e2696c0_211 .array/port v0x56452e2696c0, 211;
v0x56452e2696c0_212 .array/port v0x56452e2696c0, 212;
v0x56452e2696c0_213 .array/port v0x56452e2696c0, 213;
v0x56452e2696c0_214 .array/port v0x56452e2696c0, 214;
E_0x56452e268c70/53 .event anyedge, v0x56452e2696c0_211, v0x56452e2696c0_212, v0x56452e2696c0_213, v0x56452e2696c0_214;
v0x56452e2696c0_215 .array/port v0x56452e2696c0, 215;
v0x56452e2696c0_216 .array/port v0x56452e2696c0, 216;
v0x56452e2696c0_217 .array/port v0x56452e2696c0, 217;
v0x56452e2696c0_218 .array/port v0x56452e2696c0, 218;
E_0x56452e268c70/54 .event anyedge, v0x56452e2696c0_215, v0x56452e2696c0_216, v0x56452e2696c0_217, v0x56452e2696c0_218;
v0x56452e2696c0_219 .array/port v0x56452e2696c0, 219;
v0x56452e2696c0_220 .array/port v0x56452e2696c0, 220;
v0x56452e2696c0_221 .array/port v0x56452e2696c0, 221;
v0x56452e2696c0_222 .array/port v0x56452e2696c0, 222;
E_0x56452e268c70/55 .event anyedge, v0x56452e2696c0_219, v0x56452e2696c0_220, v0x56452e2696c0_221, v0x56452e2696c0_222;
v0x56452e2696c0_223 .array/port v0x56452e2696c0, 223;
v0x56452e2696c0_224 .array/port v0x56452e2696c0, 224;
v0x56452e2696c0_225 .array/port v0x56452e2696c0, 225;
v0x56452e2696c0_226 .array/port v0x56452e2696c0, 226;
E_0x56452e268c70/56 .event anyedge, v0x56452e2696c0_223, v0x56452e2696c0_224, v0x56452e2696c0_225, v0x56452e2696c0_226;
v0x56452e2696c0_227 .array/port v0x56452e2696c0, 227;
v0x56452e2696c0_228 .array/port v0x56452e2696c0, 228;
v0x56452e2696c0_229 .array/port v0x56452e2696c0, 229;
v0x56452e2696c0_230 .array/port v0x56452e2696c0, 230;
E_0x56452e268c70/57 .event anyedge, v0x56452e2696c0_227, v0x56452e2696c0_228, v0x56452e2696c0_229, v0x56452e2696c0_230;
v0x56452e2696c0_231 .array/port v0x56452e2696c0, 231;
v0x56452e2696c0_232 .array/port v0x56452e2696c0, 232;
v0x56452e2696c0_233 .array/port v0x56452e2696c0, 233;
v0x56452e2696c0_234 .array/port v0x56452e2696c0, 234;
E_0x56452e268c70/58 .event anyedge, v0x56452e2696c0_231, v0x56452e2696c0_232, v0x56452e2696c0_233, v0x56452e2696c0_234;
v0x56452e2696c0_235 .array/port v0x56452e2696c0, 235;
v0x56452e2696c0_236 .array/port v0x56452e2696c0, 236;
v0x56452e2696c0_237 .array/port v0x56452e2696c0, 237;
v0x56452e2696c0_238 .array/port v0x56452e2696c0, 238;
E_0x56452e268c70/59 .event anyedge, v0x56452e2696c0_235, v0x56452e2696c0_236, v0x56452e2696c0_237, v0x56452e2696c0_238;
v0x56452e2696c0_239 .array/port v0x56452e2696c0, 239;
v0x56452e2696c0_240 .array/port v0x56452e2696c0, 240;
v0x56452e2696c0_241 .array/port v0x56452e2696c0, 241;
v0x56452e2696c0_242 .array/port v0x56452e2696c0, 242;
E_0x56452e268c70/60 .event anyedge, v0x56452e2696c0_239, v0x56452e2696c0_240, v0x56452e2696c0_241, v0x56452e2696c0_242;
v0x56452e2696c0_243 .array/port v0x56452e2696c0, 243;
v0x56452e2696c0_244 .array/port v0x56452e2696c0, 244;
v0x56452e2696c0_245 .array/port v0x56452e2696c0, 245;
v0x56452e2696c0_246 .array/port v0x56452e2696c0, 246;
E_0x56452e268c70/61 .event anyedge, v0x56452e2696c0_243, v0x56452e2696c0_244, v0x56452e2696c0_245, v0x56452e2696c0_246;
v0x56452e2696c0_247 .array/port v0x56452e2696c0, 247;
v0x56452e2696c0_248 .array/port v0x56452e2696c0, 248;
v0x56452e2696c0_249 .array/port v0x56452e2696c0, 249;
v0x56452e2696c0_250 .array/port v0x56452e2696c0, 250;
E_0x56452e268c70/62 .event anyedge, v0x56452e2696c0_247, v0x56452e2696c0_248, v0x56452e2696c0_249, v0x56452e2696c0_250;
v0x56452e2696c0_251 .array/port v0x56452e2696c0, 251;
v0x56452e2696c0_252 .array/port v0x56452e2696c0, 252;
v0x56452e2696c0_253 .array/port v0x56452e2696c0, 253;
v0x56452e2696c0_254 .array/port v0x56452e2696c0, 254;
E_0x56452e268c70/63 .event anyedge, v0x56452e2696c0_251, v0x56452e2696c0_252, v0x56452e2696c0_253, v0x56452e2696c0_254;
v0x56452e2696c0_255 .array/port v0x56452e2696c0, 255;
E_0x56452e268c70/64 .event anyedge, v0x56452e2696c0_255;
E_0x56452e268c70 .event/or E_0x56452e268c70/0, E_0x56452e268c70/1, E_0x56452e268c70/2, E_0x56452e268c70/3, E_0x56452e268c70/4, E_0x56452e268c70/5, E_0x56452e268c70/6, E_0x56452e268c70/7, E_0x56452e268c70/8, E_0x56452e268c70/9, E_0x56452e268c70/10, E_0x56452e268c70/11, E_0x56452e268c70/12, E_0x56452e268c70/13, E_0x56452e268c70/14, E_0x56452e268c70/15, E_0x56452e268c70/16, E_0x56452e268c70/17, E_0x56452e268c70/18, E_0x56452e268c70/19, E_0x56452e268c70/20, E_0x56452e268c70/21, E_0x56452e268c70/22, E_0x56452e268c70/23, E_0x56452e268c70/24, E_0x56452e268c70/25, E_0x56452e268c70/26, E_0x56452e268c70/27, E_0x56452e268c70/28, E_0x56452e268c70/29, E_0x56452e268c70/30, E_0x56452e268c70/31, E_0x56452e268c70/32, E_0x56452e268c70/33, E_0x56452e268c70/34, E_0x56452e268c70/35, E_0x56452e268c70/36, E_0x56452e268c70/37, E_0x56452e268c70/38, E_0x56452e268c70/39, E_0x56452e268c70/40, E_0x56452e268c70/41, E_0x56452e268c70/42, E_0x56452e268c70/43, E_0x56452e268c70/44, E_0x56452e268c70/45, E_0x56452e268c70/46, E_0x56452e268c70/47, E_0x56452e268c70/48, E_0x56452e268c70/49, E_0x56452e268c70/50, E_0x56452e268c70/51, E_0x56452e268c70/52, E_0x56452e268c70/53, E_0x56452e268c70/54, E_0x56452e268c70/55, E_0x56452e268c70/56, E_0x56452e268c70/57, E_0x56452e268c70/58, E_0x56452e268c70/59, E_0x56452e268c70/60, E_0x56452e268c70/61, E_0x56452e268c70/62, E_0x56452e268c70/63, E_0x56452e268c70/64;
S_0x56452e26bfe0 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x56452e2942e0 .functor AND 1, v0x56452e260900_0, v0x56452e26c6d0_0, C4<1>, C4<1>;
L_0x56452e294350 .functor OR 1, v0x56452e260ab0_0, L_0x56452e2942e0, C4<0>, C4<0>;
L_0x56452e294620 .functor BUFZ 1, L_0x56452e294350, C4<0>, C4<0>, C4<0>;
v0x56452e26dd50_0 .net *"_ivl_2", 0 0, L_0x56452e2942e0;  1 drivers
v0x56452e26de50_0 .net "branch", 0 0, v0x56452e260900_0;  alias, 1 drivers
v0x56452e26df10_0 .net "branch_taken", 0 0, v0x56452e26c6d0_0;  1 drivers
v0x56452e26e010_0 .net "branch_target", 31 0, L_0x56452e297f80;  alias, 1 drivers
v0x56452e26e0b0_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e26e150_0 .net "flush", 0 0, L_0x56452e294620;  alias, 1 drivers
v0x56452e26e1f0_0 .net "id_opcode", 3 0, L_0x56452e294720;  1 drivers
v0x56452e26e2c0_0 .net "id_pc", 31 0, v0x56452e2687a0_0;  alias, 1 drivers
v0x56452e26e3b0_0 .net "jump", 0 0, v0x56452e260ab0_0;  alias, 1 drivers
v0x56452e26e4e0_0 .net "next_pc", 31 0, L_0x56452e294460;  alias, 1 drivers
v0x56452e26e580_0 .net "pc_mux_sel", 0 0, L_0x56452e294350;  1 drivers
v0x56452e26e620_0 .net "pc_out", 31 0, v0x56452e26dac0_0;  alias, 1 drivers
v0x56452e26e750_0 .net "pc_plus_one", 31 0, L_0x56452e294240;  1 drivers
v0x56452e26e7f0_0 .net "prev_neg_flag", 0 0, v0x56452e25ce70_0;  alias, 1 drivers
v0x56452e26e8e0_0 .net "prev_zero_flag", 0 0, v0x56452e25d3a0_0;  alias, 1 drivers
v0x56452e26e9d0_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
S_0x56452e26c2f0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x56452e26bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x56452e268bc0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x56452e268c00 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x56452e26c6d0_0 .var "branch_taken", 0 0;
v0x56452e26c7b0_0 .net "neg_flag", 0 0, v0x56452e25ce70_0;  alias, 1 drivers
v0x56452e26c8a0_0 .net "opcode", 3 0, L_0x56452e294720;  alias, 1 drivers
v0x56452e26c970_0 .net "zero_flag", 0 0, v0x56452e25d3a0_0;  alias, 1 drivers
E_0x56452e26c670 .event anyedge, v0x56452e26c8a0_0, v0x56452e25d3a0_0, v0x56452e25ce70_0;
S_0x56452e26cab0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x56452e26bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56452e26cd00_0 .net "a", 31 0, v0x56452e26dac0_0;  alias, 1 drivers
L_0x7fccf2356450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56452e26ce30_0 .net "b", 31 0, L_0x7fccf2356450;  1 drivers
v0x56452e26cf10_0 .net "out", 31 0, L_0x56452e294240;  alias, 1 drivers
L_0x56452e294240 .arith/sum 32, v0x56452e26dac0_0, L_0x7fccf2356450;
S_0x56452e26d050 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x56452e26bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56452e26d2d0_0 .net "in0", 31 0, L_0x56452e294240;  alias, 1 drivers
v0x56452e26d3a0_0 .net "in1", 31 0, L_0x56452e297f80;  alias, 1 drivers
v0x56452e26d490_0 .net "out", 31 0, L_0x56452e294460;  alias, 1 drivers
v0x56452e26d550_0 .net "sel", 0 0, L_0x56452e294350;  alias, 1 drivers
L_0x56452e294460 .functor MUXZ 32, L_0x56452e294240, L_0x56452e297f80, L_0x56452e294350, C4<>;
S_0x56452e26d6c0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x56452e26bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x56452e26d910_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e26d9d0_0 .net "pc_in", 31 0, L_0x56452e294460;  alias, 1 drivers
v0x56452e26dac0_0 .var "pc_out", 31 0;
v0x56452e26db90_0 .net "rst", 0 0, o0x7fccf23aa7a8;  alias, 0 drivers
S_0x56452e26ec20 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x56452e298020 .functor BUFZ 32, v0x56452e25cbf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56452e298090 .functor BUFZ 6, v0x56452e25d010_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e298100 .functor BUFZ 6, v0x56452e25d2c0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56452e298170 .functor BUFZ 4, v0x56452e25cf30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x56452e298210 .functor BUFZ 1, v0x56452e25d3a0_0, C4<0>, C4<0>, C4<0>;
L_0x56452e298280 .functor BUFZ 1, v0x56452e25ce70_0, C4<0>, C4<0>, C4<0>;
L_0x56452e298340 .functor BUFZ 1, v0x56452e25d200_0, C4<0>, C4<0>, C4<0>;
L_0x56452e2983b0 .functor BUFZ 1, v0x56452e25cdb0_0, C4<0>, C4<0>, C4<0>;
v0x56452e272b30_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e272d00_0 .net "ex_alu_result", 31 0, v0x56452e25cbf0_0;  alias, 1 drivers
v0x56452e272dc0_0 .net "ex_mem_to_reg", 0 0, v0x56452e25cdb0_0;  alias, 1 drivers
v0x56452e272e90_0 .net "ex_mem_write", 0 0, v0x56452e260c10_0;  alias, 1 drivers
v0x56452e272f80_0 .net "ex_neg_flag", 0 0, v0x56452e25ce70_0;  alias, 1 drivers
v0x56452e273070_0 .net "ex_opcode", 3 0, v0x56452e25cf30_0;  alias, 1 drivers
v0x56452e273110_0 .net "ex_rd", 5 0, v0x56452e25d010_0;  alias, 1 drivers
v0x56452e273200_0 .net "ex_reg_write", 0 0, v0x56452e25d200_0;  alias, 1 drivers
v0x56452e2732f0_0 .net "ex_rt", 5 0, v0x56452e25d2c0_0;  alias, 1 drivers
v0x56452e273390_0 .net "ex_write_data", 31 0, v0x56452e25ccd0_0;  alias, 1 drivers
v0x56452e273430_0 .net "ex_zero_flag", 0 0, v0x56452e25d3a0_0;  alias, 1 drivers
v0x56452e2734d0_0 .net "mem_alu_result", 31 0, L_0x56452e298020;  alias, 1 drivers
v0x56452e273590_0 .net "mem_mem_to_reg", 0 0, L_0x56452e2983b0;  alias, 1 drivers
v0x56452e273630_0 .net "mem_neg_flag", 0 0, L_0x56452e298280;  alias, 1 drivers
v0x56452e2736f0_0 .net "mem_opcode", 3 0, L_0x56452e298170;  alias, 1 drivers
v0x56452e2737d0_0 .net "mem_rd", 5 0, L_0x56452e298090;  alias, 1 drivers
v0x56452e273890_0 .net "mem_read_data", 31 0, v0x56452e272900_0;  alias, 1 drivers
v0x56452e273a40_0 .net "mem_reg_write", 0 0, L_0x56452e298340;  alias, 1 drivers
v0x56452e273b10_0 .net "mem_rt", 5 0, L_0x56452e298100;  alias, 1 drivers
v0x56452e273bb0_0 .net "mem_zero_flag", 0 0, L_0x56452e298210;  alias, 1 drivers
S_0x56452e26f080 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x56452e26ec20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x56452e26f230 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x56452e26fcb0_0 .net "address", 31 0, v0x56452e25cbf0_0;  alias, 1 drivers
v0x56452e26fde0_0 .net "clk", 0 0, o0x7fccf23aa6b8;  alias, 0 drivers
v0x56452e26fea0_0 .var/i "i", 31 0;
v0x56452e26ff40 .array "mem", 255 0, 31 0;
v0x56452e272810_0 .net "mem_write", 0 0, v0x56452e260c10_0;  alias, 1 drivers
v0x56452e272900_0 .var "read_data", 31 0;
v0x56452e2729c0_0 .net "write_data", 31 0, v0x56452e25ccd0_0;  alias, 1 drivers
E_0x56452e26f3e0 .event posedge, v0x56452e260c10_0, v0x56452e25c370_0;
v0x56452e26ff40_0 .array/port v0x56452e26ff40, 0;
v0x56452e26ff40_1 .array/port v0x56452e26ff40, 1;
v0x56452e26ff40_2 .array/port v0x56452e26ff40, 2;
E_0x56452e26f460/0 .event anyedge, v0x56452e25cbf0_0, v0x56452e26ff40_0, v0x56452e26ff40_1, v0x56452e26ff40_2;
v0x56452e26ff40_3 .array/port v0x56452e26ff40, 3;
v0x56452e26ff40_4 .array/port v0x56452e26ff40, 4;
v0x56452e26ff40_5 .array/port v0x56452e26ff40, 5;
v0x56452e26ff40_6 .array/port v0x56452e26ff40, 6;
E_0x56452e26f460/1 .event anyedge, v0x56452e26ff40_3, v0x56452e26ff40_4, v0x56452e26ff40_5, v0x56452e26ff40_6;
v0x56452e26ff40_7 .array/port v0x56452e26ff40, 7;
v0x56452e26ff40_8 .array/port v0x56452e26ff40, 8;
v0x56452e26ff40_9 .array/port v0x56452e26ff40, 9;
v0x56452e26ff40_10 .array/port v0x56452e26ff40, 10;
E_0x56452e26f460/2 .event anyedge, v0x56452e26ff40_7, v0x56452e26ff40_8, v0x56452e26ff40_9, v0x56452e26ff40_10;
v0x56452e26ff40_11 .array/port v0x56452e26ff40, 11;
v0x56452e26ff40_12 .array/port v0x56452e26ff40, 12;
v0x56452e26ff40_13 .array/port v0x56452e26ff40, 13;
v0x56452e26ff40_14 .array/port v0x56452e26ff40, 14;
E_0x56452e26f460/3 .event anyedge, v0x56452e26ff40_11, v0x56452e26ff40_12, v0x56452e26ff40_13, v0x56452e26ff40_14;
v0x56452e26ff40_15 .array/port v0x56452e26ff40, 15;
v0x56452e26ff40_16 .array/port v0x56452e26ff40, 16;
v0x56452e26ff40_17 .array/port v0x56452e26ff40, 17;
v0x56452e26ff40_18 .array/port v0x56452e26ff40, 18;
E_0x56452e26f460/4 .event anyedge, v0x56452e26ff40_15, v0x56452e26ff40_16, v0x56452e26ff40_17, v0x56452e26ff40_18;
v0x56452e26ff40_19 .array/port v0x56452e26ff40, 19;
v0x56452e26ff40_20 .array/port v0x56452e26ff40, 20;
v0x56452e26ff40_21 .array/port v0x56452e26ff40, 21;
v0x56452e26ff40_22 .array/port v0x56452e26ff40, 22;
E_0x56452e26f460/5 .event anyedge, v0x56452e26ff40_19, v0x56452e26ff40_20, v0x56452e26ff40_21, v0x56452e26ff40_22;
v0x56452e26ff40_23 .array/port v0x56452e26ff40, 23;
v0x56452e26ff40_24 .array/port v0x56452e26ff40, 24;
v0x56452e26ff40_25 .array/port v0x56452e26ff40, 25;
v0x56452e26ff40_26 .array/port v0x56452e26ff40, 26;
E_0x56452e26f460/6 .event anyedge, v0x56452e26ff40_23, v0x56452e26ff40_24, v0x56452e26ff40_25, v0x56452e26ff40_26;
v0x56452e26ff40_27 .array/port v0x56452e26ff40, 27;
v0x56452e26ff40_28 .array/port v0x56452e26ff40, 28;
v0x56452e26ff40_29 .array/port v0x56452e26ff40, 29;
v0x56452e26ff40_30 .array/port v0x56452e26ff40, 30;
E_0x56452e26f460/7 .event anyedge, v0x56452e26ff40_27, v0x56452e26ff40_28, v0x56452e26ff40_29, v0x56452e26ff40_30;
v0x56452e26ff40_31 .array/port v0x56452e26ff40, 31;
v0x56452e26ff40_32 .array/port v0x56452e26ff40, 32;
v0x56452e26ff40_33 .array/port v0x56452e26ff40, 33;
v0x56452e26ff40_34 .array/port v0x56452e26ff40, 34;
E_0x56452e26f460/8 .event anyedge, v0x56452e26ff40_31, v0x56452e26ff40_32, v0x56452e26ff40_33, v0x56452e26ff40_34;
v0x56452e26ff40_35 .array/port v0x56452e26ff40, 35;
v0x56452e26ff40_36 .array/port v0x56452e26ff40, 36;
v0x56452e26ff40_37 .array/port v0x56452e26ff40, 37;
v0x56452e26ff40_38 .array/port v0x56452e26ff40, 38;
E_0x56452e26f460/9 .event anyedge, v0x56452e26ff40_35, v0x56452e26ff40_36, v0x56452e26ff40_37, v0x56452e26ff40_38;
v0x56452e26ff40_39 .array/port v0x56452e26ff40, 39;
v0x56452e26ff40_40 .array/port v0x56452e26ff40, 40;
v0x56452e26ff40_41 .array/port v0x56452e26ff40, 41;
v0x56452e26ff40_42 .array/port v0x56452e26ff40, 42;
E_0x56452e26f460/10 .event anyedge, v0x56452e26ff40_39, v0x56452e26ff40_40, v0x56452e26ff40_41, v0x56452e26ff40_42;
v0x56452e26ff40_43 .array/port v0x56452e26ff40, 43;
v0x56452e26ff40_44 .array/port v0x56452e26ff40, 44;
v0x56452e26ff40_45 .array/port v0x56452e26ff40, 45;
v0x56452e26ff40_46 .array/port v0x56452e26ff40, 46;
E_0x56452e26f460/11 .event anyedge, v0x56452e26ff40_43, v0x56452e26ff40_44, v0x56452e26ff40_45, v0x56452e26ff40_46;
v0x56452e26ff40_47 .array/port v0x56452e26ff40, 47;
v0x56452e26ff40_48 .array/port v0x56452e26ff40, 48;
v0x56452e26ff40_49 .array/port v0x56452e26ff40, 49;
v0x56452e26ff40_50 .array/port v0x56452e26ff40, 50;
E_0x56452e26f460/12 .event anyedge, v0x56452e26ff40_47, v0x56452e26ff40_48, v0x56452e26ff40_49, v0x56452e26ff40_50;
v0x56452e26ff40_51 .array/port v0x56452e26ff40, 51;
v0x56452e26ff40_52 .array/port v0x56452e26ff40, 52;
v0x56452e26ff40_53 .array/port v0x56452e26ff40, 53;
v0x56452e26ff40_54 .array/port v0x56452e26ff40, 54;
E_0x56452e26f460/13 .event anyedge, v0x56452e26ff40_51, v0x56452e26ff40_52, v0x56452e26ff40_53, v0x56452e26ff40_54;
v0x56452e26ff40_55 .array/port v0x56452e26ff40, 55;
v0x56452e26ff40_56 .array/port v0x56452e26ff40, 56;
v0x56452e26ff40_57 .array/port v0x56452e26ff40, 57;
v0x56452e26ff40_58 .array/port v0x56452e26ff40, 58;
E_0x56452e26f460/14 .event anyedge, v0x56452e26ff40_55, v0x56452e26ff40_56, v0x56452e26ff40_57, v0x56452e26ff40_58;
v0x56452e26ff40_59 .array/port v0x56452e26ff40, 59;
v0x56452e26ff40_60 .array/port v0x56452e26ff40, 60;
v0x56452e26ff40_61 .array/port v0x56452e26ff40, 61;
v0x56452e26ff40_62 .array/port v0x56452e26ff40, 62;
E_0x56452e26f460/15 .event anyedge, v0x56452e26ff40_59, v0x56452e26ff40_60, v0x56452e26ff40_61, v0x56452e26ff40_62;
v0x56452e26ff40_63 .array/port v0x56452e26ff40, 63;
v0x56452e26ff40_64 .array/port v0x56452e26ff40, 64;
v0x56452e26ff40_65 .array/port v0x56452e26ff40, 65;
v0x56452e26ff40_66 .array/port v0x56452e26ff40, 66;
E_0x56452e26f460/16 .event anyedge, v0x56452e26ff40_63, v0x56452e26ff40_64, v0x56452e26ff40_65, v0x56452e26ff40_66;
v0x56452e26ff40_67 .array/port v0x56452e26ff40, 67;
v0x56452e26ff40_68 .array/port v0x56452e26ff40, 68;
v0x56452e26ff40_69 .array/port v0x56452e26ff40, 69;
v0x56452e26ff40_70 .array/port v0x56452e26ff40, 70;
E_0x56452e26f460/17 .event anyedge, v0x56452e26ff40_67, v0x56452e26ff40_68, v0x56452e26ff40_69, v0x56452e26ff40_70;
v0x56452e26ff40_71 .array/port v0x56452e26ff40, 71;
v0x56452e26ff40_72 .array/port v0x56452e26ff40, 72;
v0x56452e26ff40_73 .array/port v0x56452e26ff40, 73;
v0x56452e26ff40_74 .array/port v0x56452e26ff40, 74;
E_0x56452e26f460/18 .event anyedge, v0x56452e26ff40_71, v0x56452e26ff40_72, v0x56452e26ff40_73, v0x56452e26ff40_74;
v0x56452e26ff40_75 .array/port v0x56452e26ff40, 75;
v0x56452e26ff40_76 .array/port v0x56452e26ff40, 76;
v0x56452e26ff40_77 .array/port v0x56452e26ff40, 77;
v0x56452e26ff40_78 .array/port v0x56452e26ff40, 78;
E_0x56452e26f460/19 .event anyedge, v0x56452e26ff40_75, v0x56452e26ff40_76, v0x56452e26ff40_77, v0x56452e26ff40_78;
v0x56452e26ff40_79 .array/port v0x56452e26ff40, 79;
v0x56452e26ff40_80 .array/port v0x56452e26ff40, 80;
v0x56452e26ff40_81 .array/port v0x56452e26ff40, 81;
v0x56452e26ff40_82 .array/port v0x56452e26ff40, 82;
E_0x56452e26f460/20 .event anyedge, v0x56452e26ff40_79, v0x56452e26ff40_80, v0x56452e26ff40_81, v0x56452e26ff40_82;
v0x56452e26ff40_83 .array/port v0x56452e26ff40, 83;
v0x56452e26ff40_84 .array/port v0x56452e26ff40, 84;
v0x56452e26ff40_85 .array/port v0x56452e26ff40, 85;
v0x56452e26ff40_86 .array/port v0x56452e26ff40, 86;
E_0x56452e26f460/21 .event anyedge, v0x56452e26ff40_83, v0x56452e26ff40_84, v0x56452e26ff40_85, v0x56452e26ff40_86;
v0x56452e26ff40_87 .array/port v0x56452e26ff40, 87;
v0x56452e26ff40_88 .array/port v0x56452e26ff40, 88;
v0x56452e26ff40_89 .array/port v0x56452e26ff40, 89;
v0x56452e26ff40_90 .array/port v0x56452e26ff40, 90;
E_0x56452e26f460/22 .event anyedge, v0x56452e26ff40_87, v0x56452e26ff40_88, v0x56452e26ff40_89, v0x56452e26ff40_90;
v0x56452e26ff40_91 .array/port v0x56452e26ff40, 91;
v0x56452e26ff40_92 .array/port v0x56452e26ff40, 92;
v0x56452e26ff40_93 .array/port v0x56452e26ff40, 93;
v0x56452e26ff40_94 .array/port v0x56452e26ff40, 94;
E_0x56452e26f460/23 .event anyedge, v0x56452e26ff40_91, v0x56452e26ff40_92, v0x56452e26ff40_93, v0x56452e26ff40_94;
v0x56452e26ff40_95 .array/port v0x56452e26ff40, 95;
v0x56452e26ff40_96 .array/port v0x56452e26ff40, 96;
v0x56452e26ff40_97 .array/port v0x56452e26ff40, 97;
v0x56452e26ff40_98 .array/port v0x56452e26ff40, 98;
E_0x56452e26f460/24 .event anyedge, v0x56452e26ff40_95, v0x56452e26ff40_96, v0x56452e26ff40_97, v0x56452e26ff40_98;
v0x56452e26ff40_99 .array/port v0x56452e26ff40, 99;
v0x56452e26ff40_100 .array/port v0x56452e26ff40, 100;
v0x56452e26ff40_101 .array/port v0x56452e26ff40, 101;
v0x56452e26ff40_102 .array/port v0x56452e26ff40, 102;
E_0x56452e26f460/25 .event anyedge, v0x56452e26ff40_99, v0x56452e26ff40_100, v0x56452e26ff40_101, v0x56452e26ff40_102;
v0x56452e26ff40_103 .array/port v0x56452e26ff40, 103;
v0x56452e26ff40_104 .array/port v0x56452e26ff40, 104;
v0x56452e26ff40_105 .array/port v0x56452e26ff40, 105;
v0x56452e26ff40_106 .array/port v0x56452e26ff40, 106;
E_0x56452e26f460/26 .event anyedge, v0x56452e26ff40_103, v0x56452e26ff40_104, v0x56452e26ff40_105, v0x56452e26ff40_106;
v0x56452e26ff40_107 .array/port v0x56452e26ff40, 107;
v0x56452e26ff40_108 .array/port v0x56452e26ff40, 108;
v0x56452e26ff40_109 .array/port v0x56452e26ff40, 109;
v0x56452e26ff40_110 .array/port v0x56452e26ff40, 110;
E_0x56452e26f460/27 .event anyedge, v0x56452e26ff40_107, v0x56452e26ff40_108, v0x56452e26ff40_109, v0x56452e26ff40_110;
v0x56452e26ff40_111 .array/port v0x56452e26ff40, 111;
v0x56452e26ff40_112 .array/port v0x56452e26ff40, 112;
v0x56452e26ff40_113 .array/port v0x56452e26ff40, 113;
v0x56452e26ff40_114 .array/port v0x56452e26ff40, 114;
E_0x56452e26f460/28 .event anyedge, v0x56452e26ff40_111, v0x56452e26ff40_112, v0x56452e26ff40_113, v0x56452e26ff40_114;
v0x56452e26ff40_115 .array/port v0x56452e26ff40, 115;
v0x56452e26ff40_116 .array/port v0x56452e26ff40, 116;
v0x56452e26ff40_117 .array/port v0x56452e26ff40, 117;
v0x56452e26ff40_118 .array/port v0x56452e26ff40, 118;
E_0x56452e26f460/29 .event anyedge, v0x56452e26ff40_115, v0x56452e26ff40_116, v0x56452e26ff40_117, v0x56452e26ff40_118;
v0x56452e26ff40_119 .array/port v0x56452e26ff40, 119;
v0x56452e26ff40_120 .array/port v0x56452e26ff40, 120;
v0x56452e26ff40_121 .array/port v0x56452e26ff40, 121;
v0x56452e26ff40_122 .array/port v0x56452e26ff40, 122;
E_0x56452e26f460/30 .event anyedge, v0x56452e26ff40_119, v0x56452e26ff40_120, v0x56452e26ff40_121, v0x56452e26ff40_122;
v0x56452e26ff40_123 .array/port v0x56452e26ff40, 123;
v0x56452e26ff40_124 .array/port v0x56452e26ff40, 124;
v0x56452e26ff40_125 .array/port v0x56452e26ff40, 125;
v0x56452e26ff40_126 .array/port v0x56452e26ff40, 126;
E_0x56452e26f460/31 .event anyedge, v0x56452e26ff40_123, v0x56452e26ff40_124, v0x56452e26ff40_125, v0x56452e26ff40_126;
v0x56452e26ff40_127 .array/port v0x56452e26ff40, 127;
v0x56452e26ff40_128 .array/port v0x56452e26ff40, 128;
v0x56452e26ff40_129 .array/port v0x56452e26ff40, 129;
v0x56452e26ff40_130 .array/port v0x56452e26ff40, 130;
E_0x56452e26f460/32 .event anyedge, v0x56452e26ff40_127, v0x56452e26ff40_128, v0x56452e26ff40_129, v0x56452e26ff40_130;
v0x56452e26ff40_131 .array/port v0x56452e26ff40, 131;
v0x56452e26ff40_132 .array/port v0x56452e26ff40, 132;
v0x56452e26ff40_133 .array/port v0x56452e26ff40, 133;
v0x56452e26ff40_134 .array/port v0x56452e26ff40, 134;
E_0x56452e26f460/33 .event anyedge, v0x56452e26ff40_131, v0x56452e26ff40_132, v0x56452e26ff40_133, v0x56452e26ff40_134;
v0x56452e26ff40_135 .array/port v0x56452e26ff40, 135;
v0x56452e26ff40_136 .array/port v0x56452e26ff40, 136;
v0x56452e26ff40_137 .array/port v0x56452e26ff40, 137;
v0x56452e26ff40_138 .array/port v0x56452e26ff40, 138;
E_0x56452e26f460/34 .event anyedge, v0x56452e26ff40_135, v0x56452e26ff40_136, v0x56452e26ff40_137, v0x56452e26ff40_138;
v0x56452e26ff40_139 .array/port v0x56452e26ff40, 139;
v0x56452e26ff40_140 .array/port v0x56452e26ff40, 140;
v0x56452e26ff40_141 .array/port v0x56452e26ff40, 141;
v0x56452e26ff40_142 .array/port v0x56452e26ff40, 142;
E_0x56452e26f460/35 .event anyedge, v0x56452e26ff40_139, v0x56452e26ff40_140, v0x56452e26ff40_141, v0x56452e26ff40_142;
v0x56452e26ff40_143 .array/port v0x56452e26ff40, 143;
v0x56452e26ff40_144 .array/port v0x56452e26ff40, 144;
v0x56452e26ff40_145 .array/port v0x56452e26ff40, 145;
v0x56452e26ff40_146 .array/port v0x56452e26ff40, 146;
E_0x56452e26f460/36 .event anyedge, v0x56452e26ff40_143, v0x56452e26ff40_144, v0x56452e26ff40_145, v0x56452e26ff40_146;
v0x56452e26ff40_147 .array/port v0x56452e26ff40, 147;
v0x56452e26ff40_148 .array/port v0x56452e26ff40, 148;
v0x56452e26ff40_149 .array/port v0x56452e26ff40, 149;
v0x56452e26ff40_150 .array/port v0x56452e26ff40, 150;
E_0x56452e26f460/37 .event anyedge, v0x56452e26ff40_147, v0x56452e26ff40_148, v0x56452e26ff40_149, v0x56452e26ff40_150;
v0x56452e26ff40_151 .array/port v0x56452e26ff40, 151;
v0x56452e26ff40_152 .array/port v0x56452e26ff40, 152;
v0x56452e26ff40_153 .array/port v0x56452e26ff40, 153;
v0x56452e26ff40_154 .array/port v0x56452e26ff40, 154;
E_0x56452e26f460/38 .event anyedge, v0x56452e26ff40_151, v0x56452e26ff40_152, v0x56452e26ff40_153, v0x56452e26ff40_154;
v0x56452e26ff40_155 .array/port v0x56452e26ff40, 155;
v0x56452e26ff40_156 .array/port v0x56452e26ff40, 156;
v0x56452e26ff40_157 .array/port v0x56452e26ff40, 157;
v0x56452e26ff40_158 .array/port v0x56452e26ff40, 158;
E_0x56452e26f460/39 .event anyedge, v0x56452e26ff40_155, v0x56452e26ff40_156, v0x56452e26ff40_157, v0x56452e26ff40_158;
v0x56452e26ff40_159 .array/port v0x56452e26ff40, 159;
v0x56452e26ff40_160 .array/port v0x56452e26ff40, 160;
v0x56452e26ff40_161 .array/port v0x56452e26ff40, 161;
v0x56452e26ff40_162 .array/port v0x56452e26ff40, 162;
E_0x56452e26f460/40 .event anyedge, v0x56452e26ff40_159, v0x56452e26ff40_160, v0x56452e26ff40_161, v0x56452e26ff40_162;
v0x56452e26ff40_163 .array/port v0x56452e26ff40, 163;
v0x56452e26ff40_164 .array/port v0x56452e26ff40, 164;
v0x56452e26ff40_165 .array/port v0x56452e26ff40, 165;
v0x56452e26ff40_166 .array/port v0x56452e26ff40, 166;
E_0x56452e26f460/41 .event anyedge, v0x56452e26ff40_163, v0x56452e26ff40_164, v0x56452e26ff40_165, v0x56452e26ff40_166;
v0x56452e26ff40_167 .array/port v0x56452e26ff40, 167;
v0x56452e26ff40_168 .array/port v0x56452e26ff40, 168;
v0x56452e26ff40_169 .array/port v0x56452e26ff40, 169;
v0x56452e26ff40_170 .array/port v0x56452e26ff40, 170;
E_0x56452e26f460/42 .event anyedge, v0x56452e26ff40_167, v0x56452e26ff40_168, v0x56452e26ff40_169, v0x56452e26ff40_170;
v0x56452e26ff40_171 .array/port v0x56452e26ff40, 171;
v0x56452e26ff40_172 .array/port v0x56452e26ff40, 172;
v0x56452e26ff40_173 .array/port v0x56452e26ff40, 173;
v0x56452e26ff40_174 .array/port v0x56452e26ff40, 174;
E_0x56452e26f460/43 .event anyedge, v0x56452e26ff40_171, v0x56452e26ff40_172, v0x56452e26ff40_173, v0x56452e26ff40_174;
v0x56452e26ff40_175 .array/port v0x56452e26ff40, 175;
v0x56452e26ff40_176 .array/port v0x56452e26ff40, 176;
v0x56452e26ff40_177 .array/port v0x56452e26ff40, 177;
v0x56452e26ff40_178 .array/port v0x56452e26ff40, 178;
E_0x56452e26f460/44 .event anyedge, v0x56452e26ff40_175, v0x56452e26ff40_176, v0x56452e26ff40_177, v0x56452e26ff40_178;
v0x56452e26ff40_179 .array/port v0x56452e26ff40, 179;
v0x56452e26ff40_180 .array/port v0x56452e26ff40, 180;
v0x56452e26ff40_181 .array/port v0x56452e26ff40, 181;
v0x56452e26ff40_182 .array/port v0x56452e26ff40, 182;
E_0x56452e26f460/45 .event anyedge, v0x56452e26ff40_179, v0x56452e26ff40_180, v0x56452e26ff40_181, v0x56452e26ff40_182;
v0x56452e26ff40_183 .array/port v0x56452e26ff40, 183;
v0x56452e26ff40_184 .array/port v0x56452e26ff40, 184;
v0x56452e26ff40_185 .array/port v0x56452e26ff40, 185;
v0x56452e26ff40_186 .array/port v0x56452e26ff40, 186;
E_0x56452e26f460/46 .event anyedge, v0x56452e26ff40_183, v0x56452e26ff40_184, v0x56452e26ff40_185, v0x56452e26ff40_186;
v0x56452e26ff40_187 .array/port v0x56452e26ff40, 187;
v0x56452e26ff40_188 .array/port v0x56452e26ff40, 188;
v0x56452e26ff40_189 .array/port v0x56452e26ff40, 189;
v0x56452e26ff40_190 .array/port v0x56452e26ff40, 190;
E_0x56452e26f460/47 .event anyedge, v0x56452e26ff40_187, v0x56452e26ff40_188, v0x56452e26ff40_189, v0x56452e26ff40_190;
v0x56452e26ff40_191 .array/port v0x56452e26ff40, 191;
v0x56452e26ff40_192 .array/port v0x56452e26ff40, 192;
v0x56452e26ff40_193 .array/port v0x56452e26ff40, 193;
v0x56452e26ff40_194 .array/port v0x56452e26ff40, 194;
E_0x56452e26f460/48 .event anyedge, v0x56452e26ff40_191, v0x56452e26ff40_192, v0x56452e26ff40_193, v0x56452e26ff40_194;
v0x56452e26ff40_195 .array/port v0x56452e26ff40, 195;
v0x56452e26ff40_196 .array/port v0x56452e26ff40, 196;
v0x56452e26ff40_197 .array/port v0x56452e26ff40, 197;
v0x56452e26ff40_198 .array/port v0x56452e26ff40, 198;
E_0x56452e26f460/49 .event anyedge, v0x56452e26ff40_195, v0x56452e26ff40_196, v0x56452e26ff40_197, v0x56452e26ff40_198;
v0x56452e26ff40_199 .array/port v0x56452e26ff40, 199;
v0x56452e26ff40_200 .array/port v0x56452e26ff40, 200;
v0x56452e26ff40_201 .array/port v0x56452e26ff40, 201;
v0x56452e26ff40_202 .array/port v0x56452e26ff40, 202;
E_0x56452e26f460/50 .event anyedge, v0x56452e26ff40_199, v0x56452e26ff40_200, v0x56452e26ff40_201, v0x56452e26ff40_202;
v0x56452e26ff40_203 .array/port v0x56452e26ff40, 203;
v0x56452e26ff40_204 .array/port v0x56452e26ff40, 204;
v0x56452e26ff40_205 .array/port v0x56452e26ff40, 205;
v0x56452e26ff40_206 .array/port v0x56452e26ff40, 206;
E_0x56452e26f460/51 .event anyedge, v0x56452e26ff40_203, v0x56452e26ff40_204, v0x56452e26ff40_205, v0x56452e26ff40_206;
v0x56452e26ff40_207 .array/port v0x56452e26ff40, 207;
v0x56452e26ff40_208 .array/port v0x56452e26ff40, 208;
v0x56452e26ff40_209 .array/port v0x56452e26ff40, 209;
v0x56452e26ff40_210 .array/port v0x56452e26ff40, 210;
E_0x56452e26f460/52 .event anyedge, v0x56452e26ff40_207, v0x56452e26ff40_208, v0x56452e26ff40_209, v0x56452e26ff40_210;
v0x56452e26ff40_211 .array/port v0x56452e26ff40, 211;
v0x56452e26ff40_212 .array/port v0x56452e26ff40, 212;
v0x56452e26ff40_213 .array/port v0x56452e26ff40, 213;
v0x56452e26ff40_214 .array/port v0x56452e26ff40, 214;
E_0x56452e26f460/53 .event anyedge, v0x56452e26ff40_211, v0x56452e26ff40_212, v0x56452e26ff40_213, v0x56452e26ff40_214;
v0x56452e26ff40_215 .array/port v0x56452e26ff40, 215;
v0x56452e26ff40_216 .array/port v0x56452e26ff40, 216;
v0x56452e26ff40_217 .array/port v0x56452e26ff40, 217;
v0x56452e26ff40_218 .array/port v0x56452e26ff40, 218;
E_0x56452e26f460/54 .event anyedge, v0x56452e26ff40_215, v0x56452e26ff40_216, v0x56452e26ff40_217, v0x56452e26ff40_218;
v0x56452e26ff40_219 .array/port v0x56452e26ff40, 219;
v0x56452e26ff40_220 .array/port v0x56452e26ff40, 220;
v0x56452e26ff40_221 .array/port v0x56452e26ff40, 221;
v0x56452e26ff40_222 .array/port v0x56452e26ff40, 222;
E_0x56452e26f460/55 .event anyedge, v0x56452e26ff40_219, v0x56452e26ff40_220, v0x56452e26ff40_221, v0x56452e26ff40_222;
v0x56452e26ff40_223 .array/port v0x56452e26ff40, 223;
v0x56452e26ff40_224 .array/port v0x56452e26ff40, 224;
v0x56452e26ff40_225 .array/port v0x56452e26ff40, 225;
v0x56452e26ff40_226 .array/port v0x56452e26ff40, 226;
E_0x56452e26f460/56 .event anyedge, v0x56452e26ff40_223, v0x56452e26ff40_224, v0x56452e26ff40_225, v0x56452e26ff40_226;
v0x56452e26ff40_227 .array/port v0x56452e26ff40, 227;
v0x56452e26ff40_228 .array/port v0x56452e26ff40, 228;
v0x56452e26ff40_229 .array/port v0x56452e26ff40, 229;
v0x56452e26ff40_230 .array/port v0x56452e26ff40, 230;
E_0x56452e26f460/57 .event anyedge, v0x56452e26ff40_227, v0x56452e26ff40_228, v0x56452e26ff40_229, v0x56452e26ff40_230;
v0x56452e26ff40_231 .array/port v0x56452e26ff40, 231;
v0x56452e26ff40_232 .array/port v0x56452e26ff40, 232;
v0x56452e26ff40_233 .array/port v0x56452e26ff40, 233;
v0x56452e26ff40_234 .array/port v0x56452e26ff40, 234;
E_0x56452e26f460/58 .event anyedge, v0x56452e26ff40_231, v0x56452e26ff40_232, v0x56452e26ff40_233, v0x56452e26ff40_234;
v0x56452e26ff40_235 .array/port v0x56452e26ff40, 235;
v0x56452e26ff40_236 .array/port v0x56452e26ff40, 236;
v0x56452e26ff40_237 .array/port v0x56452e26ff40, 237;
v0x56452e26ff40_238 .array/port v0x56452e26ff40, 238;
E_0x56452e26f460/59 .event anyedge, v0x56452e26ff40_235, v0x56452e26ff40_236, v0x56452e26ff40_237, v0x56452e26ff40_238;
v0x56452e26ff40_239 .array/port v0x56452e26ff40, 239;
v0x56452e26ff40_240 .array/port v0x56452e26ff40, 240;
v0x56452e26ff40_241 .array/port v0x56452e26ff40, 241;
v0x56452e26ff40_242 .array/port v0x56452e26ff40, 242;
E_0x56452e26f460/60 .event anyedge, v0x56452e26ff40_239, v0x56452e26ff40_240, v0x56452e26ff40_241, v0x56452e26ff40_242;
v0x56452e26ff40_243 .array/port v0x56452e26ff40, 243;
v0x56452e26ff40_244 .array/port v0x56452e26ff40, 244;
v0x56452e26ff40_245 .array/port v0x56452e26ff40, 245;
v0x56452e26ff40_246 .array/port v0x56452e26ff40, 246;
E_0x56452e26f460/61 .event anyedge, v0x56452e26ff40_243, v0x56452e26ff40_244, v0x56452e26ff40_245, v0x56452e26ff40_246;
v0x56452e26ff40_247 .array/port v0x56452e26ff40, 247;
v0x56452e26ff40_248 .array/port v0x56452e26ff40, 248;
v0x56452e26ff40_249 .array/port v0x56452e26ff40, 249;
v0x56452e26ff40_250 .array/port v0x56452e26ff40, 250;
E_0x56452e26f460/62 .event anyedge, v0x56452e26ff40_247, v0x56452e26ff40_248, v0x56452e26ff40_249, v0x56452e26ff40_250;
v0x56452e26ff40_251 .array/port v0x56452e26ff40, 251;
v0x56452e26ff40_252 .array/port v0x56452e26ff40, 252;
v0x56452e26ff40_253 .array/port v0x56452e26ff40, 253;
v0x56452e26ff40_254 .array/port v0x56452e26ff40, 254;
E_0x56452e26f460/63 .event anyedge, v0x56452e26ff40_251, v0x56452e26ff40_252, v0x56452e26ff40_253, v0x56452e26ff40_254;
v0x56452e26ff40_255 .array/port v0x56452e26ff40, 255;
E_0x56452e26f460/64 .event anyedge, v0x56452e26ff40_255;
E_0x56452e26f460 .event/or E_0x56452e26f460/0, E_0x56452e26f460/1, E_0x56452e26f460/2, E_0x56452e26f460/3, E_0x56452e26f460/4, E_0x56452e26f460/5, E_0x56452e26f460/6, E_0x56452e26f460/7, E_0x56452e26f460/8, E_0x56452e26f460/9, E_0x56452e26f460/10, E_0x56452e26f460/11, E_0x56452e26f460/12, E_0x56452e26f460/13, E_0x56452e26f460/14, E_0x56452e26f460/15, E_0x56452e26f460/16, E_0x56452e26f460/17, E_0x56452e26f460/18, E_0x56452e26f460/19, E_0x56452e26f460/20, E_0x56452e26f460/21, E_0x56452e26f460/22, E_0x56452e26f460/23, E_0x56452e26f460/24, E_0x56452e26f460/25, E_0x56452e26f460/26, E_0x56452e26f460/27, E_0x56452e26f460/28, E_0x56452e26f460/29, E_0x56452e26f460/30, E_0x56452e26f460/31, E_0x56452e26f460/32, E_0x56452e26f460/33, E_0x56452e26f460/34, E_0x56452e26f460/35, E_0x56452e26f460/36, E_0x56452e26f460/37, E_0x56452e26f460/38, E_0x56452e26f460/39, E_0x56452e26f460/40, E_0x56452e26f460/41, E_0x56452e26f460/42, E_0x56452e26f460/43, E_0x56452e26f460/44, E_0x56452e26f460/45, E_0x56452e26f460/46, E_0x56452e26f460/47, E_0x56452e26f460/48, E_0x56452e26f460/49, E_0x56452e26f460/50, E_0x56452e26f460/51, E_0x56452e26f460/52, E_0x56452e26f460/53, E_0x56452e26f460/54, E_0x56452e26f460/55, E_0x56452e26f460/56, E_0x56452e26f460/57, E_0x56452e26f460/58, E_0x56452e26f460/59, E_0x56452e26f460/60, E_0x56452e26f460/61, E_0x56452e26f460/62, E_0x56452e26f460/63, E_0x56452e26f460/64;
S_0x56452e273fa0 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x56452e21db30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x56452e274180 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56452e2988e0 .functor BUFZ 1, L_0x56452e298340, C4<0>, C4<0>, C4<0>;
L_0x7fccf2356840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56452e274360_0 .net/2u *"_ivl_0", 3 0, L_0x7fccf2356840;  1 drivers
v0x56452e274440_0 .net *"_ivl_2", 0 0, L_0x56452e298470;  1 drivers
v0x56452e274500_0 .net "wb_alu_result", 31 0, L_0x56452e298020;  alias, 1 drivers
v0x56452e274620_0 .net "wb_mem_data", 31 0, v0x56452e272900_0;  alias, 1 drivers
v0x56452e274730_0 .net "wb_mem_to_reg", 0 0, L_0x56452e2983b0;  alias, 1 drivers
v0x56452e274820_0 .net "wb_opcode", 3 0, L_0x56452e298170;  alias, 1 drivers
v0x56452e2748c0_0 .net "wb_rd", 5 0, L_0x56452e298090;  alias, 1 drivers
v0x56452e2749b0_0 .net "wb_reg_write", 0 0, L_0x56452e298340;  alias, 1 drivers
v0x56452e274aa0_0 .net "wb_rt", 5 0, L_0x56452e298100;  alias, 1 drivers
v0x56452e274b60_0 .net "wb_write_data", 31 0, L_0x56452e298720;  alias, 1 drivers
v0x56452e274c00_0 .net "wb_write_en", 0 0, L_0x56452e2988e0;  alias, 1 drivers
v0x56452e274cf0_0 .net "wb_write_reg", 5 0, L_0x56452e2985a0;  alias, 1 drivers
L_0x56452e298470 .cmp/eq 4, L_0x56452e298170, L_0x7fccf2356840;
L_0x56452e2985a0 .functor MUXZ 6, L_0x56452e298090, L_0x56452e298100, L_0x56452e298470, C4<>;
L_0x56452e298720 .functor MUXZ 32, L_0x56452e298020, v0x56452e272900_0, L_0x56452e2983b0, C4<>;
S_0x56452e21d840 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56452e0b2d30 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7fccf23b4978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56452e279370_0 .net "address", 31 0, o0x7fccf23b4978;  0 drivers
v0x56452e279410_0 .var "instruction", 31 0;
v0x56452e2794b0 .array "mem", 255 0, 31 0;
v0x56452e2794b0_0 .array/port v0x56452e2794b0, 0;
v0x56452e2794b0_1 .array/port v0x56452e2794b0, 1;
v0x56452e2794b0_2 .array/port v0x56452e2794b0, 2;
E_0x56452e2788a0/0 .event anyedge, v0x56452e279370_0, v0x56452e2794b0_0, v0x56452e2794b0_1, v0x56452e2794b0_2;
v0x56452e2794b0_3 .array/port v0x56452e2794b0, 3;
v0x56452e2794b0_4 .array/port v0x56452e2794b0, 4;
v0x56452e2794b0_5 .array/port v0x56452e2794b0, 5;
v0x56452e2794b0_6 .array/port v0x56452e2794b0, 6;
E_0x56452e2788a0/1 .event anyedge, v0x56452e2794b0_3, v0x56452e2794b0_4, v0x56452e2794b0_5, v0x56452e2794b0_6;
v0x56452e2794b0_7 .array/port v0x56452e2794b0, 7;
v0x56452e2794b0_8 .array/port v0x56452e2794b0, 8;
v0x56452e2794b0_9 .array/port v0x56452e2794b0, 9;
v0x56452e2794b0_10 .array/port v0x56452e2794b0, 10;
E_0x56452e2788a0/2 .event anyedge, v0x56452e2794b0_7, v0x56452e2794b0_8, v0x56452e2794b0_9, v0x56452e2794b0_10;
v0x56452e2794b0_11 .array/port v0x56452e2794b0, 11;
v0x56452e2794b0_12 .array/port v0x56452e2794b0, 12;
v0x56452e2794b0_13 .array/port v0x56452e2794b0, 13;
v0x56452e2794b0_14 .array/port v0x56452e2794b0, 14;
E_0x56452e2788a0/3 .event anyedge, v0x56452e2794b0_11, v0x56452e2794b0_12, v0x56452e2794b0_13, v0x56452e2794b0_14;
v0x56452e2794b0_15 .array/port v0x56452e2794b0, 15;
v0x56452e2794b0_16 .array/port v0x56452e2794b0, 16;
v0x56452e2794b0_17 .array/port v0x56452e2794b0, 17;
v0x56452e2794b0_18 .array/port v0x56452e2794b0, 18;
E_0x56452e2788a0/4 .event anyedge, v0x56452e2794b0_15, v0x56452e2794b0_16, v0x56452e2794b0_17, v0x56452e2794b0_18;
v0x56452e2794b0_19 .array/port v0x56452e2794b0, 19;
v0x56452e2794b0_20 .array/port v0x56452e2794b0, 20;
v0x56452e2794b0_21 .array/port v0x56452e2794b0, 21;
v0x56452e2794b0_22 .array/port v0x56452e2794b0, 22;
E_0x56452e2788a0/5 .event anyedge, v0x56452e2794b0_19, v0x56452e2794b0_20, v0x56452e2794b0_21, v0x56452e2794b0_22;
v0x56452e2794b0_23 .array/port v0x56452e2794b0, 23;
v0x56452e2794b0_24 .array/port v0x56452e2794b0, 24;
v0x56452e2794b0_25 .array/port v0x56452e2794b0, 25;
v0x56452e2794b0_26 .array/port v0x56452e2794b0, 26;
E_0x56452e2788a0/6 .event anyedge, v0x56452e2794b0_23, v0x56452e2794b0_24, v0x56452e2794b0_25, v0x56452e2794b0_26;
v0x56452e2794b0_27 .array/port v0x56452e2794b0, 27;
v0x56452e2794b0_28 .array/port v0x56452e2794b0, 28;
v0x56452e2794b0_29 .array/port v0x56452e2794b0, 29;
v0x56452e2794b0_30 .array/port v0x56452e2794b0, 30;
E_0x56452e2788a0/7 .event anyedge, v0x56452e2794b0_27, v0x56452e2794b0_28, v0x56452e2794b0_29, v0x56452e2794b0_30;
v0x56452e2794b0_31 .array/port v0x56452e2794b0, 31;
v0x56452e2794b0_32 .array/port v0x56452e2794b0, 32;
v0x56452e2794b0_33 .array/port v0x56452e2794b0, 33;
v0x56452e2794b0_34 .array/port v0x56452e2794b0, 34;
E_0x56452e2788a0/8 .event anyedge, v0x56452e2794b0_31, v0x56452e2794b0_32, v0x56452e2794b0_33, v0x56452e2794b0_34;
v0x56452e2794b0_35 .array/port v0x56452e2794b0, 35;
v0x56452e2794b0_36 .array/port v0x56452e2794b0, 36;
v0x56452e2794b0_37 .array/port v0x56452e2794b0, 37;
v0x56452e2794b0_38 .array/port v0x56452e2794b0, 38;
E_0x56452e2788a0/9 .event anyedge, v0x56452e2794b0_35, v0x56452e2794b0_36, v0x56452e2794b0_37, v0x56452e2794b0_38;
v0x56452e2794b0_39 .array/port v0x56452e2794b0, 39;
v0x56452e2794b0_40 .array/port v0x56452e2794b0, 40;
v0x56452e2794b0_41 .array/port v0x56452e2794b0, 41;
v0x56452e2794b0_42 .array/port v0x56452e2794b0, 42;
E_0x56452e2788a0/10 .event anyedge, v0x56452e2794b0_39, v0x56452e2794b0_40, v0x56452e2794b0_41, v0x56452e2794b0_42;
v0x56452e2794b0_43 .array/port v0x56452e2794b0, 43;
v0x56452e2794b0_44 .array/port v0x56452e2794b0, 44;
v0x56452e2794b0_45 .array/port v0x56452e2794b0, 45;
v0x56452e2794b0_46 .array/port v0x56452e2794b0, 46;
E_0x56452e2788a0/11 .event anyedge, v0x56452e2794b0_43, v0x56452e2794b0_44, v0x56452e2794b0_45, v0x56452e2794b0_46;
v0x56452e2794b0_47 .array/port v0x56452e2794b0, 47;
v0x56452e2794b0_48 .array/port v0x56452e2794b0, 48;
v0x56452e2794b0_49 .array/port v0x56452e2794b0, 49;
v0x56452e2794b0_50 .array/port v0x56452e2794b0, 50;
E_0x56452e2788a0/12 .event anyedge, v0x56452e2794b0_47, v0x56452e2794b0_48, v0x56452e2794b0_49, v0x56452e2794b0_50;
v0x56452e2794b0_51 .array/port v0x56452e2794b0, 51;
v0x56452e2794b0_52 .array/port v0x56452e2794b0, 52;
v0x56452e2794b0_53 .array/port v0x56452e2794b0, 53;
v0x56452e2794b0_54 .array/port v0x56452e2794b0, 54;
E_0x56452e2788a0/13 .event anyedge, v0x56452e2794b0_51, v0x56452e2794b0_52, v0x56452e2794b0_53, v0x56452e2794b0_54;
v0x56452e2794b0_55 .array/port v0x56452e2794b0, 55;
v0x56452e2794b0_56 .array/port v0x56452e2794b0, 56;
v0x56452e2794b0_57 .array/port v0x56452e2794b0, 57;
v0x56452e2794b0_58 .array/port v0x56452e2794b0, 58;
E_0x56452e2788a0/14 .event anyedge, v0x56452e2794b0_55, v0x56452e2794b0_56, v0x56452e2794b0_57, v0x56452e2794b0_58;
v0x56452e2794b0_59 .array/port v0x56452e2794b0, 59;
v0x56452e2794b0_60 .array/port v0x56452e2794b0, 60;
v0x56452e2794b0_61 .array/port v0x56452e2794b0, 61;
v0x56452e2794b0_62 .array/port v0x56452e2794b0, 62;
E_0x56452e2788a0/15 .event anyedge, v0x56452e2794b0_59, v0x56452e2794b0_60, v0x56452e2794b0_61, v0x56452e2794b0_62;
v0x56452e2794b0_63 .array/port v0x56452e2794b0, 63;
v0x56452e2794b0_64 .array/port v0x56452e2794b0, 64;
v0x56452e2794b0_65 .array/port v0x56452e2794b0, 65;
v0x56452e2794b0_66 .array/port v0x56452e2794b0, 66;
E_0x56452e2788a0/16 .event anyedge, v0x56452e2794b0_63, v0x56452e2794b0_64, v0x56452e2794b0_65, v0x56452e2794b0_66;
v0x56452e2794b0_67 .array/port v0x56452e2794b0, 67;
v0x56452e2794b0_68 .array/port v0x56452e2794b0, 68;
v0x56452e2794b0_69 .array/port v0x56452e2794b0, 69;
v0x56452e2794b0_70 .array/port v0x56452e2794b0, 70;
E_0x56452e2788a0/17 .event anyedge, v0x56452e2794b0_67, v0x56452e2794b0_68, v0x56452e2794b0_69, v0x56452e2794b0_70;
v0x56452e2794b0_71 .array/port v0x56452e2794b0, 71;
v0x56452e2794b0_72 .array/port v0x56452e2794b0, 72;
v0x56452e2794b0_73 .array/port v0x56452e2794b0, 73;
v0x56452e2794b0_74 .array/port v0x56452e2794b0, 74;
E_0x56452e2788a0/18 .event anyedge, v0x56452e2794b0_71, v0x56452e2794b0_72, v0x56452e2794b0_73, v0x56452e2794b0_74;
v0x56452e2794b0_75 .array/port v0x56452e2794b0, 75;
v0x56452e2794b0_76 .array/port v0x56452e2794b0, 76;
v0x56452e2794b0_77 .array/port v0x56452e2794b0, 77;
v0x56452e2794b0_78 .array/port v0x56452e2794b0, 78;
E_0x56452e2788a0/19 .event anyedge, v0x56452e2794b0_75, v0x56452e2794b0_76, v0x56452e2794b0_77, v0x56452e2794b0_78;
v0x56452e2794b0_79 .array/port v0x56452e2794b0, 79;
v0x56452e2794b0_80 .array/port v0x56452e2794b0, 80;
v0x56452e2794b0_81 .array/port v0x56452e2794b0, 81;
v0x56452e2794b0_82 .array/port v0x56452e2794b0, 82;
E_0x56452e2788a0/20 .event anyedge, v0x56452e2794b0_79, v0x56452e2794b0_80, v0x56452e2794b0_81, v0x56452e2794b0_82;
v0x56452e2794b0_83 .array/port v0x56452e2794b0, 83;
v0x56452e2794b0_84 .array/port v0x56452e2794b0, 84;
v0x56452e2794b0_85 .array/port v0x56452e2794b0, 85;
v0x56452e2794b0_86 .array/port v0x56452e2794b0, 86;
E_0x56452e2788a0/21 .event anyedge, v0x56452e2794b0_83, v0x56452e2794b0_84, v0x56452e2794b0_85, v0x56452e2794b0_86;
v0x56452e2794b0_87 .array/port v0x56452e2794b0, 87;
v0x56452e2794b0_88 .array/port v0x56452e2794b0, 88;
v0x56452e2794b0_89 .array/port v0x56452e2794b0, 89;
v0x56452e2794b0_90 .array/port v0x56452e2794b0, 90;
E_0x56452e2788a0/22 .event anyedge, v0x56452e2794b0_87, v0x56452e2794b0_88, v0x56452e2794b0_89, v0x56452e2794b0_90;
v0x56452e2794b0_91 .array/port v0x56452e2794b0, 91;
v0x56452e2794b0_92 .array/port v0x56452e2794b0, 92;
v0x56452e2794b0_93 .array/port v0x56452e2794b0, 93;
v0x56452e2794b0_94 .array/port v0x56452e2794b0, 94;
E_0x56452e2788a0/23 .event anyedge, v0x56452e2794b0_91, v0x56452e2794b0_92, v0x56452e2794b0_93, v0x56452e2794b0_94;
v0x56452e2794b0_95 .array/port v0x56452e2794b0, 95;
v0x56452e2794b0_96 .array/port v0x56452e2794b0, 96;
v0x56452e2794b0_97 .array/port v0x56452e2794b0, 97;
v0x56452e2794b0_98 .array/port v0x56452e2794b0, 98;
E_0x56452e2788a0/24 .event anyedge, v0x56452e2794b0_95, v0x56452e2794b0_96, v0x56452e2794b0_97, v0x56452e2794b0_98;
v0x56452e2794b0_99 .array/port v0x56452e2794b0, 99;
v0x56452e2794b0_100 .array/port v0x56452e2794b0, 100;
v0x56452e2794b0_101 .array/port v0x56452e2794b0, 101;
v0x56452e2794b0_102 .array/port v0x56452e2794b0, 102;
E_0x56452e2788a0/25 .event anyedge, v0x56452e2794b0_99, v0x56452e2794b0_100, v0x56452e2794b0_101, v0x56452e2794b0_102;
v0x56452e2794b0_103 .array/port v0x56452e2794b0, 103;
v0x56452e2794b0_104 .array/port v0x56452e2794b0, 104;
v0x56452e2794b0_105 .array/port v0x56452e2794b0, 105;
v0x56452e2794b0_106 .array/port v0x56452e2794b0, 106;
E_0x56452e2788a0/26 .event anyedge, v0x56452e2794b0_103, v0x56452e2794b0_104, v0x56452e2794b0_105, v0x56452e2794b0_106;
v0x56452e2794b0_107 .array/port v0x56452e2794b0, 107;
v0x56452e2794b0_108 .array/port v0x56452e2794b0, 108;
v0x56452e2794b0_109 .array/port v0x56452e2794b0, 109;
v0x56452e2794b0_110 .array/port v0x56452e2794b0, 110;
E_0x56452e2788a0/27 .event anyedge, v0x56452e2794b0_107, v0x56452e2794b0_108, v0x56452e2794b0_109, v0x56452e2794b0_110;
v0x56452e2794b0_111 .array/port v0x56452e2794b0, 111;
v0x56452e2794b0_112 .array/port v0x56452e2794b0, 112;
v0x56452e2794b0_113 .array/port v0x56452e2794b0, 113;
v0x56452e2794b0_114 .array/port v0x56452e2794b0, 114;
E_0x56452e2788a0/28 .event anyedge, v0x56452e2794b0_111, v0x56452e2794b0_112, v0x56452e2794b0_113, v0x56452e2794b0_114;
v0x56452e2794b0_115 .array/port v0x56452e2794b0, 115;
v0x56452e2794b0_116 .array/port v0x56452e2794b0, 116;
v0x56452e2794b0_117 .array/port v0x56452e2794b0, 117;
v0x56452e2794b0_118 .array/port v0x56452e2794b0, 118;
E_0x56452e2788a0/29 .event anyedge, v0x56452e2794b0_115, v0x56452e2794b0_116, v0x56452e2794b0_117, v0x56452e2794b0_118;
v0x56452e2794b0_119 .array/port v0x56452e2794b0, 119;
v0x56452e2794b0_120 .array/port v0x56452e2794b0, 120;
v0x56452e2794b0_121 .array/port v0x56452e2794b0, 121;
v0x56452e2794b0_122 .array/port v0x56452e2794b0, 122;
E_0x56452e2788a0/30 .event anyedge, v0x56452e2794b0_119, v0x56452e2794b0_120, v0x56452e2794b0_121, v0x56452e2794b0_122;
v0x56452e2794b0_123 .array/port v0x56452e2794b0, 123;
v0x56452e2794b0_124 .array/port v0x56452e2794b0, 124;
v0x56452e2794b0_125 .array/port v0x56452e2794b0, 125;
v0x56452e2794b0_126 .array/port v0x56452e2794b0, 126;
E_0x56452e2788a0/31 .event anyedge, v0x56452e2794b0_123, v0x56452e2794b0_124, v0x56452e2794b0_125, v0x56452e2794b0_126;
v0x56452e2794b0_127 .array/port v0x56452e2794b0, 127;
v0x56452e2794b0_128 .array/port v0x56452e2794b0, 128;
v0x56452e2794b0_129 .array/port v0x56452e2794b0, 129;
v0x56452e2794b0_130 .array/port v0x56452e2794b0, 130;
E_0x56452e2788a0/32 .event anyedge, v0x56452e2794b0_127, v0x56452e2794b0_128, v0x56452e2794b0_129, v0x56452e2794b0_130;
v0x56452e2794b0_131 .array/port v0x56452e2794b0, 131;
v0x56452e2794b0_132 .array/port v0x56452e2794b0, 132;
v0x56452e2794b0_133 .array/port v0x56452e2794b0, 133;
v0x56452e2794b0_134 .array/port v0x56452e2794b0, 134;
E_0x56452e2788a0/33 .event anyedge, v0x56452e2794b0_131, v0x56452e2794b0_132, v0x56452e2794b0_133, v0x56452e2794b0_134;
v0x56452e2794b0_135 .array/port v0x56452e2794b0, 135;
v0x56452e2794b0_136 .array/port v0x56452e2794b0, 136;
v0x56452e2794b0_137 .array/port v0x56452e2794b0, 137;
v0x56452e2794b0_138 .array/port v0x56452e2794b0, 138;
E_0x56452e2788a0/34 .event anyedge, v0x56452e2794b0_135, v0x56452e2794b0_136, v0x56452e2794b0_137, v0x56452e2794b0_138;
v0x56452e2794b0_139 .array/port v0x56452e2794b0, 139;
v0x56452e2794b0_140 .array/port v0x56452e2794b0, 140;
v0x56452e2794b0_141 .array/port v0x56452e2794b0, 141;
v0x56452e2794b0_142 .array/port v0x56452e2794b0, 142;
E_0x56452e2788a0/35 .event anyedge, v0x56452e2794b0_139, v0x56452e2794b0_140, v0x56452e2794b0_141, v0x56452e2794b0_142;
v0x56452e2794b0_143 .array/port v0x56452e2794b0, 143;
v0x56452e2794b0_144 .array/port v0x56452e2794b0, 144;
v0x56452e2794b0_145 .array/port v0x56452e2794b0, 145;
v0x56452e2794b0_146 .array/port v0x56452e2794b0, 146;
E_0x56452e2788a0/36 .event anyedge, v0x56452e2794b0_143, v0x56452e2794b0_144, v0x56452e2794b0_145, v0x56452e2794b0_146;
v0x56452e2794b0_147 .array/port v0x56452e2794b0, 147;
v0x56452e2794b0_148 .array/port v0x56452e2794b0, 148;
v0x56452e2794b0_149 .array/port v0x56452e2794b0, 149;
v0x56452e2794b0_150 .array/port v0x56452e2794b0, 150;
E_0x56452e2788a0/37 .event anyedge, v0x56452e2794b0_147, v0x56452e2794b0_148, v0x56452e2794b0_149, v0x56452e2794b0_150;
v0x56452e2794b0_151 .array/port v0x56452e2794b0, 151;
v0x56452e2794b0_152 .array/port v0x56452e2794b0, 152;
v0x56452e2794b0_153 .array/port v0x56452e2794b0, 153;
v0x56452e2794b0_154 .array/port v0x56452e2794b0, 154;
E_0x56452e2788a0/38 .event anyedge, v0x56452e2794b0_151, v0x56452e2794b0_152, v0x56452e2794b0_153, v0x56452e2794b0_154;
v0x56452e2794b0_155 .array/port v0x56452e2794b0, 155;
v0x56452e2794b0_156 .array/port v0x56452e2794b0, 156;
v0x56452e2794b0_157 .array/port v0x56452e2794b0, 157;
v0x56452e2794b0_158 .array/port v0x56452e2794b0, 158;
E_0x56452e2788a0/39 .event anyedge, v0x56452e2794b0_155, v0x56452e2794b0_156, v0x56452e2794b0_157, v0x56452e2794b0_158;
v0x56452e2794b0_159 .array/port v0x56452e2794b0, 159;
v0x56452e2794b0_160 .array/port v0x56452e2794b0, 160;
v0x56452e2794b0_161 .array/port v0x56452e2794b0, 161;
v0x56452e2794b0_162 .array/port v0x56452e2794b0, 162;
E_0x56452e2788a0/40 .event anyedge, v0x56452e2794b0_159, v0x56452e2794b0_160, v0x56452e2794b0_161, v0x56452e2794b0_162;
v0x56452e2794b0_163 .array/port v0x56452e2794b0, 163;
v0x56452e2794b0_164 .array/port v0x56452e2794b0, 164;
v0x56452e2794b0_165 .array/port v0x56452e2794b0, 165;
v0x56452e2794b0_166 .array/port v0x56452e2794b0, 166;
E_0x56452e2788a0/41 .event anyedge, v0x56452e2794b0_163, v0x56452e2794b0_164, v0x56452e2794b0_165, v0x56452e2794b0_166;
v0x56452e2794b0_167 .array/port v0x56452e2794b0, 167;
v0x56452e2794b0_168 .array/port v0x56452e2794b0, 168;
v0x56452e2794b0_169 .array/port v0x56452e2794b0, 169;
v0x56452e2794b0_170 .array/port v0x56452e2794b0, 170;
E_0x56452e2788a0/42 .event anyedge, v0x56452e2794b0_167, v0x56452e2794b0_168, v0x56452e2794b0_169, v0x56452e2794b0_170;
v0x56452e2794b0_171 .array/port v0x56452e2794b0, 171;
v0x56452e2794b0_172 .array/port v0x56452e2794b0, 172;
v0x56452e2794b0_173 .array/port v0x56452e2794b0, 173;
v0x56452e2794b0_174 .array/port v0x56452e2794b0, 174;
E_0x56452e2788a0/43 .event anyedge, v0x56452e2794b0_171, v0x56452e2794b0_172, v0x56452e2794b0_173, v0x56452e2794b0_174;
v0x56452e2794b0_175 .array/port v0x56452e2794b0, 175;
v0x56452e2794b0_176 .array/port v0x56452e2794b0, 176;
v0x56452e2794b0_177 .array/port v0x56452e2794b0, 177;
v0x56452e2794b0_178 .array/port v0x56452e2794b0, 178;
E_0x56452e2788a0/44 .event anyedge, v0x56452e2794b0_175, v0x56452e2794b0_176, v0x56452e2794b0_177, v0x56452e2794b0_178;
v0x56452e2794b0_179 .array/port v0x56452e2794b0, 179;
v0x56452e2794b0_180 .array/port v0x56452e2794b0, 180;
v0x56452e2794b0_181 .array/port v0x56452e2794b0, 181;
v0x56452e2794b0_182 .array/port v0x56452e2794b0, 182;
E_0x56452e2788a0/45 .event anyedge, v0x56452e2794b0_179, v0x56452e2794b0_180, v0x56452e2794b0_181, v0x56452e2794b0_182;
v0x56452e2794b0_183 .array/port v0x56452e2794b0, 183;
v0x56452e2794b0_184 .array/port v0x56452e2794b0, 184;
v0x56452e2794b0_185 .array/port v0x56452e2794b0, 185;
v0x56452e2794b0_186 .array/port v0x56452e2794b0, 186;
E_0x56452e2788a0/46 .event anyedge, v0x56452e2794b0_183, v0x56452e2794b0_184, v0x56452e2794b0_185, v0x56452e2794b0_186;
v0x56452e2794b0_187 .array/port v0x56452e2794b0, 187;
v0x56452e2794b0_188 .array/port v0x56452e2794b0, 188;
v0x56452e2794b0_189 .array/port v0x56452e2794b0, 189;
v0x56452e2794b0_190 .array/port v0x56452e2794b0, 190;
E_0x56452e2788a0/47 .event anyedge, v0x56452e2794b0_187, v0x56452e2794b0_188, v0x56452e2794b0_189, v0x56452e2794b0_190;
v0x56452e2794b0_191 .array/port v0x56452e2794b0, 191;
v0x56452e2794b0_192 .array/port v0x56452e2794b0, 192;
v0x56452e2794b0_193 .array/port v0x56452e2794b0, 193;
v0x56452e2794b0_194 .array/port v0x56452e2794b0, 194;
E_0x56452e2788a0/48 .event anyedge, v0x56452e2794b0_191, v0x56452e2794b0_192, v0x56452e2794b0_193, v0x56452e2794b0_194;
v0x56452e2794b0_195 .array/port v0x56452e2794b0, 195;
v0x56452e2794b0_196 .array/port v0x56452e2794b0, 196;
v0x56452e2794b0_197 .array/port v0x56452e2794b0, 197;
v0x56452e2794b0_198 .array/port v0x56452e2794b0, 198;
E_0x56452e2788a0/49 .event anyedge, v0x56452e2794b0_195, v0x56452e2794b0_196, v0x56452e2794b0_197, v0x56452e2794b0_198;
v0x56452e2794b0_199 .array/port v0x56452e2794b0, 199;
v0x56452e2794b0_200 .array/port v0x56452e2794b0, 200;
v0x56452e2794b0_201 .array/port v0x56452e2794b0, 201;
v0x56452e2794b0_202 .array/port v0x56452e2794b0, 202;
E_0x56452e2788a0/50 .event anyedge, v0x56452e2794b0_199, v0x56452e2794b0_200, v0x56452e2794b0_201, v0x56452e2794b0_202;
v0x56452e2794b0_203 .array/port v0x56452e2794b0, 203;
v0x56452e2794b0_204 .array/port v0x56452e2794b0, 204;
v0x56452e2794b0_205 .array/port v0x56452e2794b0, 205;
v0x56452e2794b0_206 .array/port v0x56452e2794b0, 206;
E_0x56452e2788a0/51 .event anyedge, v0x56452e2794b0_203, v0x56452e2794b0_204, v0x56452e2794b0_205, v0x56452e2794b0_206;
v0x56452e2794b0_207 .array/port v0x56452e2794b0, 207;
v0x56452e2794b0_208 .array/port v0x56452e2794b0, 208;
v0x56452e2794b0_209 .array/port v0x56452e2794b0, 209;
v0x56452e2794b0_210 .array/port v0x56452e2794b0, 210;
E_0x56452e2788a0/52 .event anyedge, v0x56452e2794b0_207, v0x56452e2794b0_208, v0x56452e2794b0_209, v0x56452e2794b0_210;
v0x56452e2794b0_211 .array/port v0x56452e2794b0, 211;
v0x56452e2794b0_212 .array/port v0x56452e2794b0, 212;
v0x56452e2794b0_213 .array/port v0x56452e2794b0, 213;
v0x56452e2794b0_214 .array/port v0x56452e2794b0, 214;
E_0x56452e2788a0/53 .event anyedge, v0x56452e2794b0_211, v0x56452e2794b0_212, v0x56452e2794b0_213, v0x56452e2794b0_214;
v0x56452e2794b0_215 .array/port v0x56452e2794b0, 215;
v0x56452e2794b0_216 .array/port v0x56452e2794b0, 216;
v0x56452e2794b0_217 .array/port v0x56452e2794b0, 217;
v0x56452e2794b0_218 .array/port v0x56452e2794b0, 218;
E_0x56452e2788a0/54 .event anyedge, v0x56452e2794b0_215, v0x56452e2794b0_216, v0x56452e2794b0_217, v0x56452e2794b0_218;
v0x56452e2794b0_219 .array/port v0x56452e2794b0, 219;
v0x56452e2794b0_220 .array/port v0x56452e2794b0, 220;
v0x56452e2794b0_221 .array/port v0x56452e2794b0, 221;
v0x56452e2794b0_222 .array/port v0x56452e2794b0, 222;
E_0x56452e2788a0/55 .event anyedge, v0x56452e2794b0_219, v0x56452e2794b0_220, v0x56452e2794b0_221, v0x56452e2794b0_222;
v0x56452e2794b0_223 .array/port v0x56452e2794b0, 223;
v0x56452e2794b0_224 .array/port v0x56452e2794b0, 224;
v0x56452e2794b0_225 .array/port v0x56452e2794b0, 225;
v0x56452e2794b0_226 .array/port v0x56452e2794b0, 226;
E_0x56452e2788a0/56 .event anyedge, v0x56452e2794b0_223, v0x56452e2794b0_224, v0x56452e2794b0_225, v0x56452e2794b0_226;
v0x56452e2794b0_227 .array/port v0x56452e2794b0, 227;
v0x56452e2794b0_228 .array/port v0x56452e2794b0, 228;
v0x56452e2794b0_229 .array/port v0x56452e2794b0, 229;
v0x56452e2794b0_230 .array/port v0x56452e2794b0, 230;
E_0x56452e2788a0/57 .event anyedge, v0x56452e2794b0_227, v0x56452e2794b0_228, v0x56452e2794b0_229, v0x56452e2794b0_230;
v0x56452e2794b0_231 .array/port v0x56452e2794b0, 231;
v0x56452e2794b0_232 .array/port v0x56452e2794b0, 232;
v0x56452e2794b0_233 .array/port v0x56452e2794b0, 233;
v0x56452e2794b0_234 .array/port v0x56452e2794b0, 234;
E_0x56452e2788a0/58 .event anyedge, v0x56452e2794b0_231, v0x56452e2794b0_232, v0x56452e2794b0_233, v0x56452e2794b0_234;
v0x56452e2794b0_235 .array/port v0x56452e2794b0, 235;
v0x56452e2794b0_236 .array/port v0x56452e2794b0, 236;
v0x56452e2794b0_237 .array/port v0x56452e2794b0, 237;
v0x56452e2794b0_238 .array/port v0x56452e2794b0, 238;
E_0x56452e2788a0/59 .event anyedge, v0x56452e2794b0_235, v0x56452e2794b0_236, v0x56452e2794b0_237, v0x56452e2794b0_238;
v0x56452e2794b0_239 .array/port v0x56452e2794b0, 239;
v0x56452e2794b0_240 .array/port v0x56452e2794b0, 240;
v0x56452e2794b0_241 .array/port v0x56452e2794b0, 241;
v0x56452e2794b0_242 .array/port v0x56452e2794b0, 242;
E_0x56452e2788a0/60 .event anyedge, v0x56452e2794b0_239, v0x56452e2794b0_240, v0x56452e2794b0_241, v0x56452e2794b0_242;
v0x56452e2794b0_243 .array/port v0x56452e2794b0, 243;
v0x56452e2794b0_244 .array/port v0x56452e2794b0, 244;
v0x56452e2794b0_245 .array/port v0x56452e2794b0, 245;
v0x56452e2794b0_246 .array/port v0x56452e2794b0, 246;
E_0x56452e2788a0/61 .event anyedge, v0x56452e2794b0_243, v0x56452e2794b0_244, v0x56452e2794b0_245, v0x56452e2794b0_246;
v0x56452e2794b0_247 .array/port v0x56452e2794b0, 247;
v0x56452e2794b0_248 .array/port v0x56452e2794b0, 248;
v0x56452e2794b0_249 .array/port v0x56452e2794b0, 249;
v0x56452e2794b0_250 .array/port v0x56452e2794b0, 250;
E_0x56452e2788a0/62 .event anyedge, v0x56452e2794b0_247, v0x56452e2794b0_248, v0x56452e2794b0_249, v0x56452e2794b0_250;
v0x56452e2794b0_251 .array/port v0x56452e2794b0, 251;
v0x56452e2794b0_252 .array/port v0x56452e2794b0, 252;
v0x56452e2794b0_253 .array/port v0x56452e2794b0, 253;
v0x56452e2794b0_254 .array/port v0x56452e2794b0, 254;
E_0x56452e2788a0/63 .event anyedge, v0x56452e2794b0_251, v0x56452e2794b0_252, v0x56452e2794b0_253, v0x56452e2794b0_254;
v0x56452e2794b0_255 .array/port v0x56452e2794b0, 255;
E_0x56452e2788a0/64 .event anyedge, v0x56452e2794b0_255;
E_0x56452e2788a0 .event/or E_0x56452e2788a0/0, E_0x56452e2788a0/1, E_0x56452e2788a0/2, E_0x56452e2788a0/3, E_0x56452e2788a0/4, E_0x56452e2788a0/5, E_0x56452e2788a0/6, E_0x56452e2788a0/7, E_0x56452e2788a0/8, E_0x56452e2788a0/9, E_0x56452e2788a0/10, E_0x56452e2788a0/11, E_0x56452e2788a0/12, E_0x56452e2788a0/13, E_0x56452e2788a0/14, E_0x56452e2788a0/15, E_0x56452e2788a0/16, E_0x56452e2788a0/17, E_0x56452e2788a0/18, E_0x56452e2788a0/19, E_0x56452e2788a0/20, E_0x56452e2788a0/21, E_0x56452e2788a0/22, E_0x56452e2788a0/23, E_0x56452e2788a0/24, E_0x56452e2788a0/25, E_0x56452e2788a0/26, E_0x56452e2788a0/27, E_0x56452e2788a0/28, E_0x56452e2788a0/29, E_0x56452e2788a0/30, E_0x56452e2788a0/31, E_0x56452e2788a0/32, E_0x56452e2788a0/33, E_0x56452e2788a0/34, E_0x56452e2788a0/35, E_0x56452e2788a0/36, E_0x56452e2788a0/37, E_0x56452e2788a0/38, E_0x56452e2788a0/39, E_0x56452e2788a0/40, E_0x56452e2788a0/41, E_0x56452e2788a0/42, E_0x56452e2788a0/43, E_0x56452e2788a0/44, E_0x56452e2788a0/45, E_0x56452e2788a0/46, E_0x56452e2788a0/47, E_0x56452e2788a0/48, E_0x56452e2788a0/49, E_0x56452e2788a0/50, E_0x56452e2788a0/51, E_0x56452e2788a0/52, E_0x56452e2788a0/53, E_0x56452e2788a0/54, E_0x56452e2788a0/55, E_0x56452e2788a0/56, E_0x56452e2788a0/57, E_0x56452e2788a0/58, E_0x56452e2788a0/59, E_0x56452e2788a0/60, E_0x56452e2788a0/61, E_0x56452e2788a0/62, E_0x56452e2788a0/63, E_0x56452e2788a0/64;
S_0x56452e2790f0 .scope begin, "$unm_blk_66" "$unm_blk_66" 25 17, 25 17 0, S_0x56452e21d840;
 .timescale -9 -12;
v0x56452e2792d0_0 .var/i "i", 31 0;
S_0x56452e18c8b0 .scope module, "tb_idex" "tb_idex" 26 7;
 .timescale -9 -12;
v0x56452e27e3b0_0 .var "clk", 0 0;
v0x56452e27e470_0 .net "ex_alu_op", 2 0, v0x56452e27c350_0;  1 drivers
v0x56452e27e510_0 .net "ex_alu_src", 0 0, v0x56452e27c430_0;  1 drivers
v0x56452e27e5b0_0 .net "ex_branch", 0 0, v0x56452e27c4d0_0;  1 drivers
v0x56452e27e650_0 .net "ex_imm", 31 0, v0x56452e27c590_0;  1 drivers
v0x56452e27e6f0_0 .net "ex_jump", 0 0, v0x56452e27c6c0_0;  1 drivers
v0x56452e27e790_0 .net "ex_mem_to_reg", 0 0, v0x56452e27c780_0;  1 drivers
v0x56452e27e830_0 .net "ex_mem_write", 0 0, v0x56452e27c840_0;  1 drivers
v0x56452e27e900_0 .net "ex_pc", 31 0, v0x56452e27ca70_0;  1 drivers
v0x56452e27e9d0_0 .net "ex_rd", 5 0, v0x56452e27cb50_0;  1 drivers
v0x56452e27eaa0_0 .net "ex_reg_data1", 31 0, v0x56452e27cc30_0;  1 drivers
v0x56452e27eb70_0 .net "ex_reg_data2", 31 0, v0x56452e27cd10_0;  1 drivers
v0x56452e27ec40_0 .net "ex_reg_write", 0 0, v0x56452e27cdf0_0;  1 drivers
v0x56452e27ed10_0 .net "ex_rs", 5 0, v0x56452e27ceb0_0;  1 drivers
v0x56452e27ede0_0 .net "ex_rt", 5 0, v0x56452e27cf90_0;  1 drivers
v0x56452e27eeb0_0 .var "id_alu_op", 2 0;
v0x56452e27ef80_0 .var "id_alu_src", 0 0;
v0x56452e27f050_0 .var "id_branch", 0 0;
v0x56452e27f120_0 .var "id_imm", 31 0;
v0x56452e27f1f0_0 .var "id_jump", 0 0;
v0x56452e27f2c0_0 .var "id_mem_to_reg", 0 0;
v0x56452e27f390_0 .var "id_mem_write", 0 0;
v0x56452e27f460_0 .var "id_pc", 31 0;
v0x56452e27f530_0 .var "id_rd", 5 0;
v0x56452e27f600_0 .var "id_reg_data1", 31 0;
v0x56452e27f6d0_0 .var "id_reg_data2", 31 0;
v0x56452e27f7a0_0 .var "id_reg_write", 0 0;
v0x56452e27f870_0 .var "id_rs", 5 0;
v0x56452e27f940_0 .var "id_rt", 5 0;
v0x56452e27fa10_0 .var "rst", 0 0;
S_0x56452e27bd00 .scope module, "UUT" "idex" 26 22, 10 23 0, S_0x56452e18c8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56452e27c270_0 .net "clk", 0 0, v0x56452e27e3b0_0;  1 drivers
v0x56452e27c350_0 .var "ex_alu_op", 2 0;
v0x56452e27c430_0 .var "ex_alu_src", 0 0;
v0x56452e27c4d0_0 .var "ex_branch", 0 0;
v0x56452e27c590_0 .var "ex_imm", 31 0;
v0x56452e27c6c0_0 .var "ex_jump", 0 0;
v0x56452e27c780_0 .var "ex_mem_to_reg", 0 0;
v0x56452e27c840_0 .var "ex_mem_write", 0 0;
v0x56452e27c900_0 .var "ex_opcode", 3 0;
v0x56452e27ca70_0 .var "ex_pc", 31 0;
v0x56452e27cb50_0 .var "ex_rd", 5 0;
v0x56452e27cc30_0 .var "ex_reg_data1", 31 0;
v0x56452e27cd10_0 .var "ex_reg_data2", 31 0;
v0x56452e27cdf0_0 .var "ex_reg_write", 0 0;
v0x56452e27ceb0_0 .var "ex_rs", 5 0;
v0x56452e27cf90_0 .var "ex_rt", 5 0;
v0x56452e27d070_0 .net "id_alu_op", 2 0, v0x56452e27eeb0_0;  1 drivers
v0x56452e27d260_0 .net "id_alu_src", 0 0, v0x56452e27ef80_0;  1 drivers
v0x56452e27d320_0 .net "id_branch", 0 0, v0x56452e27f050_0;  1 drivers
v0x56452e27d3e0_0 .net "id_imm", 31 0, v0x56452e27f120_0;  1 drivers
v0x56452e27d4c0_0 .net "id_jump", 0 0, v0x56452e27f1f0_0;  1 drivers
v0x56452e27d580_0 .net "id_mem_to_reg", 0 0, v0x56452e27f2c0_0;  1 drivers
v0x56452e27d640_0 .net "id_mem_write", 0 0, v0x56452e27f390_0;  1 drivers
o0x7fccf23b7e88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56452e27d700_0 .net "id_opcode", 3 0, o0x7fccf23b7e88;  0 drivers
v0x56452e27d7e0_0 .net "id_pc", 31 0, v0x56452e27f460_0;  1 drivers
v0x56452e27d8c0_0 .net "id_rd", 5 0, v0x56452e27f530_0;  1 drivers
v0x56452e27d9a0_0 .net "id_reg_data1", 31 0, v0x56452e27f600_0;  1 drivers
v0x56452e27da80_0 .net "id_reg_data2", 31 0, v0x56452e27f6d0_0;  1 drivers
v0x56452e27db60_0 .net "id_reg_write", 0 0, v0x56452e27f7a0_0;  1 drivers
v0x56452e27dc20_0 .net "id_rs", 5 0, v0x56452e27f870_0;  1 drivers
v0x56452e27dd00_0 .net "id_rt", 5 0, v0x56452e27f940_0;  1 drivers
v0x56452e27dde0_0 .net "rst", 0 0, v0x56452e27fa10_0;  1 drivers
E_0x56452e27c1f0 .event posedge, v0x56452e27c270_0;
    .scope S_0x56452e24d2f0;
T_2 ;
    %wait E_0x56452e24d600;
    %load/vec4 v0x56452e24d830_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e24d660_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x56452e24d900_0;
    %inv;
    %store/vec4 v0x56452e24d660_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x56452e24d740_0;
    %store/vec4 v0x56452e24d660_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56452e24e5e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e24e970_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x56452e24e5e0;
T_4 ;
    %wait E_0x56452e0ac5f0;
    %load/vec4 v0x56452e24ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e24e970_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56452e24e880_0;
    %assign/vec4 v0x56452e24e970_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56452e249860;
T_5 ;
    %wait E_0x56452e249b90;
    %load/vec4 v0x56452e24a400_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x56452e24a400_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x56452e24a400_0;
    %load/vec4a v0x56452e24a6d0, 4;
    %store/vec4 v0x56452e24a5d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e24a5d0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56452e249860;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e24a510_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x56452e24a510_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56452e24a510_0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %load/vec4 v0x56452e24a510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e24a510_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e24a6d0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x56452e248f20;
T_7 ;
    %wait E_0x56452e2491e0;
    %load/vec4 v0x56452e249320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e2494d0_0, 0;
    %load/vec4 v0x56452e249590_0;
    %assign/vec4 v0x56452e2496c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56452e2493e0_0;
    %assign/vec4 v0x56452e2494d0_0, 0;
    %load/vec4 v0x56452e249590_0;
    %assign/vec4 v0x56452e2496c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56452e2439d0;
T_8 ;
    %wait E_0x56452e2444b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e244890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e244980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e2445f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e2446c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e2447c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %load/vec4 v0x56452e244a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2445f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2445f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2445f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e244af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2445f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e244510_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2447c0_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2446c0_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2446c0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56452e2450f0;
T_9 ;
    %wait E_0x56452e245300;
    %load/vec4 v0x56452e2472c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e246240_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x56452e246240_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56452e246240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e2467f0, 0, 4;
    %load/vec4 v0x56452e246240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e246240_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56452e246730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x56452e2473b0_0;
    %load/vec4 v0x56452e247490_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e2467f0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x56452e247490_0, v0x56452e2473b0_0, $time, v0x56452e246730_0, v0x56452e246480_0, v0x56452e246650_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56452e244c50;
T_10 ;
    %wait E_0x56452e244e40;
    %load/vec4 v0x56452e244fd0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x56452e244fd0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56452e244ec0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56452e244fd0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56452e244ec0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56452e243500;
T_11 ;
    %wait E_0x56452e243950;
    %load/vec4 v0x56452e248740_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x56452e2484d0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x56452e2484d0_0, v0x56452e248800_0, S<0,vec4,s10>, &PV<v0x56452e2484d0_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56452e243500;
T_12 ;
    %wait E_0x56452e0ac5f0;
    %load/vec4 v0x56452e248980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x56452e247a80_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x56452e248680_0, v0x56452e2484d0_0, v0x56452e248740_0, v0x56452e2488c0_0, v0x56452e248a20_0, v0x56452e248800_0, S<0,vec4,s32>, v0x56452e247a80_0, v0x56452e247da0_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56452e241070;
T_13 ;
    %wait E_0x56452e0ac5f0;
    %load/vec4 v0x56452e242f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e241c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e241e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e241ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e2418d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e241d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e242070_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e242140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e241fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e241aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e241b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e241740_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56452e241650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e241830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e2419e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56452e242940_0;
    %assign/vec4 v0x56452e241c80_0, 0;
    %load/vec4 v0x56452e242b00_0;
    %assign/vec4 v0x56452e241e00_0, 0;
    %load/vec4 v0x56452e242be0_0;
    %assign/vec4 v0x56452e241ed0_0, 0;
    %load/vec4 v0x56452e242540_0;
    %assign/vec4 v0x56452e2418d0_0, 0;
    %load/vec4 v0x56452e242a20_0;
    %assign/vec4 v0x56452e241d40_0, 0;
    %load/vec4 v0x56452e242d80_0;
    %assign/vec4 v0x56452e242070_0, 0;
    %load/vec4 v0x56452e242e60_0;
    %assign/vec4 v0x56452e242140_0, 0;
    %load/vec4 v0x56452e242cc0_0;
    %assign/vec4 v0x56452e241fa0_0, 0;
    %load/vec4 v0x56452e2426e0_0;
    %assign/vec4 v0x56452e241aa0_0, 0;
    %load/vec4 v0x56452e2427a0_0;
    %assign/vec4 v0x56452e241b40_0, 0;
    %load/vec4 v0x56452e2423c0_0;
    %assign/vec4 v0x56452e241740_0, 0;
    %load/vec4 v0x56452e242210_0;
    %assign/vec4 v0x56452e241650_0, 0;
    %load/vec4 v0x56452e242480_0;
    %assign/vec4 v0x56452e241830_0, 0;
    %load/vec4 v0x56452e242620_0;
    %assign/vec4 v0x56452e2419e0_0, 0;
    %load/vec4 v0x56452e242860_0;
    %assign/vec4 v0x56452e241be0_0, 0;
    %load/vec4 v0x56452e242540_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56452e242940_0, v0x56452e242a20_0, v0x56452e242d80_0, v0x56452e242e60_0, S<0,vec4,s32>, v0x56452e242540_0, v0x56452e242860_0, v0x56452e242cc0_0, v0x56452e2426e0_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56452e202900;
T_14 ;
    %wait E_0x56452e087a00;
    %load/vec4 v0x56452e1df320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e23b440_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x56452e1fdfd0_0;
    %load/vec4 v0x56452e199180_0;
    %add;
    %store/vec4 v0x56452e23b440_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x56452e1fdfd0_0;
    %load/vec4 v0x56452e199180_0;
    %sub;
    %store/vec4 v0x56452e23b440_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x56452e1fdfd0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56452e23b440_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x56452e1fdfd0_0;
    %store/vec4 v0x56452e23b440_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56452e206940;
T_15 ;
    %wait E_0x56452e0ac180;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x56452e23cd90_0, v0x56452e23cbf0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56452e23d2d0;
T_16 ;
    %wait E_0x56452e0ac5f0;
    %load/vec4 v0x56452e23df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e23e000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e23e0e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e23e420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e23e5c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56452e23e340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e23e6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e23e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e23e500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e23e1c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56452e23d7c0_0;
    %assign/vec4 v0x56452e23e000_0, 0;
    %load/vec4 v0x56452e23d8b0_0;
    %assign/vec4 v0x56452e23e0e0_0, 0;
    %load/vec4 v0x56452e23dc20_0;
    %assign/vec4 v0x56452e23e420_0, 0;
    %load/vec4 v0x56452e23ddc0_0;
    %assign/vec4 v0x56452e23e5c0_0, 0;
    %load/vec4 v0x56452e23db40_0;
    %assign/vec4 v0x56452e23e340_0, 0;
    %load/vec4 v0x56452e23dea0_0;
    %assign/vec4 v0x56452e23e6a0_0, 0;
    %load/vec4 v0x56452e23da50_0;
    %assign/vec4 v0x56452e23e280_0, 0;
    %load/vec4 v0x56452e23dd00_0;
    %assign/vec4 v0x56452e23e500_0, 0;
    %load/vec4 v0x56452e23d9b0_0;
    %assign/vec4 v0x56452e23e1c0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x56452e23d7c0_0, v0x56452e23d8b0_0, v0x56452e23dc20_0, v0x56452e23ddc0_0, v0x56452e23db40_0, v0x56452e23dd00_0, v0x56452e23d9b0_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56452e24ff30;
T_17 ;
    %wait E_0x56452e250310;
    %load/vec4 v0x56452e250b60_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x56452e250b60_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x56452e250b60_0;
    %load/vec4a v0x56452e250df0, 4;
    %store/vec4 v0x56452e253800_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e253800_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56452e24ff30;
T_18 ;
    %wait E_0x56452e250290;
    %load/vec4 v0x56452e2536c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x56452e250b60_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x56452e250b60_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56452e2538e0_0;
    %ix/getv 3, v0x56452e250b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e250df0, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56452e24ff30;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e250d50_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x56452e250d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56452e250d50_0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %load/vec4 v0x56452e250d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e250d50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e250df0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x56452e24fad0;
T_20 ;
    %wait E_0x56452e0ac5f0;
    %load/vec4 v0x56452e253d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x56452e253bf0_0, v0x56452e254260_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56452e26c2f0;
T_21 ;
    %wait E_0x56452e26c670;
    %load/vec4 v0x56452e26c8a0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e26c6d0_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x56452e26c970_0;
    %inv;
    %store/vec4 v0x56452e26c6d0_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x56452e26c7b0_0;
    %store/vec4 v0x56452e26c6d0_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56452e26d6c0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e26dac0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x56452e26d6c0;
T_23 ;
    %wait E_0x56452e2598b0;
    %load/vec4 v0x56452e26db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e26dac0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56452e26d9d0_0;
    %assign/vec4 v0x56452e26dac0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56452e268940;
T_24 ;
    %wait E_0x56452e268c70;
    %load/vec4 v0x56452e2694e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x56452e2694e0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x56452e2694e0_0;
    %load/vec4a v0x56452e2696c0, 4;
    %store/vec4 v0x56452e2695f0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e2695f0_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x56452e268940;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2696c0, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2696c0, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2696c0, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2696c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2696c0, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x56452e2696c0, 0>, &A<v0x56452e2696c0, 1>, &A<v0x56452e2696c0, 2>, &A<v0x56452e2696c0, 3>, &A<v0x56452e2696c0, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x56452e268000;
T_26 ;
    %wait E_0x56452e2682c0;
    %load/vec4 v0x56452e268400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e2685b0_0, 0;
    %load/vec4 v0x56452e268670_0;
    %assign/vec4 v0x56452e2687a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56452e2684c0_0;
    %assign/vec4 v0x56452e2685b0_0, 0;
    %load/vec4 v0x56452e268670_0;
    %assign/vec4 v0x56452e2687a0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56452e262a60;
T_27 ;
    %wait E_0x56452e263540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e263860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e263950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e263680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e263720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e2637c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %load/vec4 v0x56452e263a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e2635a0_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e2637c0_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263720_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e263720_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x56452e2640c0;
T_28 ;
    %wait E_0x56452e2642d0;
    %load/vec4 v0x56452e266290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e265210_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x56452e265210_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56452e265210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e2657c0, 0, 4;
    %load/vec4 v0x56452e265210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e265210_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x56452e265700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x56452e266380_0;
    %load/vec4 v0x56452e266460_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e2657c0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x56452e266460_0, v0x56452e266380_0, $time, v0x56452e265700_0, v0x56452e265450_0, v0x56452e265620_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56452e263c20;
T_29 ;
    %wait E_0x56452e263e10;
    %load/vec4 v0x56452e263fa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x56452e263fa0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56452e263e90_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56452e263fa0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56452e263e90_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x56452e262590;
T_30 ;
    %wait E_0x56452e2629e0;
    %load/vec4 v0x56452e267730_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x56452e2674c0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x56452e2674c0_0, v0x56452e2677f0_0, S<0,vec4,s10>, &PV<v0x56452e2674c0_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x56452e262590;
T_31 ;
    %wait E_0x56452e2598b0;
    %load/vec4 v0x56452e267970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x56452e266ab0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x56452e267670_0, v0x56452e2674c0_0, v0x56452e267730_0, v0x56452e2678b0_0, v0x56452e267a10_0, v0x56452e2677f0_0, S<0,vec4,s32>, v0x56452e266ab0_0, v0x56452e266dd0_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56452e260170;
T_32 ;
    %wait E_0x56452e2598b0;
    %load/vec4 v0x56452e262000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e260d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e260f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e260fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e2609a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e260e80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e261120_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e2611c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e261080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e260b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e260c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e260810_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56452e260720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e260900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e260ab0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x56452e261a00_0;
    %assign/vec4 v0x56452e260d70_0, 0;
    %load/vec4 v0x56452e261bc0_0;
    %assign/vec4 v0x56452e260f40_0, 0;
    %load/vec4 v0x56452e261ca0_0;
    %assign/vec4 v0x56452e260fe0_0, 0;
    %load/vec4 v0x56452e261600_0;
    %assign/vec4 v0x56452e2609a0_0, 0;
    %load/vec4 v0x56452e261ae0_0;
    %assign/vec4 v0x56452e260e80_0, 0;
    %load/vec4 v0x56452e261e40_0;
    %assign/vec4 v0x56452e261120_0, 0;
    %load/vec4 v0x56452e261f20_0;
    %assign/vec4 v0x56452e2611c0_0, 0;
    %load/vec4 v0x56452e261d80_0;
    %assign/vec4 v0x56452e261080_0, 0;
    %load/vec4 v0x56452e2617a0_0;
    %assign/vec4 v0x56452e260b70_0, 0;
    %load/vec4 v0x56452e261860_0;
    %assign/vec4 v0x56452e260c10_0, 0;
    %load/vec4 v0x56452e261480_0;
    %assign/vec4 v0x56452e260810_0, 0;
    %load/vec4 v0x56452e2612b0_0;
    %assign/vec4 v0x56452e260720_0, 0;
    %load/vec4 v0x56452e261540_0;
    %assign/vec4 v0x56452e260900_0, 0;
    %load/vec4 v0x56452e2616e0_0;
    %assign/vec4 v0x56452e260ab0_0, 0;
    %load/vec4 v0x56452e261920_0;
    %assign/vec4 v0x56452e260cb0_0, 0;
    %load/vec4 v0x56452e261600_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56452e261a00_0, v0x56452e261ae0_0, v0x56452e261e40_0, v0x56452e261f20_0, S<0,vec4,s32>, v0x56452e261600_0, v0x56452e261920_0, v0x56452e261d80_0, v0x56452e2617a0_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56452e2596b0;
T_33 ;
    %wait E_0x56452e259990;
    %load/vec4 v0x56452e259bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e25a0e0_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x56452e259b10_0;
    %load/vec4 v0x56452e259cb0_0;
    %add;
    %store/vec4 v0x56452e25a0e0_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x56452e259b10_0;
    %load/vec4 v0x56452e259cb0_0;
    %sub;
    %store/vec4 v0x56452e25a0e0_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x56452e259b10_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56452e25a0e0_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x56452e259b10_0;
    %store/vec4 v0x56452e25a0e0_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x56452e259390;
T_34 ;
    %wait E_0x56452e259650;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x56452e25ba70_0, v0x56452e25b8d0_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x56452e25bf60;
T_35 ;
    %wait E_0x56452e2598b0;
    %load/vec4 v0x56452e25cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e25cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e25ccd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e25d010_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e25d2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56452e25cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e25d3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e25ce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e25d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e25cdb0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x56452e25c450_0;
    %assign/vec4 v0x56452e25cbf0_0, 0;
    %load/vec4 v0x56452e25c510_0;
    %assign/vec4 v0x56452e25ccd0_0, 0;
    %load/vec4 v0x56452e25c830_0;
    %assign/vec4 v0x56452e25d010_0, 0;
    %load/vec4 v0x56452e25c9b0_0;
    %assign/vec4 v0x56452e25d2c0_0, 0;
    %load/vec4 v0x56452e25c790_0;
    %assign/vec4 v0x56452e25cf30_0, 0;
    %load/vec4 v0x56452e25ca90_0;
    %assign/vec4 v0x56452e25d3a0_0, 0;
    %load/vec4 v0x56452e25c650_0;
    %assign/vec4 v0x56452e25ce70_0, 0;
    %load/vec4 v0x56452e25c8f0_0;
    %assign/vec4 v0x56452e25d200_0, 0;
    %load/vec4 v0x56452e25c5b0_0;
    %assign/vec4 v0x56452e25cdb0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x56452e25c450_0, v0x56452e25c510_0, v0x56452e25c830_0, v0x56452e25c9b0_0, v0x56452e25c790_0, v0x56452e25c8f0_0, v0x56452e25c5b0_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x56452e26f080;
T_36 ;
    %wait E_0x56452e26f460;
    %load/vec4 v0x56452e26fcb0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x56452e26fcb0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x56452e26fcb0_0;
    %load/vec4a v0x56452e26ff40, 4;
    %store/vec4 v0x56452e272900_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e272900_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x56452e26f080;
T_37 ;
    %wait E_0x56452e26f3e0;
    %load/vec4 v0x56452e272810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x56452e26fcb0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x56452e26fcb0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x56452e2729c0_0;
    %ix/getv 3, v0x56452e26fcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56452e26ff40, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56452e26f080;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e26fea0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x56452e26fea0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56452e26fea0_0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %load/vec4 v0x56452e26fea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e26fea0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e26ff40, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x56452e26ec20;
T_39 ;
    %wait E_0x56452e2598b0;
    %load/vec4 v0x56452e272e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x56452e272d00_0, v0x56452e273390_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x56452e21d840;
T_40 ;
    %wait E_0x56452e2788a0;
    %load/vec4 v0x56452e279370_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x56452e279370_0;
    %load/vec4a v0x56452e2794b0, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x56452e279410_0, 0, 32;
    %load/vec4 v0x56452e279370_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x56452e279370_0, v0x56452e279370_0, &A<v0x56452e2794b0, v0x56452e279370_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x56452e21d840;
T_41 ;
    %fork t_1, S_0x56452e2790f0;
    %jmp t_0;
    .scope S_0x56452e2790f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56452e2792d0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x56452e2792d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56452e2792d0_0;
    %store/vec4a v0x56452e2794b0, 4, 0;
    %load/vec4 v0x56452e2792d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56452e2792d0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2794b0, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56452e2794b0, 4, 0;
    %end;
    .scope S_0x56452e21d840;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x56452e27bd00;
T_42 ;
    %wait E_0x56452e27c1f0;
    %load/vec4 v0x56452e27dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e27ca70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e27cc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e27cd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56452e27c590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e27cb50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e27ceb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56452e27cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27cdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27c780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27c430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56452e27c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27c4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56452e27c6c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x56452e27d7e0_0;
    %assign/vec4 v0x56452e27ca70_0, 0;
    %load/vec4 v0x56452e27d9a0_0;
    %assign/vec4 v0x56452e27cc30_0, 0;
    %load/vec4 v0x56452e27da80_0;
    %assign/vec4 v0x56452e27cd10_0, 0;
    %load/vec4 v0x56452e27d3e0_0;
    %assign/vec4 v0x56452e27c590_0, 0;
    %load/vec4 v0x56452e27d8c0_0;
    %assign/vec4 v0x56452e27cb50_0, 0;
    %load/vec4 v0x56452e27dc20_0;
    %assign/vec4 v0x56452e27ceb0_0, 0;
    %load/vec4 v0x56452e27dd00_0;
    %assign/vec4 v0x56452e27cf90_0, 0;
    %load/vec4 v0x56452e27db60_0;
    %assign/vec4 v0x56452e27cdf0_0, 0;
    %load/vec4 v0x56452e27d580_0;
    %assign/vec4 v0x56452e27c780_0, 0;
    %load/vec4 v0x56452e27d640_0;
    %assign/vec4 v0x56452e27c840_0, 0;
    %load/vec4 v0x56452e27d260_0;
    %assign/vec4 v0x56452e27c430_0, 0;
    %load/vec4 v0x56452e27d070_0;
    %assign/vec4 v0x56452e27c350_0, 0;
    %load/vec4 v0x56452e27d320_0;
    %assign/vec4 v0x56452e27c4d0_0, 0;
    %load/vec4 v0x56452e27d4c0_0;
    %assign/vec4 v0x56452e27c6c0_0, 0;
    %load/vec4 v0x56452e27d700_0;
    %assign/vec4 v0x56452e27c900_0, 0;
    %load/vec4 v0x56452e27d3e0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56452e27d7e0_0, v0x56452e27d8c0_0, v0x56452e27dc20_0, v0x56452e27dd00_0, S<0,vec4,s32>, v0x56452e27d3e0_0, v0x56452e27d700_0, v0x56452e27db60_0, v0x56452e27d580_0 {1 0 0};
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x56452e18c8b0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27e3b0_0, 0, 1;
T_43.0 ;
    %delay 5000, 0;
    %load/vec4 v0x56452e27e3b0_0;
    %inv;
    %store/vec4 v0x56452e27e3b0_0, 0, 1;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0x56452e18c8b0;
T_44 ;
    %vpi_call/w 26 61 "$display", "========== ID/EX PIPELINE REGISTER TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27fa10_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x56452e27f460_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x56452e27f600_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x56452e27f6d0_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x56452e27f120_0, 0, 32;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x56452e27f530_0, 0, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x56452e27f870_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x56452e27f940_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27ef80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56452e27eeb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f1f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27fa10_0, 0, 1;
    %load/vec4 v0x56452e27e900_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.2, 4;
    %load/vec4 v0x56452e27e9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.2;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %vpi_call/w 26 82 "$display", "Test 1 - Reset: ex_pc=%d (Expected 0), ex_rd=%d (Expected 0) %s", v0x56452e27e900_0, v0x56452e27e9d0_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x56452e27c1f0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x56452e27f460_0, 0, 32;
    %pushi/vec4 1111, 0, 32;
    %store/vec4 v0x56452e27f600_0, 0, 32;
    %pushi/vec4 2222, 0, 32;
    %store/vec4 v0x56452e27f6d0_0, 0, 32;
    %pushi/vec4 333, 0, 32;
    %store/vec4 v0x56452e27f120_0, 0, 32;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x56452e27f530_0, 0, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x56452e27f870_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x56452e27f940_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27f2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27ef80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56452e27eeb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56452e27f1f0_0, 0, 1;
    %wait E_0x56452e27c1f0;
    %delay 5000, 0;
    %load/vec4 v0x56452e27e900_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.5, 4;
    %load/vec4 v0x56452e27e650_0;
    %pushi/vec4 333, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.5;
    %flag_set/vec4 8;
    %jmp/0 T_44.3, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.4, 8;
T_44.3 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.4, 8;
 ; End of false expr.
    %blend;
T_44.4;
    %vpi_call/w 26 104 "$display", "Test 2 - Capture data: ex_pc=%d (Expected 100), ex_imm=%d (Expected 333) %s", v0x56452e27e900_0, v0x56452e27e650_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x56452e27e9d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.9, 4;
    %load/vec4 v0x56452e27ed10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.8, 9;
    %load/vec4 v0x56452e27ede0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.8;
    %flag_set/vec4 8;
    %jmp/0 T_44.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.7, 8;
T_44.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.7, 8;
 ; End of false expr.
    %blend;
T_44.7;
    %vpi_call/w 26 108 "$display", "Test 3 - Indices: ex_rd=%d (Expected 5), ex_rs=%d (Expected 1), ex_rt=%d (Expected 2) %s", v0x56452e27e9d0_0, v0x56452e27ed10_0, v0x56452e27ede0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x56452e27eaa0_0;
    %cmpi/e 1111, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.12, 4;
    %load/vec4 v0x56452e27eb70_0;
    %pushi/vec4 2222, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.12;
    %flag_set/vec4 8;
    %jmp/0 T_44.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.11, 8;
T_44.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.11, 8;
 ; End of false expr.
    %blend;
T_44.11;
    %vpi_call/w 26 113 "$display", "Test 4 - Data: ex_reg_data1=%d (Expected 1111), ex_reg_data2=%d (Expected 2222) %s", v0x56452e27eaa0_0, v0x56452e27eb70_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x56452e27ec40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.17, 4;
    %load/vec4 v0x56452e27e790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_44.16, 10;
    %load/vec4 v0x56452e27e830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.15, 9;
    %load/vec4 v0x56452e27e510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.15;
    %flag_set/vec4 8;
    %jmp/0 T_44.13, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.14, 8;
T_44.13 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.14, 8;
 ; End of false expr.
    %blend;
T_44.14;
    %vpi_call/w 26 118 "$display", "Test 5 - Control: reg_write=%b, mem_to_reg=%b, mem_write=%b, alu_src=%b %s", v0x56452e27ec40_0, v0x56452e27e790_0, v0x56452e27e830_0, v0x56452e27e510_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x56452e27e470_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_44.21, 4;
    %load/vec4 v0x56452e27e5b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.20, 9;
    %load/vec4 v0x56452e27e6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.20;
    %flag_set/vec4 8;
    %jmp/0 T_44.18, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.19, 8;
T_44.18 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.19, 8;
 ; End of false expr.
    %blend;
T_44.19;
    %vpi_call/w 26 124 "$display", "Test 6 - ALU op=%b (Expected 000), branch=%b, jump=%b %s", v0x56452e27e470_0, v0x56452e27e5b0_0, v0x56452e27e6f0_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x56452e27c1f0;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x56452e27f460_0, 0, 32;
    %pushi/vec4 3333, 0, 32;
    %store/vec4 v0x56452e27f600_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56452e27eeb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56452e27f1f0_0, 0, 1;
    %wait E_0x56452e27c1f0;
    %delay 5000, 0;
    %load/vec4 v0x56452e27e900_0;
    %cmpi/e 200, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.24, 4;
    %load/vec4 v0x56452e27eaa0_0;
    %pushi/vec4 3333, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.24;
    %flag_set/vec4 8;
    %jmp/0 T_44.22, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.23, 8;
T_44.22 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.23, 8;
 ; End of false expr.
    %blend;
T_44.23;
    %vpi_call/w 26 138 "$display", "Test 7 - Update: ex_pc=%d (Expected 200), ex_reg_data1=%d (Expected 3333) %s", v0x56452e27e900_0, v0x56452e27eaa0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x56452e27e470_0;
    %cmpi/e 6, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_44.28, 4;
    %load/vec4 v0x56452e27e5b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.27, 9;
    %load/vec4 v0x56452e27e6f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.27;
    %flag_set/vec4 8;
    %jmp/0 T_44.25, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.26, 8;
T_44.25 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.26, 8;
 ; End of false expr.
    %blend;
T_44.26;
    %vpi_call/w 26 141 "$display", "Test 8 - Updated control: alu_op=%b (Expected 110), branch=%b, jump=%b %s", v0x56452e27e470_0, v0x56452e27e5b0_0, v0x56452e27e6f0_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 145 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 146 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_idex.v";
