{"sha": "10dc6e8cea9ca2bef33572e27a196d87e772546b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTBkYzZlOGNlYTljYTJiZWYzMzU3MmUyN2ExOTZkODdlNzcyNTQ2Yg==", "commit": {"author": {"name": "Steve Ellcey", "email": "sje@cup.hp.com", "date": "2005-10-05T18:06:37Z"}, "committer": {"name": "Steve Ellcey", "email": "sje@gcc.gnu.org", "date": "2005-10-05T18:06:37Z"}, "message": "vect.md (vec_initv2si): Fix typo of V2SF to V2SI.\n\n\t* vect.md (vec_initv2si): Fix typo of V2SF to V2SI.\n\tHandle big endian vs. small endian.\n\t(vec_initv2sf): Handle big endian vs. small endian.\n\t(*vec_extractv2sf_1): Ditto.\n\nFrom-SVN: r105008", "tree": {"sha": "af8fdfa66895c0fa5f4291d2edc6fbf822e97f41", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af8fdfa66895c0fa5f4291d2edc6fbf822e97f41"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/10dc6e8cea9ca2bef33572e27a196d87e772546b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10dc6e8cea9ca2bef33572e27a196d87e772546b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/10dc6e8cea9ca2bef33572e27a196d87e772546b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/10dc6e8cea9ca2bef33572e27a196d87e772546b/comments", "author": null, "committer": null, "parents": [{"sha": "9f85ecfe7faf2e502afc75d9ead39be80ad15f23", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9f85ecfe7faf2e502afc75d9ead39be80ad15f23", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9f85ecfe7faf2e502afc75d9ead39be80ad15f23"}], "stats": {"total": 29, "additions": 24, "deletions": 5}, "files": [{"sha": "c33853b3d27e14eab4d0314e98cb66bb17227c51", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10dc6e8cea9ca2bef33572e27a196d87e772546b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10dc6e8cea9ca2bef33572e27a196d87e772546b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=10dc6e8cea9ca2bef33572e27a196d87e772546b", "patch": "@@ -1,3 +1,10 @@\n+2005-10-05  Steve Ellcey  <sje@cup.hp.com>\n+\n+\t* vect.md (vec_initv2si): Fix typo of V2SF to V2SI.\n+\tHandle big endian vs. small endian.\n+\t(vec_initv2sf): Handle big endian vs. small endian.\n+\t(*vec_extractv2sf_1): Ditto.\n+\n 2005-10-05  Dale Johannesen  <dalej@apple.com>\n \n \t* convert.c (convert_to_real):  Don't convert"}, {"sha": "3d4669bc8bc21665745ceb41101dccd3cbd39997", "filename": "gcc/config/ia64/vect.md", "status": "modified", "additions": 17, "deletions": 5, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/10dc6e8cea9ca2bef33572e27a196d87e772546b/gcc%2Fconfig%2Fia64%2Fvect.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/10dc6e8cea9ca2bef33572e27a196d87e772546b/gcc%2Fconfig%2Fia64%2Fvect.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fia64%2Fvect.md?ref=10dc6e8cea9ca2bef33572e27a196d87e772546b", "patch": "@@ -791,7 +791,7 @@\n   [(set_attr \"itanium_class\" \"mmshf\")])\n \n (define_expand \"vec_initv2si\"\n-  [(match_operand:V2SF 0 \"gr_register_operand\" \"\")\n+  [(match_operand:V2SI 0 \"gr_register_operand\" \"\")\n    (match_operand 1 \"\" \"\")]\n   \"\"\n {\n@@ -801,7 +801,10 @@\n \n   if (GET_CODE (op1) == CONST_INT && GET_CODE (op2) == CONST_INT)\n     {\n-      x = gen_rtx_CONST_VECTOR (V2SImode, XVEC (operands[1], 0));\n+      rtvec v = rtvec_alloc (2);\n+      RTVEC_ELT (v, 0) = TARGET_BIG_ENDIAN ? op2 : op1;\n+      RTVEC_ELT (v, 1) = TARGET_BIG_ENDIAN ? op1 : op2;;\n+      x = gen_rtx_CONST_VECTOR (V2SImode, v);\n       emit_move_insn (operands[0], x);\n       DONE;\n     }\n@@ -811,7 +814,10 @@\n   if (!gr_reg_or_0_operand (op2, SImode))\n     op2 = force_reg (SImode, op2);\n \n-  x = gen_rtx_VEC_CONCAT (V2SImode, op1, op2);\n+  if (TARGET_BIG_ENDIAN)\n+    x = gen_rtx_VEC_CONCAT (V2SImode, op2, op1);\n+  else\n+    x = gen_rtx_VEC_CONCAT (V2SImode, op1, op2);\n   emit_insn (gen_rtx_SET (VOIDmode, operands[0], x));\n   DONE;\n })\n@@ -1149,7 +1155,10 @@\n   if (!fr_reg_or_fp01_operand (op2, SFmode))\n     op2 = force_reg (SFmode, op2);\n \n-  emit_insn (gen_fpack (operands[0], op1, op2));\n+  if (TARGET_BIG_ENDIAN)\n+    emit_insn (gen_fpack (operands[0], op2, op1));\n+  else\n+    emit_insn (gen_fpack (operands[0], op1, op2));\n   DONE;\n })\n \n@@ -1275,7 +1284,10 @@\n {\n   operands[0] = gen_rtx_REG (DImode, REGNO (operands[0]));\n   operands[1] = gen_rtx_REG (DImode, REGNO (operands[1]));\n-  emit_insn (gen_lshrdi3 (operands[0], operands[1], GEN_INT (32)));\n+  if (TARGET_BIG_ENDIAN)\n+    emit_move_insn (operands[0], operands[1]);\n+  else\n+    emit_insn (gen_lshrdi3 (operands[0], operands[1], GEN_INT (32)));\n   DONE;\n })\n "}]}