read -sv run_verilog_mid/adder_32b_8_99_c2701aa4e0626debc9231c83f1652da1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_99_c2701aa4e0626debc9231c83f1652da1_yosys.v
