{:input (genetic.crossover/dumb-crossover 1148915894 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 633800206 (genetic.mutation/change-constant-value 1972535358 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_15, wire2_15, wire3_15, \\wire8_:missing_14 , wire9_15, wire10_15);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire10_15;\n  wire wire10_15;\n  wire wire13_14;\n  wire wire13_15;\n  output wire1_15;\n  wire wire1_15;\n  output wire2_15;\n  wire wire2_15;\n  output wire3_15;\n  wire wire3_15;\n  wire wire4_15;\n  wire \\wire4_7_:missing ;\n  wire \\wire4_:missing_14 ;\n  wire wire5;\n  wire wire6_15;\n  wire \\wire6_:missing ;\n  wire \\wire7_:missing ;\n  input \\wire8_:missing_14 ;\n  wire \\wire8_:missing_14 ;\n  output wire9_15;\n  wire wire9_15;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_15;\n  assign \\wire7_:missing  = 4'h2 >> { \\wire4_7_:missing , \\wire4_7_:missing  };\n  assign wire13_15 = 2'h1 >> wire13_14;\n  assign wire13_14 = 4'h6 >> { \\wire8_:missing_14 , \\wire4_:missing_14  };\n  assign wire2_15 = 4'h8 >> { wire13_15, wire4_15 };\n  assign \\wire4_7_:missing  = 1'h1;\n  assign wire5 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/C1114810.v:3.1-39.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_15, wire2_15, wire3_15, \\wire8_:missing_14 , wire9_15, wire10_15);\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:7.10-7.19\" *)\n  output wire10_15;\n  wire wire10_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:9.8-9.17\" *)\n  wire wire13_14;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:10.8-10.17\" *)\n  wire wire13_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:11.10-11.18\" *)\n  output wire1_15;\n  wire wire1_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:13.10-13.18\" *)\n  output wire2_15;\n  wire wire2_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:15.10-15.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:17.8-17.16\" *)\n  wire wire4_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:18.8-18.25\" *)\n  wire \\wire4_7_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:19.8-19.26\" *)\n  wire \\wire4_:missing_14 ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:20.8-20.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:23.8-23.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:24.9-24.27\" *)\n  input \\wire8_:missing_14 ;\n  wire \\wire8_:missing_14 ;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:26.10-26.18\" *)\n  output wire9_15;\n  wire wire9_15;\n  (* src = \"/tmp/fuzzmount731121EF/C1114810.v:28.8-28.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_15 = 1'hx;\n  assign wire13_14 = 1'hx;\n  assign wire13_15 = 1'hx;\n  assign wire1_15 = 1'hx;\n  assign wire2_15 = 1'hx;\n  assign wire3_15 = 1'hx;\n  assign wire4_15 = 1'hx;\n  assign \\wire4_7_:missing  = 1'h1;\n  assign \\wire4_:missing_14  = 1'hx;\n  assign wire5 = 1'h1;\n  assign \\wire7_:missing  = 1'h0;\n  assign wire9_15 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a/src/top.v'.\nSBY 15:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] Copy '/tmp/fuzzmount731121EF/C1114810.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a/src/C1114810.v'.\nSBY 15:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] Copy '/tmp/fuzzmount731121EF/C1114810.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a/src/C1114810.post.v'.\nSBY 15:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: abc pdr\nSBY 15:11:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire9_15 is used but has no driver.\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire1_15 is used but has no driver.\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire10_15 is used but has no driver.\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire4_15 is used but has no driver.\nSBY 15:11:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: Warning: Wire presynth.\\wire4_:missing_14 is used but has no driver.\nSBY 15:11:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] base: finished (returncode=0)\nSBY 15:11:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire9_15 is used but has no driver.\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire1_15 is used but has no driver.\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire10_15 is used but has no driver.\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire4_15 is used but has no driver.\nSBY 15:11:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: Warning: Wire presynth.\\wire4_:missing_14 is used but has no driver.\nSBY 15:11:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] aig: finished (returncode=0)\nSBY 15:11:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: Warning: The network has no constraints.\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: finished (returncode=0)\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] engine_0: Status returned by engine: FAIL\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a'.\nSBY 15:11:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3n03910a] DONE (FAIL, rc=2)\n", :err ""}}}