{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525200092427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525200092434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 11:41:32 2018 " "Processing started: Tue May 01 11:41:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525200092434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200092434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200092435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525200092963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525200092964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.sv 1 1 " "Found 1 design units, including 1 entities, in source file part4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200104163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntfourbit.sv 2 2 " "Found 2 design units, including 2 entities, in source file cntfourbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntFourBit " "Found entity 1: cntFourBit" {  } { { "cntFourBit.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/cntFourBit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104166 ""} { "Info" "ISGN_ENTITY_NAME" "2 cntFourBit_testbench " "Found entity 2: cntFourBit_testbench" {  } { { "cntFourBit.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/cntFourBit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200104166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "hexDisplay.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/hexDisplay.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104168 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay_testbench " "Found entity 2: hexDisplay_testbench" {  } { { "hexDisplay.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/hexDisplay.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200104168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mhzclock.sv 2 2 " "Found 2 design units, including 2 entities, in source file mhzclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MHzCLock " "Found entity 1: MHzCLock" {  } { { "MHzCLock.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/MHzCLock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104170 ""} { "Info" "ISGN_ENTITY_NAME" "2 MHzCLock_testbench " "Found entity 2: MHzCLock_testbench" {  } { { "MHzCLock.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/MHzCLock.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525200104170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200104170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525200104219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MHzCLock MHzCLock:MHC " "Elaborating entity \"MHzCLock\" for hierarchy \"MHzCLock:MHC\"" {  } { { "Part4.sv" "MHC" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525200104222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntFourBit cntFourBit:FBC " "Elaborating entity \"cntFourBit\" for hierarchy \"cntFourBit:FBC\"" {  } { { "Part4.sv" "FBC" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525200104225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:HD " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:HD\"" {  } { { "Part4.sv" "HD" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525200104241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525200105025 "|Part4|HEX0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525200105025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525200105065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525200105271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525200105271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525200105319 "|Part4|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525200105319 "|Part4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW3/Part4/Part4.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525200105319 "|Part4|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525200105319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525200105319 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525200105319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525200105319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525200105338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 11:41:45 2018 " "Processing ended: Tue May 01 11:41:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525200105338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525200105338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525200105338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525200105338 ""}
