

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Sun Dec 18 11:16:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AInetwork
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.096 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23674|    23674|  0.237 ms|  0.237 ms|  23675|  23675|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |    23360|    23360|       292|          -|          -|    80|        no|
        | + prod   |      289|      289|         3|          1|          1|   288|       yes|
        |- loop1   |       82|       82|         4|          1|          1|    80|       yes|
        |- col     |      220|      220|        44|          -|          -|     5|        no|
        | + prod   |       41|       41|         3|          1|          1|    40|       yes|
        |- loop1   |        6|        6|         2|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    156|    -|
|Memory           |       53|    -|      48|      2|    -|
|Multiplexer      |        -|    -|       -|    331|    -|
|Register         |        -|    -|     506|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       53|    8|     554|   2217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_20s_24s_44_1_1_U2           |mul_20s_24s_44_1_1           |        0|   2|  0|  39|    0|
    |mul_20s_24s_44_1_1_U3           |mul_20s_24s_44_1_1           |        0|   2|  0|  39|    0|
    |mul_21s_24s_45_1_1_U4           |mul_21s_24s_45_1_1           |        0|   2|  0|  39|    0|
    |mul_21s_24s_45_1_1_U5           |mul_21s_24s_45_1_1           |        0|   2|  0|  39|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   8|  0| 156|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |           Memory           |          Module          | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |temp_output2_0_V_U          |temp_output2_0_V          |        0|  48|   2|    0|      5|   24|     1|          120|
    |temp_output_0_V_U           |temp_output_0_V           |        1|   0|   0|    0|     80|   24|     1|         1920|
    |weights_layer1_weights_V_U  |weights_layer1_weights_V  |       51|   0|   0|    0|  46080|   20|     1|       921600|
    |weights_layer2_weights_V_U  |weights_layer2_weights_V  |        1|   0|   0|    0|    400|   21|     1|         8400|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                       |                          |       53|  48|   2|    0|  46565|   89|     4|       932040|
    +----------------------------+--------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln10_fu_477_p2           |         +|   0|  0|   17|          10|           2|
    |add_ln1118_1_fu_514_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_2_fu_582_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_3_fu_588_p2       |         +|   0|  0|   18|          16|          16|
    |add_ln1118_4_fu_1080_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_5_fu_1086_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_6_fu_1143_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_7_fu_1149_p2      |         +|   0|  0|   18|           9|           9|
    |add_ln1118_fu_508_p2         |         +|   0|  0|   18|          16|          16|
    |add_ln26_fu_1031_p2          |         +|   0|  0|   10|           3|           1|
    |add_ln30_fu_1057_p2          |         +|   0|  0|   14|           7|           2|
    |add_ln48_fu_694_p2           |         +|   0|  0|   14|           7|           1|
    |add_ln65_fu_1250_p2          |         +|   0|  0|   10|           3|           1|
    |add_ln6_fu_451_p2            |         +|   0|  0|   14|           7|           1|
    |add_ln899_fu_849_p2          |         +|   0|  0|   31|          24|           7|
    |add_ln908_fu_875_p2          |         +|   0|  0|   39|          32|           7|
    |add_ln915_fu_969_p2          |         +|   0|  0|   18|          11|          11|
    |lsb_index_fu_775_p2          |         +|   0|  0|   39|          32|           7|
    |m_3_fu_928_p2                |         +|   0|  0|   71|          64|          64|
    |ret_V_1_fu_660_p2            |         +|   0|  0|   50|          43|          43|
    |ret_V_2_fu_1167_p2           |         +|   0|  0|   50|          43|          43|
    |ret_V_3_fu_1216_p2           |         +|   0|  0|   50|          43|          43|
    |ret_V_fu_606_p2              |         +|   0|  0|   50|          43|          43|
    |sum_V_11_fu_624_p2           |         +|   0|  0|   31|          24|          24|
    |sum_V_13_fu_1185_p2          |         +|   0|  0|   31|          24|          24|
    |sum_V_4_fu_688_p2            |         +|   0|  0|   31|          24|          24|
    |sum_V_9_fu_1244_p2           |         +|   0|  0|   31|          24|          24|
    |sub_ln894_fu_765_p2          |         -|   0|  0|   39|           5|          32|
    |sub_ln897_fu_801_p2          |         -|   0|  0|   12|           4|           5|
    |sub_ln909_fu_881_p2          |         -|   0|  0|   39|           6|          32|
    |sub_ln915_fu_964_p2          |         -|   0|  0|   18|           3|          11|
    |tmp_V_fu_725_p2              |         -|   0|  0|   31|           1|          24|
    |and_ln1506_fu_1025_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln896_fu_843_p2          |       and|   0|  0|    2|           1|           1|
    |p_Result_4_fu_817_p2         |       and|   0|  0|   24|          24|          24|
    |tobool34_i_i_i105_fu_887_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_471_p2          |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln1494_fu_1267_p2       |      icmp|   0|  0|   16|          24|          24|
    |icmp_ln1506_1_fu_1015_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1506_fu_1009_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln26_fu_1037_p2         |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln30_fu_1051_p2         |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln48_fu_700_p2          |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln65_fu_1256_p2         |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln6_fu_457_p2           |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln885_fu_711_p2         |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln896_fu_791_p2         |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln897_fu_823_p2         |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln908_fu_869_p2         |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln897_fu_811_p2         |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln908_fu_903_p2         |      lshr|   0|  0|  179|          64|          64|
    |a_fu_863_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln10_fu_524_p2            |        or|   0|  0|   10|          10|           1|
    |or_ln1506_fu_1021_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln30_fu_1096_p2           |        or|   0|  0|    7|           7|           1|
    |m_1_fu_918_p3                |    select|   0|  0|   56|           1|          64|
    |max_idx_1_fu_1285_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln67_fu_1273_p3       |    select|   0|  0|   24|           1|          24|
    |select_ln893_fu_956_p3       |    select|   0|  0|    9|           1|          10|
    |tmp_V_2_fu_731_p3            |    select|   0|  0|   24|           1|          24|
    |shl_ln909_fu_912_p2          |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1      |       xor|   0|  0|    2|           2|           1|
    |xor_ln899_fu_837_p2          |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1696|        1010|         992|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         12|    1|         12|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_415_p4  |   9|          2|    3|          6|
    |empty_24_reg_435              |   9|          2|   24|         48|
    |i_1_reg_411                   |   9|          2|    3|          6|
    |i_reg_365                     |   9|          2|    7|         14|
    |j_1_reg_376                   |   9|          2|    3|          6|
    |j_reg_330                     |   9|          2|    7|         14|
    |k_1_reg_387                   |   9|          2|    7|         14|
    |k_reg_341                     |   9|          2|   10|         20|
    |max_idx_reg_423               |   9|          2|   32|         64|
    |sum_V_10_reg_352              |   9|          2|   24|         48|
    |sum_V_12_reg_398              |   9|          2|   24|         48|
    |temp_output2_0_V_address0     |  20|          4|    3|         12|
    |temp_output2_0_V_d0           |  14|          3|   24|         72|
    |temp_output_0_V_address0      |  26|          5|    7|         35|
    |temp_output_0_V_address1      |  14|          3|    7|         21|
    |temp_output_0_V_d0            |  20|          4|   24|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 331|         69|  217|        552|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln26_reg_1436                  |   3|   0|    3|          0|
    |add_ln65_reg_1511                  |   3|   0|    3|          0|
    |add_ln6_reg_1293                   |   7|   0|    7|          0|
    |add_ln908_reg_1398                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |empty_24_reg_435                   |  24|   0|   24|          0|
    |i_1_reg_411                        |   3|   0|    3|          0|
    |i_reg_365                          |   7|   0|    7|          0|
    |icmp_ln10_reg_1313                 |   1|   0|    1|          0|
    |icmp_ln10_reg_1313_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln1506_1_reg_1428             |   1|   0|    1|          0|
    |icmp_ln1506_reg_1423               |   1|   0|    1|          0|
    |icmp_ln30_reg_1456                 |   1|   0|    1|          0|
    |icmp_ln30_reg_1456_pp2_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln65_reg_1516                 |   1|   0|    1|          0|
    |icmp_ln885_reg_1379                |   1|   0|    1|          0|
    |icmp_ln885_reg_1379_pp1_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln908_reg_1393                |   1|   0|    1|          0|
    |j_1_reg_376                        |   3|   0|    3|          0|
    |j_reg_330                          |   7|   0|    7|          0|
    |k_1_reg_387                        |   7|   0|    7|          0|
    |k_reg_341                          |  10|   0|   10|          0|
    |max_idx_reg_423                    |  32|   0|   32|          0|
    |or_ln10_reg_1332                   |   9|   0|   10|          1|
    |or_ln30_reg_1475                   |   6|   0|    7|          1|
    |p_Result_7_reg_1383                |   1|   0|    1|          0|
    |r_V_6_reg_1501                     |  24|   0|   24|          0|
    |sub_ln909_reg_1403                 |  32|   0|   32|          0|
    |sum_V_10_reg_352                   |  24|   0|   24|          0|
    |sum_V_12_reg_398                   |  24|   0|   24|          0|
    |temp_output_0_V_addr_1_reg_1373    |   7|   0|    7|          0|
    |tmp_14_reg_1491                    |   1|   0|    1|          0|
    |tmp_8_reg_1344                     |   1|   0|    1|          0|
    |tmp_V_2_reg_1388                   |  24|   0|   24|          0|
    |tobool34_i_i_i105_reg_1408         |   1|   0|    1|          0|
    |trunc_ln1192_2_reg_1486            |  43|   0|   43|          0|
    |trunc_ln1192_reg_1339              |  43|   0|   43|          0|
    |trunc_ln893_reg_1413               |  11|   0|   11|          0|
    |zext_ln26_1_reg_1450               |   3|   0|    9|          6|
    |zext_ln26_reg_1445                 |   3|   0|   64|         61|
    |zext_ln6_1_reg_1307                |   7|   0|   16|          9|
    |zext_ln6_reg_1302                  |   7|   0|   64|         57|
    |temp_output_0_V_addr_1_reg_1373    |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 506|  32|  584|        135|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_return           |  out|   32|  ap_ctrl_hs|  nn_inference|  return value|
|input_img_address0  |  out|   10|   ap_memory|     input_img|         array|
|input_img_ce0       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q0        |   in|   32|   ap_memory|     input_img|         array|
|input_img_address1  |  out|   10|   ap_memory|     input_img|         array|
|input_img_ce1       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q1        |   in|   32|   ap_memory|     input_img|         array|
+--------------------+-----+-----+------------+--------------+--------------+

