
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003540                       # Number of seconds simulated
sim_ticks                                  3540191556                       # Number of ticks simulated
final_tick                               533104571493                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 332080                       # Simulator instruction rate (inst/s)
host_op_rate                                   429700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296591                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945564                       # Number of bytes of host memory used
host_seconds                                 11936.29                       # Real time elapsed on the host
sim_insts                                  3963808669                       # Number of instructions simulated
sim_ops                                    5129022452                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       106624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       118144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       146176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        38912                       # Number of bytes read from this memory
system.physmem.bytes_read::total               416768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       298112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            298112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          923                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          304                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3256                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2329                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2329                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       397719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30118144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33372205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       470031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41290421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       578500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10991496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               117724703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       397719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       470031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       578500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1952437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84207873                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84207873                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84207873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       397719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30118144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33372205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       470031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41290421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       578500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10991496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              201932576                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8489669                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3111226                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554583                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203107                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251361                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203677                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17071377                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3111226                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518459                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085869                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        658423                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8403869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4740501     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366501      4.36%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318600      3.79%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342888      4.08%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297552      3.54%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155364      1.85%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101820      1.21%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271939      3.24%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808704     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8403869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366472                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.010841                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370993                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       615249                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482788                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55994                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878836                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507167                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          864                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20247181                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6330                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878836                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539862                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         266867                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73567                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366620                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278109                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19552465                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          507                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174252                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76834                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27157865                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91148405                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91148405                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10350884                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3338                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1741                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740809                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       306519                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18427474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777748                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6152421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18801540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8403869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986093     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786769     21.26%     56.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189284     14.15%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763883      9.09%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755168      8.99%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442364      5.26%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339466      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75262      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65580      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8403869                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108184     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21324     13.64%     82.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26817     17.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12144179     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200905      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580194     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850873      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777748                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740674                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156330                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38144024                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24583365                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934078                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26347                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709241                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227647                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878836                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         193739                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16795                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18430811                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938444                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007547                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          927                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14518878                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486431                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258868                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312757                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057811                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826326                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710182                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376107                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361373                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361144                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26138335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691629                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6191856                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205256                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7525033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2999422     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042282     27.14%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835987     11.11%     78.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428518      5.69%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367586      4.88%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180214      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199343      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101403      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370278      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7525033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370278                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25585938                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37742133                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  85800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848967                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848967                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177902                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177902                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65561753                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19688891                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18997368                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8489669                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3128520                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2730308                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199896                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546932                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492401                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226750                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6465                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3665911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17386215                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3128520                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719151                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3586068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981422                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        388721                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807398                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8421117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.381953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.179182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4835049     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          180089      2.14%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327980      3.89%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308403      3.66%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495167      5.88%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511537      6.07%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124796      1.48%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94448      1.12%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1543648     18.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8421117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047926                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3783359                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       375981                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3467876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779608                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345586                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          792                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19481834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1453                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779608                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3945877                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112565                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45711                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3317491                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       219864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18953029                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76479                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25214568                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86316062                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86316062                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16342885                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8871604                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2251                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           597236                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2882135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       235990                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17930646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15092971                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20310                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5427234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14958416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8421117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2900822     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1571077     18.66%     53.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1380639     16.39%     69.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842524     10.00%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875945     10.40%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516706      6.14%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230056      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61386      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41962      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8421117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60261     66.70%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19042     21.08%     87.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11038     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11861896     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120624      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1104      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2567224     17.01%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542123      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15092971                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777804                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90341                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005986                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38717708                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23360136                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14603744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15183312                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37149                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       831516                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156351                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779608                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54645                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5574                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17932854                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21806                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2882135                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638964                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224777                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14812079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2466642                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280890                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2995384                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2236715                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528742                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744718                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14620115                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14603744                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8979451                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22021344                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720178                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407761                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10935497                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12449189                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483713                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200219                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7641509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.316349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3485064     45.61%     45.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1639362     21.45%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       907420     11.87%     78.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311536      4.08%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298999      3.91%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125815      1.65%     88.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       327811      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95574      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449928      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7641509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10935497                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12449189                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2533229                       # Number of memory references committed
system.switch_cpus1.commit.loads              2050616                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1945857                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10875671                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449928                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25124483                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36646136                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  68552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10935497                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12449189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10935497                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776340                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776340                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.288095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.288095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68458192                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19176046                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20017902                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2204                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8489669                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3087037                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2508854                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212220                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1281813                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1200076                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324946                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9103                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3093431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17101442                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3087037                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1525022                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3759968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1133477                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        617042                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1515446                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8387103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4627135     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          330526      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266537      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          647215      7.72%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          175042      2.09%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225789      2.69%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163718      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           90784      1.08%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1860357     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8387103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363623                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014383                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3237506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       598802                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3613936                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24789                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        912061                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       527028                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4639                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20442457                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10739                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        912061                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3476511                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         133043                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       116176                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3394215                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       355089                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19712311                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2844                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146618                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          264                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27596324                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92008281                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92008281                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16885240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10711068                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4034                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2275                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           976261                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1840251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       934860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14675                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       263256                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18632392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14788019                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29249                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6454979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19725574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8387103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.763186                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.890089                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2913834     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1814841     21.64%     56.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1161588     13.85%     70.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875992     10.44%     80.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       759273      9.05%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390749      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       336307      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62805      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71714      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8387103                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86427     70.84%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17746     14.55%     85.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17828     14.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12318870     83.30%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209912      1.42%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1468747      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       788855      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14788019                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741884                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122002                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008250                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38114392                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25091329                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14407687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14910021                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54975                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729045                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239876                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        912061                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8424                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18636284                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1840251                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       934860                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2254                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245633                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14550537                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377649                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       237482                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2144829                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2052524                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            767180                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.713911                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14417582                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14407687                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9384516                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26496073                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697085                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354185                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9891675                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12147971                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6488410                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212215                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7475042                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625137                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2900266     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2075926     27.77%     66.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       844265     11.29%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       474659      6.35%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       386467      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       156542      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185341      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93694      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       357882      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7475042                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9891675                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12147971                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1806190                       # Number of memory references committed
system.switch_cpus2.commit.loads              1111206                       # Number of loads committed
system.switch_cpus2.commit.membars               1636                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1745299                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10945882                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247318                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       357882                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25753541                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38185406                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 102566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9891675                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12147971                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9891675                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858264                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858264                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.165143                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.165143                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65453735                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19912944                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18863601                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3272                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8489669                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3205044                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2616100                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215233                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1358441                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1260108                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331167                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9548                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3321888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17416573                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3205044                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1591275                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3774580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1120993                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        457113                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1617614                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8457585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4683005     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310213      3.67%     59.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461051      5.45%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321186      3.80%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224520      2.65%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219333      2.59%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134751      1.59%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284310      3.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1819216     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8457585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377523                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.051502                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3415659                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       481509                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3604039                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52548                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        903824                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       538645                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20863228                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        903824                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3608704                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51266                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       154104                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3459652                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280030                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20235824                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116112                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95593                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28387570                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94203824                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94203824                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17425239                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10962264                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1737                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           836143                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1857164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       947767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11223                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291085                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18848758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15040855                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30140                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6311384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19323421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8457585                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.778387                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916859                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3011537     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1692171     20.01%     55.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1231489     14.56%     70.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814530      9.63%     79.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       818498      9.68%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       393529      4.65%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350418      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65333      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80080      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8457585                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81904     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16205     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16971     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12580045     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189492      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1480356      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       789231      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15040855                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771666                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115080                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38684511                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25163653                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14620897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15155935                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46694                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       724751                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227671                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        903824                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27286                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4954                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18852229                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1857164                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       947767                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1737                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14761630                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1381922                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279221                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2151735                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2096451                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769813                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738776                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14627301                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14620897                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9471643                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26917383                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.722199                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351878                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10131566                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12488800                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6363417                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216798                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7553761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653322                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2878426     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2168708     28.71%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       820134     10.86%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       457794      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388807      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174013      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165991      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       113901      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385987      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7553761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10131566                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12488800                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1852506                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132410                       # Number of loads committed
system.switch_cpus3.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1812036                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11243118                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258313                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385987                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26019991                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38608873                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10131566                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12488800                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10131566                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837942                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837942                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.193399                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.193399                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66298815                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20341003                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19168695                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                           3256                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2005602                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134328                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.930632                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         41299.467123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.970578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    442.355930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.946040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    498.266616                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.967756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    618.470230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    157.805261                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          26907.154898                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            127.464243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19667.557534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          27226.472680                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14072.138583                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.315090                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003801                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004719                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001204                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.205285                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000972                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.150052                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.207722                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.107362                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3076                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22664                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7213                       # number of Writeback hits
system.l2.Writeback_hits::total                  7213                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3076                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22664                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8992                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4449                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6146                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3076                       # number of overall hits
system.l2.overall_hits::total                   22664                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          923                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          304                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3256                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          304                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3256                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          833                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          923                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1142                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          304                       # number of overall misses
system.l2.overall_misses::total                  3256                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     37799373                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     42179509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       572963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     51593631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       664731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14319634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       148403533                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     37799373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     42179509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       572963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     51593631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       664731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     14319634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        148403533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     37799373                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     42179509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       572963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     51593631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       664731                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     14319634                       # number of overall miss cycles
system.l2.overall_miss_latency::total       148403533                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25920                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7213                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7213                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25920                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25920                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.084784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.171817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.156696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.089941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125617                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.084784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.171817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.156696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.089941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125617                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.084784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.171817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.156696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.089941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125617                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45377.398559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45698.276273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45178.310858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41545.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 47104.059211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45578.480651                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51490                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45377.398559                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45698.276273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45178.310858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41545.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 47104.059211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45578.480651                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45377.398559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45698.276273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45178.310858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41545.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 47104.059211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45578.480651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2329                       # number of writebacks
system.l2.writebacks::total                      2329                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3256                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3256                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       502926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     32968147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       627287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     36828175                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       497749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     44995581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       572678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12561646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    129554189                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       502926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     32968147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       627287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     36828175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       497749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     44995581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       572678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12561646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129554189                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       502926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     32968147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       627287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     36828175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       497749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     44995581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       572678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12561646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129554189                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.084784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.171817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.156696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.089941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125617                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.084784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.171817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.156696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.089941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.084784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.171817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.156696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.089941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125617                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39577.607443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39900.514626                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39400.683888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35792.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41321.203947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39789.370086                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39577.607443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39900.514626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39400.683888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35792.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 41321.203947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39789.370086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39577.607443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39900.514626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39400.683888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35792.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 41321.203947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39789.370086                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.970560                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574320                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817739.237750                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.970560                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017581                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882966                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566659                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566659                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566659                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       617760                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       617760                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       617760                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       617760                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       617760                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       617760                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566670                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        56160                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        56160                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        56160                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        56160                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        56160                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        56160                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       578060                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       578060                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       578060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       578060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       578060                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       578060                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52550.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9825                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470298                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10081                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17306.844361                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.003208                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.996792                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168518                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168518                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945210                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945210                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945210                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945210                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37887                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37887                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37887                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    996457921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    996457921                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    996457921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    996457921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    996457921                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    996457921                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206405                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983097                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983097                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983097                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983097                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031405                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019105                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26300.787104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26300.787104                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26300.787104                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26300.787104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26300.787104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26300.787104                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1870                       # number of writebacks
system.cpu0.dcache.writebacks::total             1870                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28062                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9825                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9825                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    135809689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    135809689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    135809689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    135809689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    135809689                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    135809689                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004954                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004954                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004954                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004954                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13822.869109                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13822.869109                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13822.869109                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13822.869109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13822.869109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13822.869109                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.944140                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273371                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685006.219557                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.944140                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868500                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807381                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       827273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       827273                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       827273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       827273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       827273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       827273                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807398                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807398                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807398                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807398                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48663.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48663.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48663.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       750656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       750656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       750656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       750656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       750656                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       750656                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50043.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5372                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687988                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5628                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36902.627576                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.702757                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.297243                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780089                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219911                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2236173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2236173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       480407                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        480407                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2716580                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2716580                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2716580                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2716580                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14963                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14963                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14963                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14963                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    468303188                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    468303188                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    468303188                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    468303188                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    468303188                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    468303188                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2251136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2251136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       480407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       480407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2731543                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2731543                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2731543                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2731543                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006647                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005478                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005478                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005478                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005478                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31297.412818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31297.412818                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31297.412818                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31297.412818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31297.412818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31297.412818                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1814                       # number of writebacks
system.cpu1.dcache.writebacks::total             1814                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9591                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9591                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9591                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5372                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5372                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5372                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     81021667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     81021667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81021667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81021667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81021667                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81021667                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15082.216493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15082.216493                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15082.216493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15082.216493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15082.216493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15082.216493                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967730                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006596184                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029427.790323                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967730                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020782                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1515429                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1515429                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1515429                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1515429                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1515429                       # number of overall hits
system.cpu2.icache.overall_hits::total        1515429                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788690                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788690                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788690                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788690                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788690                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788690                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1515446                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1515446                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1515446                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1515446                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1515446                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1515446                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46393.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46393.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46393.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       602528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       602528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       602528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       602528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       602528                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       602528                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46348.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7288                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165475951                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7544                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21934.776113                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.040267                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.959733                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879064                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120936                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1046875                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1046875                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       691713                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        691713                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2167                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2167                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1636                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1636                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1738588                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1738588                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1738588                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1738588                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15772                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15772                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15772                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15772                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15772                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    446340347                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    446340347                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    446340347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    446340347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    446340347                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    446340347                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1062647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1062647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       691713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       691713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1636                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1636                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1754360                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1754360                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1754360                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1754360                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014842                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014842                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008990                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008990                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008990                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008990                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28299.540134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28299.540134                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28299.540134                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28299.540134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28299.540134                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28299.540134                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2597                       # number of writebacks
system.cpu2.dcache.writebacks::total             2597                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8484                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8484                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8484                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8484                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8484                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8484                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7288                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7288                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7288                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7288                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    112578190                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    112578190                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    112578190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    112578190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    112578190                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    112578190                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004154                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004154                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004154                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004154                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15447.062294                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15447.062294                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15447.062294                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15447.062294                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15447.062294                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15447.062294                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962495                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007968161                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181749.266234                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962495                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1617596                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1617596                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1617596                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1617596                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1617596                       # number of overall hits
system.cpu3.icache.overall_hits::total        1617596                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       828895                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       828895                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       828895                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       828895                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       828895                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       828895                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1617614                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1617614                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1617614                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1617614                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1617614                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1617614                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46049.722222                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46049.722222                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46049.722222                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46049.722222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46049.722222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46049.722222                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       706402                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       706402                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       706402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       706402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       706402                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       706402                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44150.125000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44150.125000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44150.125000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44150.125000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44150.125000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44150.125000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3380                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148913344                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3636                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40955.265127                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.423366                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.576634                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837591                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162409                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1052543                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1052543                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716633                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716633                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1769176                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1769176                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1769176                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1769176                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6998                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6998                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6998                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6998                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6998                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6998                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    172940830                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    172940830                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    172940830                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    172940830                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    172940830                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    172940830                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059541                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716633                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1776174                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1776174                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1776174                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1776174                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006605                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006605                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003940                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003940                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003940                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003940                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24712.893684                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24712.893684                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 24712.893684                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24712.893684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 24712.893684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24712.893684                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          932                       # number of writebacks
system.cpu3.dcache.writebacks::total              932                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3618                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3618                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3618                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3618                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3380                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3380                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3380                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3380                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3380                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     44901316                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     44901316                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     44901316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     44901316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     44901316                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     44901316                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13284.413018                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13284.413018                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13284.413018                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13284.413018                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13284.413018                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13284.413018                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
