#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 25 17:17:35 2019
# Process ID: 75344
# Current directory: C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1
# Command line: vivado.exe -log Counter_Overlay_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Counter_Overlay_wrapper.tcl -notrace
# Log file: C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper.vdi
# Journal file: C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Counter_Overlay_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/IP_BLOCKS/COUNTER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 317.328 ; gain = 22.027
Command: link_design -top Counter_Overlay_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0/Counter_Overlay_processing_system7_0_0.xdc] for cell 'Counter_Overlay_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0/Counter_Overlay_processing_system7_0_0.xdc] for cell 'Counter_Overlay_i/processing_system7_0/inst'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0_board.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0_board.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_rst_ps7_0_100M_0/Counter_Overlay_rst_ps7_0_100M_0.xdc] for cell 'Counter_Overlay_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0_board.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0_board.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1308.676 ; gain = 577.332
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.xdc] for cell 'Counter_Overlay_i/t_clk/inst'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0_board.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0_board.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.xdc] for cell 'Counter_Overlay_i/c_clk/inst'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_0_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_1_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_0/COUNTER_axi_gpio_0_0.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1_board.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Finished Parsing XDC File [c:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_CH_2_0/src/COUNTER_axi_gpio_0_1/COUNTER_axi_gpio_0_1.xdc] for cell 'Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0'
Parsing XDC File [C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc]
Finished Parsing XDC File [C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.srcs/constrs_1/new/PYNQ_Z1_X.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1308.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1308.676 ; gain = 991.348
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1308.676 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 131ecc4d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1323.398 ; gain = 14.723

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 199829e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 91 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1093d7931

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1982b8e16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 483 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 4 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1dd6a5130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 4 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dd6a5130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 106cce1a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              91  |                                              1  |
|  Constant propagation         |               2  |              16  |                                              0  |
|  Sweep                        |               0  |             483  |                                              0  |
|  BUFG optimization            |               0  |               4  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1460.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19b286e91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19b286e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1460.215 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19b286e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.215 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.215 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19b286e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.215 ; gain = 151.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1460.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_Overlay_wrapper_drc_opted.rpt -pb Counter_Overlay_wrapper_drc_opted.pb -rpx Counter_Overlay_wrapper_drc_opted.rpx
Command: report_drc -file Counter_Overlay_wrapper_drc_opted.rpt -pb Counter_Overlay_wrapper_drc_opted.pb -rpx Counter_Overlay_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4c0fec0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1460.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12bc847d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af0f608c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af0f608c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.777 ; gain = 0.563
Phase 1 Placer Initialization | Checksum: 1af0f608c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1299e4e05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17b53d7c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.777 ; gain = 0.563
Phase 2.2 Global Placement Core | Checksum: 176b6c922

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.777 ; gain = 0.563
Phase 2 Global Placement | Checksum: 176b6c922

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13f5ecee1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10dcb9d05

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a5bcda24

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 111832fef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f4bbef8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d2007e24

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 230ef593b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a534c364

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19f56072a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1460.777 ; gain = 0.563
Phase 3 Detail Placement | Checksum: 19f56072a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1460.777 ; gain = 0.563

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19b0e9bda

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19b0e9bda

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1471.441 ; gain = 11.227
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.368. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ed9db11

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1471.441 ; gain = 11.227
Phase 4.1 Post Commit Optimization | Checksum: 18ed9db11

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1471.441 ; gain = 11.227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ed9db11

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1471.441 ; gain = 11.227

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ed9db11

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1471.441 ; gain = 11.227

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1471.441 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 182729282

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1471.441 ; gain = 11.227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182729282

Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 1471.441 ; gain = 11.227
Ending Placer Task | Checksum: 178b60a9d

Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 1471.441 ; gain = 11.227
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:09 . Memory (MB): peak = 1471.441 ; gain = 11.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1471.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1472.445 ; gain = 1.004
INFO: [Common 17-1381] The checkpoint 'C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Counter_Overlay_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1472.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Counter_Overlay_wrapper_utilization_placed.rpt -pb Counter_Overlay_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Counter_Overlay_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1472.445 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b2e846ae ConstDB: 0 ShapeSum: c5cdc3ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c17e19a6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1579.426 ; gain = 97.957
Post Restoration Checksum: NetGraph: c420bb90 NumContArr: fd5d5e16 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c17e19a6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1611.691 ; gain = 130.223

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c17e19a6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1619.305 ; gain = 137.836

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c17e19a6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1619.305 ; gain = 137.836
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 129fe245f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 1644.066 ; gain = 162.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.241 | TNS=-1947.080| WHS=-0.188 | THS=-60.548|

Phase 2 Router Initialization | Checksum: 16c8f2e19

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1644.066 ; gain = 162.598

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4009
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4009
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b4c65200

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1644.066 ; gain = 162.598
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.329 | TNS=-1975.970| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ab64bf16

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.317 | TNS=-1974.380| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1874c99ed

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.066 ; gain = 162.598
Phase 4 Rip-up And Reroute | Checksum: 1874c99ed

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17b6e9658

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.066 ; gain = 162.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.317 | TNS=-1968.100| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b82238cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b82238cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598
Phase 5 Delay and Skew Optimization | Checksum: 1b82238cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23a285a0b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.317 | TNS=-1965.974| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dc11e7d1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598
Phase 6 Post Hold Fix | Checksum: 1dc11e7d1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.623744 %
  Global Horizontal Routing Utilization  = 0.706051 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 235ef1667

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235ef1667

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db55e724

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1644.066 ; gain = 162.598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.317 | TNS=-1965.974| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1db55e724

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1644.066 ; gain = 162.598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1644.066 ; gain = 162.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 1644.066 ; gain = 171.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1644.066 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1650.313 ; gain = 6.246
INFO: [Common 17-1381] The checkpoint 'C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Counter_Overlay_wrapper_drc_routed.rpt -pb Counter_Overlay_wrapper_drc_routed.pb -rpx Counter_Overlay_wrapper_drc_routed.rpx
Command: report_drc -file Counter_Overlay_wrapper_drc_routed.rpt -pb Counter_Overlay_wrapper_drc_routed.pb -rpx Counter_Overlay_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Counter_Overlay_wrapper_methodology_drc_routed.rpt -pb Counter_Overlay_wrapper_methodology_drc_routed.pb -rpx Counter_Overlay_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Counter_Overlay_wrapper_methodology_drc_routed.rpt -pb Counter_Overlay_wrapper_methodology_drc_routed.pb -rpx Counter_Overlay_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Gitrep/SInglePhotons/Vivado Projects/Pulse_Counter/Pulse_Counter.runs/impl_1/Counter_Overlay_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Counter_Overlay_wrapper_power_routed.rpt -pb Counter_Overlay_wrapper_power_summary_routed.pb -rpx Counter_Overlay_wrapper_power_routed.rpx
Command: report_power -file Counter_Overlay_wrapper_power_routed.rpt -pb Counter_Overlay_wrapper_power_summary_routed.pb -rpx Counter_Overlay_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Counter_Overlay_wrapper_route_status.rpt -pb Counter_Overlay_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Counter_Overlay_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Counter_Overlay_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Counter_Overlay_wrapper_bus_skew_routed.rpt -pb Counter_Overlay_wrapper_bus_skew_routed.pb -rpx Counter_Overlay_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Counter_Overlay_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Counter_Overlay_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2091.473 ; gain = 420.199
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 17:21:30 2019...
