From 651483a3b15a59fd42ec69e322a76240cba17943 Mon Sep 17 00:00:00 2001
From: Yunhui Cui <yunhui.cui@nxp.com>
Date: Tue, 8 Mar 2016 11:08:15 +0800
Subject: [PATCH 604/752] mtd: spi-nor: add quad mode support for flash n25q128

As to the flash n25q128, WRITE NONVOLATILE CONFIGURATION REGISTER
Command execute successfully unless Status Register write enable bit
is cleared.
This patch is used support flash n25q128 quad mode, so we move the code
to function set_quad_mode{ }.

Signed-off-by: Yunhui Cui <yunhui.cui@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 drivers/mtd/spi-nor/spi-nor.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index c6747b6..9de21cc 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -1346,6 +1346,7 @@ static int set_ddr_quad_mode(struct spi_nor *nor, const struct flash_info *info)
 static int set_quad_mode(struct spi_nor *nor, const struct flash_info *info)
 {
 	int status;
+	u8 reg_sr;
 
 	switch (JEDEC_MFR(info)) {
 	case SNOR_MFR_MACRONIX:
@@ -1356,6 +1357,13 @@ static int set_quad_mode(struct spi_nor *nor, const struct flash_info *info)
 		}
 		return status;
 	case SNOR_MFR_MICRON:
+		reg_sr = read_sr(nor);
+		if (reg_sr & ~SPI_NOR_MICRON_WRITE_ENABLE) {
+			reg_sr &= SPI_NOR_MICRON_WRITE_ENABLE;
+
+			write_enable(nor);
+			write_sr(nor, reg_sr);
+		}
 		return 0;
 	default:
 		status = spansion_quad_enable(nor);
@@ -1449,14 +1457,6 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, enum read_mode mode)
 	if (ret)
 		return ret;
 
-	if (JEDEC_MFR(info) == SNOR_MFR_MICRON) {
-		ret = read_sr(nor);
-		ret &= SPI_NOR_MICRON_WRITE_ENABLE;
-
-		write_enable(nor);
-		write_sr(nor, ret);
-	}
-
 	if (EXT_ID(info) == SPINOR_S25FS_FAMILY_ID) {
 		ret = spansion_s25fs_disable_4kb_erase(nor);
 		if (ret)
-- 
2.9.3

