# for Verilog
@ARTICLE{ieee1364-2005,
  author={},
  journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)}, 
  title={IEEE Standard for Verilog Hardware Description Language}, 
  year={2006},
  volume={},
  number={},
  pages={1-590},
  keywords={Hardware design languages;IEEE Standards;Hardware;Patents;Solid modeling;computer;computer languages;digital systems;electronic systems;hardware;hardware description languages;hardware design;HDL;PLI;programming language interface;Verilog;Verilog HDL;Verilog P},
  doi={10.1109/IEEESTD.2006.99495}
}

# main reference for SystemVerilog tutorial
@article{sutherland2013synthesizing,
  title={Synthesizing systemverilog busting the myth that systemverilog is only for verification},
  author={Sutherland, Stuart and Mills, Don},
  journal={SNUG silicon valley},
  volume={24},
  year={2013}
}
@ARTICLE{ieee1800-2023,
  author={},
  journal={IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)}, 
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}, 
  year={2024},
  volume={},
  number={},
  pages={1-1354},
  keywords={IEEE Standards;Design automation;Hardware design languages;Formal verification;Computer languages;System analysis and design;assertions;design automation;design verification;hardware description language;HDL;HDVL;IEEE Std 1800™;PLI;programming language interface;SystemVerilog;Verilog®;VPI},
  doi={10.1109/IEEESTD.2024.10458102}
}

# for SVA
@book{vijayaraghavan2005practical,
  title={A practical guide for SystemVerilog assertions},
  author={Vijayaraghavan, Srikanth and Ramanathan, Meyyappan},
  year={2005},
  publisher={Springer}
}
@article{mills2006systemverilog,
  title={SystemVerilog Assertions Are For Design Engineers Too!},
  author={Mills, Don and Sutherland, Stuart},
  journal={SNUG San Jose},
  year={2006}
}