#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Aug 11 16:26:08 2024
# Process ID: 20112
# Current directory: E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.runs/synth_1
# Command line: vivado.exe -log FIFO_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_TOP.tcl
# Log file: E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.runs/synth_1/FIFO_TOP.vds
# Journal file: E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.runs/synth_1\vivado.jou
# Running On: DESKTOP-S44V6ID, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8345 MB
#-----------------------------------------------------------
source FIFO_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 456.781 ; gain = 181.402
Command: synth_design -top FIFO_TOP -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3652
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 905.723 ; gain = 444.977
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'wclken', assumed default net type 'wire' [E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.srcs/sources_1/new/FIFO_TOP.v:43]
INFO: [Synth 8-6157] synthesizing module 'FIFO_TOP' [E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.srcs/sources_1/new/FIFO_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_MEM' [E:/IISC/Async_FIFO/FIFO_MEMORY.v:1]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO_MEM' (0#1) [E:/IISC/Async_FIFO/FIFO_MEMORY.v:1]
INFO: [Synth 8-6157] synthesizing module 'WPTR_FULL' [E:/IISC/Async_FIFO/WPTR_FULL.v:1]
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WPTR_FULL' (0#1) [E:/IISC/Async_FIFO/WPTR_FULL.v:1]
INFO: [Synth 8-6157] synthesizing module 'RPTR_EMPTY' [E:/IISC/Async_FIFO/RPTR_EMPTY.v:1]
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RPTR_EMPTY' (0#1) [E:/IISC/Async_FIFO/RPTR_EMPTY.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_sync' [E:/IISC/Async_FIFO/sync_r2w.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_sync' (0#1) [E:/IISC/Async_FIFO/sync_r2w.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_TOP' (0#1) [E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.srcs/sources_1/new/FIFO_TOP.v:23]
WARNING: [Synth 8-7129] Port async[4] in module dff_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.754 ; gain = 551.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.754 ; gain = 551.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.754 ; gain = 551.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1011.754 ; gain = 551.008
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+-------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------------+-----------+----------------------+-------------+
|FIFO_TOP    | fifo_mem/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+-------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------------+-----------+----------------------+-------------+
|FIFO_TOP    | fifo_mem/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |LUT1     |     2|
|3     |LUT2     |     1|
|4     |LUT3     |     6|
|5     |LUT4     |     4|
|6     |LUT5     |     5|
|7     |LUT6     |    10|
|8     |RAM32M   |     1|
|9     |RAM32X1D |     2|
|10    |FDCE     |    36|
|11    |IBUF     |    14|
|12    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |    93|
|2     |  fifo_mem   |FIFO_MEM   |     3|
|3     |  r2w_sync   |dff_sync   |     8|
|4     |  rptr_empty |RPTR_EMPTY |    24|
|5     |  w2r_sync   |dff_sync_0 |     8|
|6     |  wptr_full  |WPTR_FULL  |    24|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.852 ; gain = 738.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1208.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: d65ee779
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1298.523 ; gain = 841.742
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1298.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.runs/synth_1/FIFO_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_TOP_utilization_synth.rpt -pb FIFO_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 16:27:36 2024...
