<stg><name>udivrem<256u></name>


<trans_list>

<trans id="557" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="13" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="13" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="13" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="23" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="38" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="42" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="45" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="50" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:2 %this_assign_51_1_016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_assign_51_1_016"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:4 %empty_101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:5 %na_divisor_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:6 %na_divisor_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
:7 %na_divisor_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %p_read_6 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %p_read_7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %p_read_8 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %p_read_9 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %p_read_10 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:16 %na_numerator_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="na_numerator_word_num_bits"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %this_assign_51_1_016_load = load i64 %this_assign_51_1_016

]]></Node>
<StgValue><ssdm name="this_assign_51_1_016_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %p_load16 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %p_load = load i64 %empty_101

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %na_divisor_word_num_bits_1_0_load = load i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
branch0:6 %na_divisor_word_num_bits_2_0_load = load i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
branch0:7 %na_divisor_word_num_bits_3_0_load = load i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %this_assign_51_1_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_016_load, i64 0, i64 %this_assign_51_1_016_load, i64 %this_assign_51_1_016_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="this_assign_51_1_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load16, i64 %p_load16, i64 0, i64 %p_load16, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load, i64 %p_load, i64 %p_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:11 %na_divisor_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_0_load, i64 0, i64 %na_divisor_word_num_bits_1_0_load, i64 %na_divisor_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:12 %na_divisor_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_0_load, i64 %na_divisor_word_num_bits_2_0_load, i64 0, i64 %na_divisor_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:13 %na_divisor_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:14 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:15 %empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:16 %store_ln29 = store i64 %na_divisor_word_num_bits_3_1, i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:17 %store_ln29 = store i64 %na_divisor_word_num_bits_2_1, i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:18 %store_ln29 = store i64 %na_divisor_word_num_bits_1_1, i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:19 %store_ln29 = store i64 %tmp_5, i64 %empty_101

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:20 %store_ln29 = store i64 %tmp_s, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:21 %store_ln29 = store i64 %this_assign_51_1_s, i64 %this_assign_51_1_016

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:22 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %br_ln29 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %idx150 = phi i2 %add_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="idx150"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %add_ln29_9 = add i2 %idx150, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %zext_ln29 = zext i2 %idx150

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %store_ln29 = store i64 0, i2 %this_numerator_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %icmp_ln29_9 = icmp_eq  i2 %idx150, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:6 %empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:7 %br_ln29 = br i1 %icmp_ln29_9, void %_ZN4intx4uintILj256EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:0 %un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="un"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:1 %this_numerator_word_num_bits_addr_38 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_38"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:2 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %na_num_numerator_words = phi i3 %add_ln498, void, i3 4, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="na_num_numerator_words"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln498 = icmp_eq  i3 %na_num_numerator_words, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln498 = br i1 %icmp_ln498, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="3">
<![CDATA[
:1 %trunc_ln498 = trunc i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln498"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln498 = add i3 %na_num_numerator_words, i3 7

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %add_ln498_3 = add i2 %trunc_ln498, i2 3

]]></Node>
<StgValue><ssdm name="add_ln498_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:4 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_10, i64 %p_read19, i64 %p_read_9, i64 %p_read_8, i2 %add_ln498_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %icmp_ln498_3 = icmp_eq  i64 %tmp_6, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln498 = br i1 %icmp_ln498_3, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_num_divisor_words = phi i64 %add_ln502, void, i64 4, void %.critedge

]]></Node>
<StgValue><ssdm name="na_num_divisor_words"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="64">
<![CDATA[
:4 %trunc_ln502 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %add_ln505 = add i2 %trunc_ln502, i2 3

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
:6 %x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i64 %p_read_4, i2 %add_ln505

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %icmp_ln502_3 = icmp_eq  i64 %x_assign, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_3

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln502 = br i1 %and_ln502, void %.critedge55, void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="3">
<![CDATA[
.critedge55:0 %trunc_ln493 = trunc i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln493"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:1 %trunc_ln493_3 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="64">
<![CDATA[
.critedge55:2 %trunc_ln493_4 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_4"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:3 %add_ln493 = add i32 %trunc_ln493_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.critedge55:4 %tmp = ctlz i64 @llvm.ctlz.i64, i64 %x_assign, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:5 %na_shift = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="na_shift"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:6 %icmp_ln506 = icmp_ne  i32 %na_shift, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge55:7 %br_ln506 = br i1 %icmp_ln506, void, void

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:0 %store_ln520 = store i64 %p_read_10, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %this_numerator_word_num_bits_addr_39 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_39"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2 %store_ln520 = store i64 %p_read19, i2 %this_numerator_word_num_bits_addr_39

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:0 %sh_prom_i = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom_i"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub25_i = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub25_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
:2 %sh_prom26_i = zext i32 %sub25_i

]]></Node>
<StgValue><ssdm name="sh_prom26_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln508 = br void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %this_numerator_word_num_bits_addr_40 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_40"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:4 %store_ln520 = store i64 %p_read_9, i2 %this_numerator_word_num_bits_addr_40

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %this_numerator_word_num_bits_addr_41 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_41"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:6 %store_ln520 = store i64 %p_read_8, i2 %this_numerator_word_num_bits_addr_41

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_divisor_word_num_bits_3_2 = phi i64 %na_divisor_word_num_bits_3_1, void, i64 %na_divisor_word_num_bits_3_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %na_divisor_word_num_bits_2_2 = phi i64 %na_divisor_word_num_bits_2_1, void, i64 %na_divisor_word_num_bits_2_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %na_divisor_word_num_bits_1_2 = phi i64 %na_divisor_word_num_bits_1_1, void, i64 %na_divisor_word_num_bits_1_3, void %.split7356

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %empty_105 = phi i64 %tmp_5, void, i64 %tmp_8, void %.split7356

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %empty_106 = phi i64 %tmp_s, void, i64 %tmp_7, void %.split7356

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %this_assign_51_1_014 = phi i64 %this_assign_51_1_s, void, i64 %this_assign_51_1_1, void %.split7356

]]></Node>
<StgValue><ssdm name="this_assign_51_1_014"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %i = phi i2 3, void, i2 %add_ln508, void %.split7356

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %icmp_ln508 = icmp_eq  i2 %i, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln508 = br i1 %icmp_ln508, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split7:1 %switch_ln509 = switch i2 %i, void %branch19363, i2 1, void %.split7356, i2 2, void %branch18361

]]></Node>
<StgValue><ssdm name="switch_ln509"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch18361:0 %br_ln509 = br void %.split7356

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch19363:0 %br_ln509 = br void %.split7356

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split7356:0 %phi_ln509 = phi i64 %p_read_5, void %branch18361, i64 %p_read_4, void %branch19363, i64 %p_read_6, void %.split7

]]></Node>
<StgValue><ssdm name="phi_ln509"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7356:1 %add_ln508 = add i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:2 %shl_ln509 = shl i64 %phi_ln509, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln509"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:3 %phi_ln509_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_5, i64 %p_read_7, i64 %p_read_6, i64 %p_read_5, i2 %i

]]></Node>
<StgValue><ssdm name="phi_ln509_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:4 %lshr_ln509 = lshr i64 %phi_ln509_1, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln509"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7356:5 %or_ln509 = or i64 %lshr_ln509, i64 %shl_ln509

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:6 %this_assign_51_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_51_1_014, i64 %or_ln509, i64 %this_assign_51_1_014, i64 %this_assign_51_1_014, i2 %i

]]></Node>
<StgValue><ssdm name="this_assign_51_1_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:7 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_106, i64 %empty_106, i64 %or_ln509, i64 %empty_106, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:8 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %empty_105, i64 %empty_105, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:9 %na_divisor_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_1_2, i64 %na_divisor_word_num_bits_1_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:10 %na_divisor_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_2, i64 %na_divisor_word_num_bits_2_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_2_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7356:11 %na_divisor_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %na_divisor_word_num_bits_3_2, i64 %na_divisor_word_num_bits_3_2, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.split7356:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %shl_ln510 = shl i64 %p_read_7, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %lshr_ln512 = lshr i64 %p_read_8, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln512"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2 %store_ln512 = store i64 %lshr_ln512, i2 %this_numerator_word_num_bits_addr_38

]]></Node>
<StgValue><ssdm name="store_ln512"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln513 = br void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %empty_108 = phi i64 %p_read_8, void, i64 %phi_ln514, void %.split5300

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i_19 = phi i2 3, void, i2 %add_ln513, void %.split5300

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln513 = icmp_eq  i2 %i_19, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln513 = br i1 %icmp_ln513, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:0 %add_ln513 = add i2 %i_19, i2 3

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="2">
<![CDATA[
.split5:1 %trunc_ln513_cast = zext i2 %i_19

]]></Node>
<StgValue><ssdm name="trunc_ln513_cast"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:2 %specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:3 %shl_ln514 = shl i64 %empty_108, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln514"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split5:4 %switch_ln514 = switch i2 %i_19, void %branch10305, i2 1, void %.split5300, i2 2, void %branch9303

]]></Node>
<StgValue><ssdm name="switch_ln514"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch9303:0 %br_ln514 = br void %.split5300

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="!1"/>
<literal name="i_19" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch10305:0 %br_ln514 = br void %.split5300

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split5300:0 %phi_ln514 = phi i64 %p_read19, void %branch9303, i64 %p_read_9, void %branch10305, i64 %p_read_10, void %.split5

]]></Node>
<StgValue><ssdm name="phi_ln514"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5300:1 %lshr_ln514 = lshr i64 %phi_ln514, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln514"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5300:2 %or_ln514 = or i64 %lshr_ln514, i64 %shl_ln514

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5300:3 %this_numerator_word_num_bits_addr_43 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %trunc_ln513_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_43"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.split5300:4 %store_ln514 = store i64 %or_ln514, i2 %this_numerator_word_num_bits_addr_43

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split5300:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %shl_ln515 = shl i64 %p_read_10, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:1 %store_ln515 = store i64 %shl_ln515, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln516 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %na_divisor_word_num_bits_3_4 = phi i64 %na_divisor_word_num_bits_3_2, void, i64 %p_read_4, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %na_divisor_word_num_bits_2_4 = phi i64 %na_divisor_word_num_bits_2_2, void, i64 %p_read_5, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:2 %na_divisor_word_num_bits_1_4 = phi i64 %na_divisor_word_num_bits_1_2, void, i64 %p_read_6, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:3 %d = phi i64 %shl_ln510, void, i64 %p_read_7, void

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:4 %empty_110 = phi i64 %empty_105, void, i64 %p_read_4, void

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:5 %empty_111 = phi i64 %empty_106, void, i64 %p_read_5, void

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:6 %high_assign = phi i64 %this_assign_51_1_014, void, i64 %p_read_6, void

]]></Node>
<StgValue><ssdm name="high_assign"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:7 %d0 = trunc i64 %d

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8 %zext_ln525 = zext i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %this_numerator_word_num_bits_addr_42 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_42"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12 %add_ln525 = add i2 %trunc_ln493, i2 3

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:13 %zext_ln525_3 = zext i2 %add_ln525

]]></Node>
<StgValue><ssdm name="zext_ln525_3"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %this_numerator_word_num_bits_addr_44 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_44"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_17"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ifconv:16 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d, i64 %high_assign, i64 %empty_111, i64 %empty_110, i2 %add_ln505

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="219" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_42

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:11 %icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_17 = load i2 %this_numerator_word_num_bits_addr_44

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_17"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:17 %icmp_ln525_3 = icmp_ult  i64 %this_numerator_word_num_bits_load_17, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln525_3"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:18 %na_num_numerator_words_3 = add i3 %na_num_numerator_words, i3 1

]]></Node>
<StgValue><ssdm name="na_num_numerator_words_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_3

]]></Node>
<StgValue><ssdm name="and_ln525"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:20 %select_ln525 = select i1 %and_ln525, i3 %na_num_numerator_words, i3 %na_num_numerator_words_3

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:21 %zext_ln659 = zext i3 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:22 %trunc_ln659 = trunc i3 %select_ln525

]]></Node>
<StgValue><ssdm name="trunc_ln659"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln493_3

]]></Node>
<StgValue><ssdm name="icmp_ln659"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %br_ln659 = br i1 %icmp_ln659, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %switch_ln662 = switch i32 %trunc_ln493_3, void %.preheader.preheader, i32 1, void %._crit_edge10, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="switch_ln662"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:0 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge10:1 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10:2 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %q_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %q_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %q_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %q_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %agg_result_16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_16_0"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %agg_result_15_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_15_0"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %agg_result_14_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_14_0"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %agg_result_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret3 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %x = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %x_3 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:14 %zext_ln295 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:15 %lshr_ln373 = lshr i64 %x, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:16 %shl_ln373_3 = shl i64 %x_3, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln373_3"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:17 %xor_ln373 = xor i32 %na_shift, i32 63

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:18 %zext_ln373 = zext i32 %xor_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:19 %shl_ln373 = shl i64 %shl_ln373_3, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="shl_ln373"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:20 %low = or i64 %shl_ln373, i64 %lshr_ln373

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:21 %high = lshr i64 %x_3, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %this_numerator_word_num_bits_addr_45 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_45"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_18 = load i2 %this_numerator_word_num_bits_addr_45

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_18"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:10 %this_numerator_word_num_bits_addr_46 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_46"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_19"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:12 %this_numerator_word_num_bits_addr_47 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_47"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_19 = load i2 %this_numerator_word_num_bits_addr_46

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_19"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_20 = load i2 %this_numerator_word_num_bits_addr_47

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_20"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:22 %br_ln29 = br void %branch4227

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:0 %write_flag14_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag14_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag14_0"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:1 %write_flag17_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag17_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag17_0"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:2 %write_flag20_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag20_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag20_0"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4227:3 %write_flag23_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag23_1, void %branch4227

]]></Node>
<StgValue><ssdm name="write_flag23_0"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch4227:4 %phi_ln29_5 = phi i2 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_11, void %branch4227

]]></Node>
<StgValue><ssdm name="phi_ln29_5"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4227:5 %add_ln29_11 = add i2 %phi_ln29_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
branch4227:6 %agg_result_16_0_load = load i64 %agg_result_16_0

]]></Node>
<StgValue><ssdm name="agg_result_16_0_load"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64">
<![CDATA[
branch4227:7 %agg_result_15_0_load = load i64 %agg_result_15_0

]]></Node>
<StgValue><ssdm name="agg_result_15_0_load"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64">
<![CDATA[
branch4227:8 %agg_result_14_0_load = load i64 %agg_result_14_0

]]></Node>
<StgValue><ssdm name="agg_result_14_0_load"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64">
<![CDATA[
branch4227:9 %agg_result_1_0_load = load i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="agg_result_1_0_load"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch4227:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:11 %agg_result_16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 %agg_result_16_0_load, i64 0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_16_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:12 %write_flag23_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 1, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag23_1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:13 %agg_result_15_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_15_0_load, i64 %agg_result_15_0_load, i64 0, i64 %agg_result_15_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_15_1"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:14 %write_flag20_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag20_0, i1 %write_flag20_0, i1 1, i1 %write_flag20_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag20_1"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:15 %agg_result_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_14_0_load, i64 0, i64 %agg_result_14_0_load, i64 %agg_result_14_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_14_1"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:16 %write_flag17_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag17_0, i1 1, i1 %write_flag17_0, i1 %write_flag17_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag17_1"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4227:17 %agg_result_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="agg_result_1_1"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4227:18 %write_flag14_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag14_0, i1 %write_flag14_0, i1 %write_flag14_0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="write_flag14_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4227:19 %icmp_ln29_11 = icmp_eq  i2 %phi_ln29_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch4227:20 %empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:21 %store_ln29 = store i64 %agg_result_1_1, i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:22 %store_ln29 = store i64 %agg_result_14_1, i64 %agg_result_14_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:23 %store_ln29 = store i64 %agg_result_15_1, i64 %agg_result_15_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4227:24 %store_ln29 = store i64 %agg_result_16_1, i64 %agg_result_16_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4227:25 %br_ln29 = br i1 %icmp_ln29_11, void %branch4227, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:0 %agg_result_1_2 = phi i64 %select_ln39, void %.split3, i64 %agg_result_1_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_1_2"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:1 %agg_result_14_2 = phi i64 %select_ln39_2, void %.split3, i64 %agg_result_14_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_14_2"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:2 %i_22 = phi i2 %i_23, void %.split3, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3 %i_23 = add i2 %i_22, i2 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:5 %icmp_ln38 = icmp_eq  i2 %i_22, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:6 %empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:7 %br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="2">
<![CDATA[
.split3:0 %trunc_ln117_3 = trunc i2 %i_22

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:1 %select_ln39 = select i1 %trunc_ln117_3, i64 %agg_result_1_2, i64 %low

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:2 %select_ln39_2 = select i1 %trunc_ln117_3, i64 %high, i64 %agg_result_14_2

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.split3:3 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="308" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge10:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge10:4 %zext_ln609_3 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_3"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="311" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:5 %trunc_ln21 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge10:6 %zext_ln611 = zext i40 %trunc_ln21

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge10:7 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge10:9 %zext_ln611_6 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_6"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge10:10 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:11 %mul_ln612 = mul i22 %zext_ln609_3, i22 %zext_ln609_3

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge10:12 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge10:13 %mul_ln612_3 = mul i62 %zext_ln611_6, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_3"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:14 %tmp_10 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_3, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:15 %zext_ln612_15 = zext i22 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln612_15"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge10:16 %add_ln612 = add i22 %shl_ln, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge10:17 %zext_ln612_7 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_7"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge10:18 %v1 = sub i23 %zext_ln612_7, i23 %zext_ln612_15

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge10:8 %zext_ln611_5 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_5"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge10:19 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10:20 %zext_ln612_16 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_16"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:24 %mul_ln614 = mul i64 %zext_ln611_5, i64 %zext_ln612_16

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="330" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:25 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:26 %mul_ln614_3 = mul i64 %sub_ln614, i64 %zext_ln612_16

]]></Node>
<StgValue><ssdm name="mul_ln614_3"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:27 %trunc_ln22 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_3, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge10:21 %tmp_11 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge10:22 %sext_ln614 = sext i36 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge10:23 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge10:28 %zext_ln614_5 = zext i17 %trunc_ln22

]]></Node>
<StgValue><ssdm name="zext_ln614_5"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge10:29 %v2 = add i46 %zext_ln614_5, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge10:30 %zext_ln614_6 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_6"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge10:31 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:32 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge10:33 %zext_ln617 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:34 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:39 %mul_ln618 = mul i64 %zext_ln614_6, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge10:46 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:35 %trunc_ln23 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge10:36 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge10:37 %and_ln618 = and i45 %trunc_ln23, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:38 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:40 %e = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge10:41 %zext_ln397 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge10:42 %zext_ln397_16 = zext i64 %e

]]></Node>
<StgValue><ssdm name="zext_ln397_16"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge10:43 %x_36 = mul i110 %zext_ln397_16, i110 %zext_ln397

]]></Node>
<StgValue><ssdm name="x_36"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge10:44 %trunc_ln24 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_36, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge10:45 %zext_ln619 = zext i45 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge10:47 %shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10:48 %v3 = add i64 %shl_ln3, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:49 %zext_ln397_12 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_12"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge10:50 %zext_ln397_13 = zext i64 %d

]]></Node>
<StgValue><ssdm name="zext_ln397_13"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge10:51 %x_38 = mul i128 %zext_ln397_12, i128 %zext_ln397_13

]]></Node>
<StgValue><ssdm name="x_38"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:52 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i_20 = phi i2 %i_21, void %.split.i, i2 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_7, void %.split.i, i1 0, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_21 = add i2 %i_20, i2 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i_20, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="367" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_38, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_38

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_12, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_3 = select i1 %trunc_ln117, i64 0, i64 %d

]]></Node>
<StgValue><ssdm name="select_ln175_3"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_3, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_7 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:0 %sub_ln621 = sub i64 %v3, i64 %d

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
reciprocal_2by1.exit:2 %add_ln543 = add i2 %trunc_ln659, i2 3

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:3 %zext_ln543 = zext i2 %add_ln543

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit:4 %this_numerator_word_num_bits_addr_48 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_48"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit:6 %store_ln544 = store i64 0, i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:11 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="390" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_48

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit:7 %add_ln546 = add i3 %select_ln525, i3 6

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:8 %sext_ln397 = sext i3 %add_ln546

]]></Node>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="32">
<![CDATA[
reciprocal_2by1.exit:9 %zext_ln397_35 = zext i32 %sext_ln397

]]></Node>
<StgValue><ssdm name="zext_ln397_35"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit:10 %zext_ln397_14 = zext i64 %v4

]]></Node>
<StgValue><ssdm name="zext_ln397_14"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit:13 %br_ln547 = br void

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %high_assign_5 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_59, void

]]></Node>
<StgValue><ssdm name="high_assign_5"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx154 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void

]]></Node>
<StgValue><ssdm name="idx154"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="34" op_0_bw="32">
<![CDATA[
:5 %sext_ln546 = sext i32 %idx154

]]></Node>
<StgValue><ssdm name="sext_ln546"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6 %add_ln546_3 = add i34 %sext_ln546, i34 %zext_ln397_35

]]></Node>
<StgValue><ssdm name="add_ln546_3"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="34">
<![CDATA[
:7 %zext_ln546 = zext i34 %add_ln546_3

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="128" op_0_bw="64">
<![CDATA[
:14 %zext_ln397_15 = zext i64 %high_assign_5

]]></Node>
<StgValue><ssdm name="zext_ln397_15"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:15 %mul_ln397 = mul i128 %zext_ln397_15, i128 %zext_ln397_14

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="128">
<![CDATA[
:16 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %q_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_7"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:38 %store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:39 %icmp_ln550 = icmp_eq  i34 %add_ln546_3, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %q_26 = add i64 %reuse_select, i64 %q

]]></Node>
<StgValue><ssdm name="q_26"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln176 = icmp_ult  i64 %q_26, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="1">
<![CDATA[
:20 %zext_ln177_3 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_3"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln177_4 = add i64 %high_assign_5, i64 %zext_ln177_3

]]></Node>
<StgValue><ssdm name="add_ln177_4"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %add_ln177_3 = add i64 %add_ln177_4, i64 %q_7

]]></Node>
<StgValue><ssdm name="add_ln177_3"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %q_27 = add i64 %add_ln177_3, i64 1

]]></Node>
<StgValue><ssdm name="q_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="420" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul_ln663 = mul i64 %q_27, i64 %d

]]></Node>
<StgValue><ssdm name="mul_ln663"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %r = sub i64 %reuse_select, i64 %mul_ln663

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="422" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln550 = add i32 %idx154, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln546"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %icmp_ln665 = icmp_ugt  i64 %r, i64 %q_26

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %r_55 = add i64 %r, i64 %d

]]></Node>
<StgValue><ssdm name="r_55"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_3, i64 %q_27

]]></Node>
<StgValue><ssdm name="select_ln665"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %r_56 = select i1 %icmp_ln665, i64 %r_55, i64 %r

]]></Node>
<StgValue><ssdm name="r_56"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %icmp_ln671 = icmp_ult  i64 %r_56, i64 %d

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31 %xor_ln671 = xor i1 %icmp_ln671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln671"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32 %add_ln673 = add i64 %select_ln665, i64 1

]]></Node>
<StgValue><ssdm name="add_ln673"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33 %r_57 = sub i64 %r_56, i64 %d

]]></Node>
<StgValue><ssdm name="r_57"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665

]]></Node>
<StgValue><ssdm name="select_ln671"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %r_59 = select i1 %xor_ln671, i64 %r_57, i64 %r_56

]]></Node>
<StgValue><ssdm name="r_59"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
:36 %store_ln299 = store i64 %select_ln671, i2 %it

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:37 %store_ln671 = store i64 %select_ln671, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40 %empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="439" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_2 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_2"/></StgValue>
</operation>

<operation id="440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:1 %this_numerator_word_num_bits_addr_50 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_50"/></StgValue>
</operation>

<operation id="441" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_22"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="442" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_2 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_2"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_22 = load i2 %this_numerator_word_num_bits_addr_50

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_22"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:3 %this_numerator_word_num_bits_addr_51 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_51"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_23"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:5 %this_numerator_word_num_bits_addr_52 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_52"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_24"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:7 %zext_ln666 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:8 %lshr_ln666 = lshr i64 %r_59, i64 %zext_ln666

]]></Node>
<StgValue><ssdm name="lshr_ln666"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="450" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_23 = load i2 %this_numerator_word_num_bits_addr_51

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_23"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_24 = load i2 %this_numerator_word_num_bits_addr_52

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_24"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:9 %br_ln666 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:0 %agg_result_0_0 = phi i64 %un_load_2, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_0_ret, void %branch25, i64 %q_word_num_bits_0_ret, void %branch24, i64 %q_word_num_bits_0_ret, void %branch23, i64 %q_word_num_bits_0_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %un_load, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_0"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:1 %agg_result_016_0 = phi i64 %this_numerator_word_num_bits_load_22, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_1_ret, void %branch25, i64 %q_word_num_bits_1_ret, void %branch24, i64 %q_word_num_bits_1_ret, void %branch23, i64 %q_word_num_bits_1_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_18, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_016_0"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:2 %agg_result_02_0 = phi i64 %this_numerator_word_num_bits_load_23, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_2_ret, void %branch25, i64 %q_word_num_bits_2_ret, void %branch24, i64 %q_word_num_bits_2_ret, void %branch23, i64 %q_word_num_bits_2_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_19, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_02_0"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:3 %agg_result_03_0 = phi i64 %this_numerator_word_num_bits_load_24, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %q_word_num_bits_3_ret, void %branch25, i64 %q_word_num_bits_3_ret, void %branch24, i64 %q_word_num_bits_3_ret, void %branch23, i64 %q_word_num_bits_3_ret, void %._crit_edge.loopexit, i64 0, void %_ifconv, i64 %this_numerator_word_num_bits_load_20, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_03_0"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:4 %agg_result_1_4 = phi i64 %lshr_ln666, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_0_2, void %branch25, i64 %r_word_num_bits_7_0_2, void %branch24, i64 %r_word_num_bits_7_0_2, void %branch23, i64 %lshr_ln687, void %._crit_edge.loopexit, i64 %p_read_10, void %_ifconv, i64 %agg_result_1_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_1_4"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:5 %agg_result_14_4 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_1_2, void %branch25, i64 %r_word_num_bits_7_1_2, void %branch24, i64 %lshr_ln687, void %branch23, i64 %r_word_num_bits_7_1_2, void %._crit_edge.loopexit, i64 %p_read19, void %_ifconv, i64 %agg_result_14_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_14_4"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:6 %phi_ln690 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %r_word_num_bits_7_2_2, void %branch25, i64 %lshr_ln687, void %branch24, i64 %r_word_num_bits_7_2_2, void %branch23, i64 %r_word_num_bits_7_2_2, void %._crit_edge.loopexit, i64 %p_read_9, void %_ifconv, i64 %agg_result_15_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:7 %phi_ln690_2 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %lshr_ln687, void %branch25, i64 %r_word_num_bits_7_3_2, void %branch24, i64 %r_word_num_bits_7_3_2, void %branch23, i64 %r_word_num_bits_7_3_2, void %._crit_edge.loopexit, i64 %p_read_8, void %_ifconv, i64 %agg_result_16_1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690_2"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:8 %mrv = insertvalue i512 <undef>, i64 %agg_result_0_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:9 %mrv_1 = insertvalue i512 %mrv, i64 %agg_result_016_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:10 %mrv_2 = insertvalue i512 %mrv_1, i64 %agg_result_02_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:11 %mrv_3 = insertvalue i512 %mrv_2, i64 %agg_result_03_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:12 %mrv_4 = insertvalue i512 %mrv_3, i64 %agg_result_1_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:13 %mrv_5 = insertvalue i512 %mrv_4, i64 %agg_result_14_4

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:14 %mrv_6 = insertvalue i512 %mrv_5, i64 %phi_ln690

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:15 %mrv_7 = insertvalue i512 %mrv_6, i64 %phi_ln690_2

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="512">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:16 %ret_ln690 = ret i512 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="470" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %phi_ln29_4 = phi i2 %add_ln29_10, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_4"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln29_10 = add i2 %phi_ln29_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
.preheader:2 %q_word_num_bits_3_0_load = load i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64">
<![CDATA[
.preheader:3 %q_word_num_bits_2_0_load = load i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64">
<![CDATA[
.preheader:4 %q_word_num_bits_1_0_load = load i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64">
<![CDATA[
.preheader:5 %q_word_num_bits_0_0_load = load i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:7 %q_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:8 %q_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_2_0_load, i64 %q_word_num_bits_2_0_load, i64 0, i64 %q_word_num_bits_2_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:9 %q_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_1_0_load, i64 0, i64 %q_word_num_bits_1_0_load, i64 %q_word_num_bits_1_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:10 %q_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i2 %phi_ln29_4

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11 %icmp_ln29_10 = icmp_eq  i2 %phi_ln29_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:12 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:13 %store_ln29 = store i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:14 %store_ln29 = store i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:15 %store_ln29 = store i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:16 %store_ln29 = store i64 %q_word_num_bits_3_1, i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17 %br_ln29 = br i1 %icmp_ln29_10, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:0 %r_word_num_bits_7_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_0"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:1 %r_word_num_bits_7_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_0"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:2 %r_word_num_bits_7_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_0"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:3 %r_word_num_bits_7_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_0"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="493" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_4, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:5 %q_word_num_bits_0_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_ret"/></StgValue>
</operation>

<operation id="495" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:6 %q_word_num_bits_1_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_ret"/></StgValue>
</operation>

<operation id="496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:7 %q_word_num_bits_2_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_ret"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:8 %q_word_num_bits_3_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_ret"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:9 %br_ln29 = br void %branch14

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="499" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch14:0 %phi_ln29_6 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit, i2 %add_ln29_12, void %branch14

]]></Node>
<StgValue><ssdm name="phi_ln29_6"/></StgValue>
</operation>

<operation id="500" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:1 %add_ln29_12 = add i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
branch14:2 %r_word_num_bits_7_3_0_load = load i64 %r_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_0_load"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
branch14:3 %r_word_num_bits_7_2_0_load = load i64 %r_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_0_load"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64">
<![CDATA[
branch14:4 %r_word_num_bits_7_1_0_load = load i64 %r_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_0_load"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
branch14:5 %r_word_num_bits_7_0_0_load = load i64 %r_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_0_load"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch14:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:7 %r_word_num_bits_7_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 %r_word_num_bits_7_3_0_load, i64 0, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_1"/></StgValue>
</operation>

<operation id="507" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:8 %r_word_num_bits_7_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_0_load, i64 %r_word_num_bits_7_2_0_load, i64 0, i64 %r_word_num_bits_7_2_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_1"/></StgValue>
</operation>

<operation id="508" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:9 %r_word_num_bits_7_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_0_load, i64 0, i64 %r_word_num_bits_7_1_0_load, i64 %r_word_num_bits_7_1_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_1"/></StgValue>
</operation>

<operation id="509" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:10 %r_word_num_bits_7_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i64 %r_word_num_bits_7_0_0_load, i2 %phi_ln29_6

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_1"/></StgValue>
</operation>

<operation id="510" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:11 %icmp_ln29_12 = icmp_eq  i2 %phi_ln29_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="511" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch14:12 %empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="512" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:13 %store_ln29 = store i64 %r_word_num_bits_7_0_1, i64 %r_word_num_bits_7_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="513" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:14 %store_ln29 = store i64 %r_word_num_bits_7_1_1, i64 %r_word_num_bits_7_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="514" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:15 %store_ln29 = store i64 %r_word_num_bits_7_2_1, i64 %r_word_num_bits_7_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="515" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:16 %store_ln29 = store i64 %r_word_num_bits_7_3_1, i64 %r_word_num_bits_7_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="516" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14:17 %br_ln29 = br i1 %icmp_ln29_12, void %branch14, void %_ZN4intx4uintILj256EEC2Ev.exit87

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="517" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:0 %sh_prom38 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom38"/></StgValue>
</operation>

<operation id="518" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:1 %sub43 = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:2 %sh_prom44 = zext i32 %sub43

]]></Node>
<StgValue><ssdm name="sh_prom44"/></StgValue>
</operation>

<operation id="520" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:3 %br_ln685 = br void

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="521" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %r_word_num_bits_7_0_2 = phi i64 %r_word_num_bits_7_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_0_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_2"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %r_word_num_bits_7_1_2 = phi i64 %r_word_num_bits_7_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_1_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_2"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %r_word_num_bits_7_2_2 = phi i64 %r_word_num_bits_7_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_2_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_2"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %r_word_num_bits_7_3_2 = phi i64 %r_word_num_bits_7_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_7_3_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_2"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %i_24 = phi i32 0, void %_ZN4intx4uintILj256EEC2Ev.exit87, i32 %add_ln685, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln685 = add i32 %i_24, i32 1

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln685 = icmp_eq  i32 %i_24, i32 %add_ln493

]]></Node>
<StgValue><ssdm name="icmp_ln685"/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:0 %i_64_cast = zext i32 %i_24

]]></Node>
<StgValue><ssdm name="i_64_cast"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:2 %this_numerator_word_num_bits_addr_54 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_64_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_54"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_26"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:4 %zext_ln686 = zext i32 %add_ln685

]]></Node>
<StgValue><ssdm name="zext_ln686"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:6 %this_numerator_word_num_bits_addr_55 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_55"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_27"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="32">
<![CDATA[
.split_ifconv:11 %trunc_ln686 = trunc i32 %i_24

]]></Node>
<StgValue><ssdm name="trunc_ln686"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="537" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln685"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_26 = load i2 %this_numerator_word_num_bits_addr_54

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_26"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:5 %lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_26, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln686"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_27 = load i2 %this_numerator_word_num_bits_addr_55

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_27"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:8 %shl_ln686 = shl i64 %this_numerator_word_num_bits_load_27, i64 %sh_prom44

]]></Node>
<StgValue><ssdm name="shl_ln686"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:9 %or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686

]]></Node>
<StgValue><ssdm name="or_ln686"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:10 %select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_26

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:12 %r_word_num_bits_7_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %r_word_num_bits_7_3_2, i64 %select_ln506, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_3_3"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:13 %r_word_num_bits_7_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_2_2, i64 %r_word_num_bits_7_2_2, i64 %select_ln506, i64 %r_word_num_bits_7_2_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_2_3"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:14 %r_word_num_bits_7_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_7_1_2, i64 %select_ln506, i64 %r_word_num_bits_7_1_2, i64 %r_word_num_bits_7_1_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_1_3"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:15 %r_word_num_bits_7_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %select_ln506, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i64 %r_word_num_bits_7_0_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_7_0_3"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="549" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %this_numerator_word_num_bits_addr_53 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_53"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_25"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="551" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_25 = load i2 %this_numerator_word_num_bits_addr_53

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_25"/></StgValue>
</operation>

<operation id="552" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_25, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln687"/></StgValue>
</operation>

<operation id="553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %switch_ln687 = switch i2 %trunc_ln502, void %branch25, i2 1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, i2 2, void %branch23, i2 3, void %branch24

]]></Node>
<StgValue><ssdm name="switch_ln687"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch24:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch23:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch25:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="662" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="663" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="664" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="665" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="666" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="667" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="668" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="669" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="670" name="intx_internal_reciprocal_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="intx_internal_reciprocal_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="672" from="StgValue_671" to="reuse_addr_reg" fromId="671" toId="51">
</dataflow>
<dataflow id="673" from="StgValue_671" to="reuse_reg" fromId="671" toId="52">
</dataflow>
<dataflow id="674" from="StgValue_671" to="this_assign_51_1_016" fromId="671" toId="53">
</dataflow>
<dataflow id="675" from="StgValue_671" to="empty" fromId="671" toId="54">
</dataflow>
<dataflow id="676" from="StgValue_671" to="empty_101" fromId="671" toId="55">
</dataflow>
<dataflow id="677" from="StgValue_671" to="na_divisor_word_num_bits_1_0" fromId="671" toId="56">
</dataflow>
<dataflow id="678" from="StgValue_671" to="na_divisor_word_num_bits_2_0" fromId="671" toId="57">
</dataflow>
<dataflow id="679" from="StgValue_671" to="na_divisor_word_num_bits_3_0" fromId="671" toId="58">
</dataflow>
<dataflow id="681" from="_ssdm_op_Read.ap_auto.i64" to="p_read_4" fromId="680" toId="59">
</dataflow>
<dataflow id="682" from="p_read7" to="p_read_4" fromId="669" toId="59">
</dataflow>
<dataflow id="683" from="_ssdm_op_Read.ap_auto.i64" to="p_read_5" fromId="680" toId="60">
</dataflow>
<dataflow id="684" from="p_read6" to="p_read_5" fromId="668" toId="60">
</dataflow>
<dataflow id="685" from="_ssdm_op_Read.ap_auto.i64" to="p_read_6" fromId="680" toId="61">
</dataflow>
<dataflow id="686" from="p_read5" to="p_read_6" fromId="667" toId="61">
</dataflow>
<dataflow id="687" from="_ssdm_op_Read.ap_auto.i64" to="p_read_7" fromId="680" toId="62">
</dataflow>
<dataflow id="688" from="p_read4" to="p_read_7" fromId="666" toId="62">
</dataflow>
<dataflow id="689" from="_ssdm_op_Read.ap_auto.i64" to="p_read_8" fromId="680" toId="63">
</dataflow>
<dataflow id="690" from="p_read3" to="p_read_8" fromId="665" toId="63">
</dataflow>
<dataflow id="691" from="_ssdm_op_Read.ap_auto.i64" to="p_read_9" fromId="680" toId="64">
</dataflow>
<dataflow id="692" from="p_read2" to="p_read_9" fromId="664" toId="64">
</dataflow>
<dataflow id="693" from="_ssdm_op_Read.ap_auto.i64" to="p_read19" fromId="680" toId="65">
</dataflow>
<dataflow id="694" from="p_read1" to="p_read19" fromId="663" toId="65">
</dataflow>
<dataflow id="695" from="_ssdm_op_Read.ap_auto.i64" to="p_read_10" fromId="680" toId="66">
</dataflow>
<dataflow id="696" from="p_read" to="p_read_10" fromId="662" toId="66">
</dataflow>
<dataflow id="698" from="StgValue_697" to="na_numerator_word_num_bits" fromId="697" toId="67">
</dataflow>
<dataflow id="700" from="StgValue_699" to="phi_ln29" fromId="699" toId="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="701" from="br_ln29" to="phi_ln29" fromId="68" toId="69">
</dataflow>
<dataflow id="702" from="add_ln29" to="phi_ln29" fromId="70" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="703" from="br_ln29" to="phi_ln29" fromId="91" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="704" from="phi_ln29" to="add_ln29" fromId="69" toId="70">
</dataflow>
<dataflow id="706" from="StgValue_705" to="add_ln29" fromId="705" toId="70">
</dataflow>
<dataflow id="707" from="this_assign_51_1_016" to="this_assign_51_1_016_load" fromId="53" toId="71">
</dataflow>
<dataflow id="708" from="empty" to="p_load16" fromId="54" toId="72">
</dataflow>
<dataflow id="709" from="empty_101" to="p_load" fromId="55" toId="73">
</dataflow>
<dataflow id="710" from="na_divisor_word_num_bits_1_0" to="na_divisor_word_num_bits_1_0_load" fromId="56" toId="74">
</dataflow>
<dataflow id="711" from="na_divisor_word_num_bits_2_0" to="na_divisor_word_num_bits_2_0_load" fromId="57" toId="75">
</dataflow>
<dataflow id="712" from="na_divisor_word_num_bits_3_0" to="na_divisor_word_num_bits_3_0_load" fromId="58" toId="76">
</dataflow>
<dataflow id="714" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="this_assign_51_1_s" fromId="713" toId="77">
</dataflow>
<dataflow id="715" from="this_assign_51_1_016_load" to="this_assign_51_1_s" fromId="71" toId="77">
</dataflow>
<dataflow id="717" from="StgValue_716" to="this_assign_51_1_s" fromId="716" toId="77">
</dataflow>
<dataflow id="718" from="this_assign_51_1_016_load" to="this_assign_51_1_s" fromId="71" toId="77">
</dataflow>
<dataflow id="719" from="this_assign_51_1_016_load" to="this_assign_51_1_s" fromId="71" toId="77">
</dataflow>
<dataflow id="720" from="phi_ln29" to="this_assign_51_1_s" fromId="69" toId="77">
</dataflow>
<dataflow id="721" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_s" fromId="713" toId="78">
</dataflow>
<dataflow id="722" from="p_load16" to="tmp_s" fromId="72" toId="78">
</dataflow>
<dataflow id="723" from="p_load16" to="tmp_s" fromId="72" toId="78">
</dataflow>
<dataflow id="724" from="StgValue_716" to="tmp_s" fromId="716" toId="78">
</dataflow>
<dataflow id="725" from="p_load16" to="tmp_s" fromId="72" toId="78">
</dataflow>
<dataflow id="726" from="phi_ln29" to="tmp_s" fromId="69" toId="78">
</dataflow>
<dataflow id="727" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_5" fromId="713" toId="79">
</dataflow>
<dataflow id="728" from="p_load" to="tmp_5" fromId="73" toId="79">
</dataflow>
<dataflow id="729" from="p_load" to="tmp_5" fromId="73" toId="79">
</dataflow>
<dataflow id="730" from="p_load" to="tmp_5" fromId="73" toId="79">
</dataflow>
<dataflow id="731" from="StgValue_716" to="tmp_5" fromId="716" toId="79">
</dataflow>
<dataflow id="732" from="phi_ln29" to="tmp_5" fromId="69" toId="79">
</dataflow>
<dataflow id="733" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_1_1" fromId="713" toId="80">
</dataflow>
<dataflow id="734" from="na_divisor_word_num_bits_1_0_load" to="na_divisor_word_num_bits_1_1" fromId="74" toId="80">
</dataflow>
<dataflow id="735" from="StgValue_716" to="na_divisor_word_num_bits_1_1" fromId="716" toId="80">
</dataflow>
<dataflow id="736" from="na_divisor_word_num_bits_1_0_load" to="na_divisor_word_num_bits_1_1" fromId="74" toId="80">
</dataflow>
<dataflow id="737" from="na_divisor_word_num_bits_1_0_load" to="na_divisor_word_num_bits_1_1" fromId="74" toId="80">
</dataflow>
<dataflow id="738" from="phi_ln29" to="na_divisor_word_num_bits_1_1" fromId="69" toId="80">
</dataflow>
<dataflow id="739" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_2_1" fromId="713" toId="81">
</dataflow>
<dataflow id="740" from="na_divisor_word_num_bits_2_0_load" to="na_divisor_word_num_bits_2_1" fromId="75" toId="81">
</dataflow>
<dataflow id="741" from="na_divisor_word_num_bits_2_0_load" to="na_divisor_word_num_bits_2_1" fromId="75" toId="81">
</dataflow>
<dataflow id="742" from="StgValue_716" to="na_divisor_word_num_bits_2_1" fromId="716" toId="81">
</dataflow>
<dataflow id="743" from="na_divisor_word_num_bits_2_0_load" to="na_divisor_word_num_bits_2_1" fromId="75" toId="81">
</dataflow>
<dataflow id="744" from="phi_ln29" to="na_divisor_word_num_bits_2_1" fromId="69" toId="81">
</dataflow>
<dataflow id="745" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_3_1" fromId="713" toId="82">
</dataflow>
<dataflow id="746" from="na_divisor_word_num_bits_3_0_load" to="na_divisor_word_num_bits_3_1" fromId="76" toId="82">
</dataflow>
<dataflow id="747" from="na_divisor_word_num_bits_3_0_load" to="na_divisor_word_num_bits_3_1" fromId="76" toId="82">
</dataflow>
<dataflow id="748" from="na_divisor_word_num_bits_3_0_load" to="na_divisor_word_num_bits_3_1" fromId="76" toId="82">
</dataflow>
<dataflow id="749" from="StgValue_716" to="na_divisor_word_num_bits_3_1" fromId="716" toId="82">
</dataflow>
<dataflow id="750" from="phi_ln29" to="na_divisor_word_num_bits_3_1" fromId="69" toId="82">
</dataflow>
<dataflow id="751" from="phi_ln29" to="icmp_ln29" fromId="69" toId="83">
</dataflow>
<dataflow id="753" from="StgValue_752" to="icmp_ln29" fromId="752" toId="83">
</dataflow>
<dataflow id="755" from="_ssdm_op_SpecLoopTripCount" to="empty_102" fromId="754" toId="84">
</dataflow>
<dataflow id="757" from="StgValue_756" to="empty_102" fromId="756" toId="84">
</dataflow>
<dataflow id="758" from="StgValue_756" to="empty_102" fromId="756" toId="84">
</dataflow>
<dataflow id="759" from="StgValue_756" to="empty_102" fromId="756" toId="84">
</dataflow>
<dataflow id="760" from="na_divisor_word_num_bits_3_1" to="store_ln29" fromId="82" toId="85">
</dataflow>
<dataflow id="761" from="na_divisor_word_num_bits_3_0" to="store_ln29" fromId="58" toId="85">
</dataflow>
<dataflow id="762" from="na_divisor_word_num_bits_2_1" to="store_ln29" fromId="81" toId="86">
</dataflow>
<dataflow id="763" from="na_divisor_word_num_bits_2_0" to="store_ln29" fromId="57" toId="86">
</dataflow>
<dataflow id="764" from="na_divisor_word_num_bits_1_1" to="store_ln29" fromId="80" toId="87">
</dataflow>
<dataflow id="765" from="na_divisor_word_num_bits_1_0" to="store_ln29" fromId="56" toId="87">
</dataflow>
<dataflow id="766" from="tmp_5" to="store_ln29" fromId="79" toId="88">
</dataflow>
<dataflow id="767" from="empty_101" to="store_ln29" fromId="55" toId="88">
</dataflow>
<dataflow id="768" from="tmp_s" to="store_ln29" fromId="78" toId="89">
</dataflow>
<dataflow id="769" from="empty" to="store_ln29" fromId="54" toId="89">
</dataflow>
<dataflow id="770" from="this_assign_51_1_s" to="store_ln29" fromId="77" toId="90">
</dataflow>
<dataflow id="771" from="this_assign_51_1_016" to="store_ln29" fromId="53" toId="90">
</dataflow>
<dataflow id="772" from="icmp_ln29" to="br_ln29" fromId="83" toId="91">
</dataflow>
<dataflow id="773" from="add_ln29_9" to="idx150" fromId="94" toId="93">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="774" from="br_ln29" to="idx150" fromId="100" toId="93">
<BackEdge/>
</dataflow>
<dataflow id="775" from="StgValue_699" to="idx150" fromId="699" toId="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="br_ln29" to="idx150" fromId="92" toId="93">
</dataflow>
<dataflow id="777" from="idx150" to="add_ln29_9" fromId="93" toId="94">
</dataflow>
<dataflow id="778" from="StgValue_705" to="add_ln29_9" fromId="705" toId="94">
</dataflow>
<dataflow id="779" from="idx150" to="zext_ln29" fromId="93" toId="95">
</dataflow>
<dataflow id="780" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr" fromId="67" toId="96">
</dataflow>
<dataflow id="781" from="StgValue_716" to="this_numerator_word_num_bits_addr" fromId="716" toId="96">
</dataflow>
<dataflow id="782" from="zext_ln29" to="this_numerator_word_num_bits_addr" fromId="95" toId="96">
</dataflow>
<dataflow id="783" from="StgValue_716" to="store_ln29" fromId="716" toId="97">
</dataflow>
<dataflow id="784" from="this_numerator_word_num_bits_addr" to="store_ln29" fromId="96" toId="97">
</dataflow>
<dataflow id="785" from="idx150" to="icmp_ln29_9" fromId="93" toId="98">
</dataflow>
<dataflow id="786" from="StgValue_752" to="icmp_ln29_9" fromId="752" toId="98">
</dataflow>
<dataflow id="787" from="_ssdm_op_SpecLoopTripCount" to="empty_103" fromId="754" toId="99">
</dataflow>
<dataflow id="788" from="StgValue_756" to="empty_103" fromId="756" toId="99">
</dataflow>
<dataflow id="789" from="StgValue_756" to="empty_103" fromId="756" toId="99">
</dataflow>
<dataflow id="790" from="StgValue_756" to="empty_103" fromId="756" toId="99">
</dataflow>
<dataflow id="791" from="icmp_ln29_9" to="br_ln29" fromId="98" toId="100">
</dataflow>
<dataflow id="792" from="na_numerator_word_num_bits" to="un" fromId="67" toId="101">
</dataflow>
<dataflow id="793" from="StgValue_716" to="un" fromId="716" toId="101">
</dataflow>
<dataflow id="794" from="StgValue_716" to="un" fromId="716" toId="101">
</dataflow>
<dataflow id="795" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_38" fromId="67" toId="102">
</dataflow>
<dataflow id="796" from="StgValue_716" to="this_numerator_word_num_bits_addr_38" fromId="716" toId="102">
</dataflow>
<dataflow id="797" from="StgValue_756" to="this_numerator_word_num_bits_addr_38" fromId="756" toId="102">
</dataflow>
<dataflow id="798" from="add_ln498" to="na_num_numerator_words" fromId="110" toId="104">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="799" from="br_ln498" to="na_num_numerator_words" fromId="115" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="801" from="StgValue_800" to="na_num_numerator_words" fromId="800" toId="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="802" from="br_ln498" to="na_num_numerator_words" fromId="103" toId="104">
</dataflow>
<dataflow id="803" from="na_num_numerator_words" to="icmp_ln498" fromId="104" toId="105">
</dataflow>
<dataflow id="805" from="StgValue_804" to="icmp_ln498" fromId="804" toId="105">
</dataflow>
<dataflow id="806" from="_ssdm_op_SpecLoopTripCount" to="empty_104" fromId="754" toId="106">
</dataflow>
<dataflow id="807" from="StgValue_697" to="empty_104" fromId="697" toId="106">
</dataflow>
<dataflow id="808" from="StgValue_756" to="empty_104" fromId="756" toId="106">
</dataflow>
<dataflow id="810" from="StgValue_809" to="empty_104" fromId="809" toId="106">
</dataflow>
<dataflow id="811" from="icmp_ln498" to="br_ln498" fromId="105" toId="107">
</dataflow>
<dataflow id="813" from="_ssdm_op_SpecLoopName" to="specloopname_ln498" fromId="812" toId="108">
</dataflow>
<dataflow id="815" from="empty_6" to="specloopname_ln498" fromId="814" toId="108">
</dataflow>
<dataflow id="816" from="na_num_numerator_words" to="trunc_ln498" fromId="104" toId="109">
</dataflow>
<dataflow id="817" from="na_num_numerator_words" to="add_ln498" fromId="104" toId="110">
</dataflow>
<dataflow id="819" from="StgValue_818" to="add_ln498" fromId="818" toId="110">
</dataflow>
<dataflow id="820" from="trunc_ln498" to="add_ln498_3" fromId="109" toId="111">
</dataflow>
<dataflow id="821" from="StgValue_752" to="add_ln498_3" fromId="752" toId="111">
</dataflow>
<dataflow id="822" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_6" fromId="713" toId="112">
</dataflow>
<dataflow id="823" from="p_read_10" to="tmp_6" fromId="66" toId="112">
</dataflow>
<dataflow id="824" from="p_read19" to="tmp_6" fromId="65" toId="112">
</dataflow>
<dataflow id="825" from="p_read_9" to="tmp_6" fromId="64" toId="112">
</dataflow>
<dataflow id="826" from="p_read_8" to="tmp_6" fromId="63" toId="112">
</dataflow>
<dataflow id="827" from="add_ln498_3" to="tmp_6" fromId="111" toId="112">
</dataflow>
<dataflow id="828" from="tmp_6" to="icmp_ln498_3" fromId="112" toId="113">
</dataflow>
<dataflow id="829" from="StgValue_716" to="icmp_ln498_3" fromId="716" toId="113">
</dataflow>
<dataflow id="830" from="icmp_ln498_3" to="br_ln498" fromId="113" toId="114">
</dataflow>
<dataflow id="831" from="add_ln502" to="na_num_divisor_words" fromId="118" toId="117">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="832" from="br_ln502" to="na_num_divisor_words" fromId="128" toId="117">
<BackEdge/>
</dataflow>
<dataflow id="833" from="StgValue_756" to="na_num_divisor_words" fromId="756" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="834" from="br_ln502" to="na_num_divisor_words" fromId="116" toId="117">
</dataflow>
<dataflow id="835" from="na_num_divisor_words" to="add_ln502" fromId="117" toId="118">
</dataflow>
<dataflow id="837" from="StgValue_836" to="add_ln502" fromId="836" toId="118">
</dataflow>
<dataflow id="839" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="119">
</dataflow>
<dataflow id="841" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="119">
</dataflow>
<dataflow id="843" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="119">
</dataflow>
<dataflow id="844" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="119">
</dataflow>
<dataflow id="845" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="119">
</dataflow>
<dataflow id="847" from="p_str" to="specpipeline_ln0" fromId="846" toId="119">
</dataflow>
<dataflow id="848" from="na_num_divisor_words" to="icmp_ln502" fromId="117" toId="120">
</dataflow>
<dataflow id="849" from="StgValue_716" to="icmp_ln502" fromId="716" toId="120">
</dataflow>
<dataflow id="850" from="na_num_divisor_words" to="trunc_ln502" fromId="117" toId="121">
</dataflow>
<dataflow id="851" from="trunc_ln502" to="add_ln505" fromId="121" toId="122">
</dataflow>
<dataflow id="852" from="StgValue_752" to="add_ln505" fromId="752" toId="122">
</dataflow>
<dataflow id="853" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="x_assign" fromId="713" toId="123">
</dataflow>
<dataflow id="854" from="p_read_7" to="x_assign" fromId="62" toId="123">
</dataflow>
<dataflow id="855" from="p_read_6" to="x_assign" fromId="61" toId="123">
</dataflow>
<dataflow id="856" from="p_read_5" to="x_assign" fromId="60" toId="123">
</dataflow>
<dataflow id="857" from="p_read_4" to="x_assign" fromId="59" toId="123">
</dataflow>
<dataflow id="858" from="add_ln505" to="x_assign" fromId="122" toId="123">
</dataflow>
<dataflow id="859" from="x_assign" to="icmp_ln502_3" fromId="123" toId="124">
</dataflow>
<dataflow id="860" from="StgValue_716" to="icmp_ln502_3" fromId="716" toId="124">
</dataflow>
<dataflow id="861" from="icmp_ln502" to="and_ln502" fromId="120" toId="125">
</dataflow>
<dataflow id="862" from="icmp_ln502_3" to="and_ln502" fromId="124" toId="125">
</dataflow>
<dataflow id="863" from="and_ln502" to="br_ln502" fromId="125" toId="126">
</dataflow>
<dataflow id="864" from="_ssdm_op_SpecLoopName" to="specloopname_ln502" fromId="812" toId="127">
</dataflow>
<dataflow id="866" from="empty_5" to="specloopname_ln502" fromId="865" toId="127">
</dataflow>
<dataflow id="867" from="na_num_numerator_words" to="trunc_ln493" fromId="104" toId="129">
</dataflow>
<dataflow id="868" from="na_num_divisor_words" to="trunc_ln493_3" fromId="117" toId="130">
</dataflow>
<dataflow id="869" from="na_num_divisor_words" to="trunc_ln493_4" fromId="117" toId="131">
</dataflow>
<dataflow id="870" from="trunc_ln493_3" to="add_ln493" fromId="130" toId="132">
</dataflow>
<dataflow id="871" from="StgValue_840" to="add_ln493" fromId="840" toId="132">
</dataflow>
<dataflow id="873" from="llvm.ctlz.i64" to="tmp" fromId="872" toId="133">
</dataflow>
<dataflow id="874" from="x_assign" to="tmp" fromId="123" toId="133">
</dataflow>
<dataflow id="876" from="StgValue_875" to="tmp" fromId="875" toId="133">
</dataflow>
<dataflow id="877" from="tmp" to="na_shift" fromId="133" toId="134">
</dataflow>
<dataflow id="878" from="na_shift" to="icmp_ln506" fromId="134" toId="135">
</dataflow>
<dataflow id="879" from="StgValue_842" to="icmp_ln506" fromId="842" toId="135">
</dataflow>
<dataflow id="880" from="icmp_ln506" to="br_ln506" fromId="135" toId="136">
</dataflow>
<dataflow id="881" from="p_read_10" to="store_ln520" fromId="66" toId="137">
</dataflow>
<dataflow id="882" from="un" to="store_ln520" fromId="101" toId="137">
</dataflow>
<dataflow id="883" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_39" fromId="67" toId="138">
</dataflow>
<dataflow id="884" from="StgValue_716" to="this_numerator_word_num_bits_addr_39" fromId="716" toId="138">
</dataflow>
<dataflow id="885" from="StgValue_697" to="this_numerator_word_num_bits_addr_39" fromId="697" toId="138">
</dataflow>
<dataflow id="886" from="p_read19" to="store_ln520" fromId="65" toId="139">
</dataflow>
<dataflow id="887" from="this_numerator_word_num_bits_addr_39" to="store_ln520" fromId="138" toId="139">
</dataflow>
<dataflow id="888" from="na_shift" to="sh_prom_i" fromId="134" toId="140">
</dataflow>
<dataflow id="890" from="StgValue_889" to="sub25_i" fromId="889" toId="141">
</dataflow>
<dataflow id="891" from="na_shift" to="sub25_i" fromId="134" toId="141">
</dataflow>
<dataflow id="892" from="sub25_i" to="sh_prom26_i" fromId="141" toId="142">
</dataflow>
<dataflow id="893" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_40" fromId="67" toId="144">
</dataflow>
<dataflow id="894" from="StgValue_716" to="this_numerator_word_num_bits_addr_40" fromId="716" toId="144">
</dataflow>
<dataflow id="895" from="StgValue_809" to="this_numerator_word_num_bits_addr_40" fromId="809" toId="144">
</dataflow>
<dataflow id="896" from="p_read_9" to="store_ln520" fromId="64" toId="145">
</dataflow>
<dataflow id="897" from="this_numerator_word_num_bits_addr_40" to="store_ln520" fromId="144" toId="145">
</dataflow>
<dataflow id="898" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_41" fromId="67" toId="146">
</dataflow>
<dataflow id="899" from="StgValue_716" to="this_numerator_word_num_bits_addr_41" fromId="716" toId="146">
</dataflow>
<dataflow id="901" from="StgValue_900" to="this_numerator_word_num_bits_addr_41" fromId="900" toId="146">
</dataflow>
<dataflow id="902" from="p_read_8" to="store_ln520" fromId="63" toId="147">
</dataflow>
<dataflow id="903" from="this_numerator_word_num_bits_addr_41" to="store_ln520" fromId="146" toId="147">
</dataflow>
<dataflow id="904" from="na_divisor_word_num_bits_3_1" to="na_divisor_word_num_bits_3_2" fromId="82" toId="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="905" from="br_ln508" to="na_divisor_word_num_bits_3_2" fromId="143" toId="149">
</dataflow>
<dataflow id="906" from="na_divisor_word_num_bits_3_3" to="na_divisor_word_num_bits_3_2" fromId="175" toId="149">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="907" from="br_ln0" to="na_divisor_word_num_bits_3_2" fromId="176" toId="149">
<BackEdge/>
</dataflow>
<dataflow id="908" from="na_divisor_word_num_bits_2_1" to="na_divisor_word_num_bits_2_2" fromId="81" toId="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="909" from="br_ln508" to="na_divisor_word_num_bits_2_2" fromId="143" toId="150">
</dataflow>
<dataflow id="910" from="na_divisor_word_num_bits_2_3" to="na_divisor_word_num_bits_2_2" fromId="174" toId="150">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="911" from="br_ln0" to="na_divisor_word_num_bits_2_2" fromId="176" toId="150">
<BackEdge/>
</dataflow>
<dataflow id="912" from="na_divisor_word_num_bits_1_1" to="na_divisor_word_num_bits_1_2" fromId="80" toId="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="913" from="br_ln508" to="na_divisor_word_num_bits_1_2" fromId="143" toId="151">
</dataflow>
<dataflow id="914" from="na_divisor_word_num_bits_1_3" to="na_divisor_word_num_bits_1_2" fromId="173" toId="151">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="915" from="br_ln0" to="na_divisor_word_num_bits_1_2" fromId="176" toId="151">
<BackEdge/>
</dataflow>
<dataflow id="916" from="tmp_5" to="empty_105" fromId="79" toId="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="917" from="br_ln508" to="empty_105" fromId="143" toId="152">
</dataflow>
<dataflow id="918" from="tmp_8" to="empty_105" fromId="172" toId="152">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="919" from="br_ln0" to="empty_105" fromId="176" toId="152">
<BackEdge/>
</dataflow>
<dataflow id="920" from="tmp_s" to="empty_106" fromId="78" toId="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="921" from="br_ln508" to="empty_106" fromId="143" toId="153">
</dataflow>
<dataflow id="922" from="tmp_7" to="empty_106" fromId="171" toId="153">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="923" from="br_ln0" to="empty_106" fromId="176" toId="153">
<BackEdge/>
</dataflow>
<dataflow id="924" from="this_assign_51_1_s" to="this_assign_51_1_014" fromId="77" toId="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="925" from="br_ln508" to="this_assign_51_1_014" fromId="143" toId="154">
</dataflow>
<dataflow id="926" from="this_assign_51_1_1" to="this_assign_51_1_014" fromId="170" toId="154">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="927" from="br_ln0" to="this_assign_51_1_014" fromId="176" toId="154">
<BackEdge/>
</dataflow>
<dataflow id="928" from="StgValue_752" to="i" fromId="752" toId="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="929" from="br_ln508" to="i" fromId="143" toId="155">
</dataflow>
<dataflow id="930" from="add_ln508" to="i" fromId="165" toId="155">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="931" from="br_ln0" to="i" fromId="176" toId="155">
<BackEdge/>
</dataflow>
<dataflow id="932" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="156">
</dataflow>
<dataflow id="933" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="156">
</dataflow>
<dataflow id="934" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="156">
</dataflow>
<dataflow id="935" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="156">
</dataflow>
<dataflow id="936" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="156">
</dataflow>
<dataflow id="937" from="p_str" to="specpipeline_ln0" fromId="846" toId="156">
</dataflow>
<dataflow id="938" from="i" to="icmp_ln508" fromId="155" toId="157">
</dataflow>
<dataflow id="939" from="StgValue_699" to="icmp_ln508" fromId="699" toId="157">
</dataflow>
<dataflow id="940" from="_ssdm_op_SpecLoopTripCount" to="empty_107" fromId="754" toId="158">
</dataflow>
<dataflow id="941" from="StgValue_900" to="empty_107" fromId="900" toId="158">
</dataflow>
<dataflow id="942" from="StgValue_900" to="empty_107" fromId="900" toId="158">
</dataflow>
<dataflow id="943" from="StgValue_900" to="empty_107" fromId="900" toId="158">
</dataflow>
<dataflow id="944" from="icmp_ln508" to="br_ln508" fromId="157" toId="159">
</dataflow>
<dataflow id="945" from="_ssdm_op_SpecLoopName" to="specloopname_ln508" fromId="812" toId="160">
</dataflow>
<dataflow id="947" from="empty_4" to="specloopname_ln508" fromId="946" toId="160">
</dataflow>
<dataflow id="948" from="i" to="switch_ln509" fromId="155" toId="161">
</dataflow>
<dataflow id="949" from="StgValue_705" to="switch_ln509" fromId="705" toId="161">
</dataflow>
<dataflow id="951" from="StgValue_950" to="switch_ln509" fromId="950" toId="161">
</dataflow>
<dataflow id="952" from="p_read_5" to="phi_ln509" fromId="60" toId="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="953" from="br_ln509" to="phi_ln509" fromId="162" toId="164">
</dataflow>
<dataflow id="954" from="p_read_4" to="phi_ln509" fromId="59" toId="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="955" from="br_ln509" to="phi_ln509" fromId="163" toId="164">
</dataflow>
<dataflow id="956" from="p_read_6" to="phi_ln509" fromId="61" toId="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="957" from="switch_ln509" to="phi_ln509" fromId="161" toId="164">
</dataflow>
<dataflow id="958" from="i" to="add_ln508" fromId="155" toId="165">
</dataflow>
<dataflow id="959" from="StgValue_752" to="add_ln508" fromId="752" toId="165">
</dataflow>
<dataflow id="960" from="phi_ln509" to="shl_ln509" fromId="164" toId="166">
</dataflow>
<dataflow id="961" from="sh_prom_i" to="shl_ln509" fromId="140" toId="166">
</dataflow>
<dataflow id="962" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="phi_ln509_1" fromId="713" toId="167">
</dataflow>
<dataflow id="963" from="p_read_5" to="phi_ln509_1" fromId="60" toId="167">
</dataflow>
<dataflow id="964" from="p_read_7" to="phi_ln509_1" fromId="62" toId="167">
</dataflow>
<dataflow id="965" from="p_read_6" to="phi_ln509_1" fromId="61" toId="167">
</dataflow>
<dataflow id="966" from="p_read_5" to="phi_ln509_1" fromId="60" toId="167">
</dataflow>
<dataflow id="967" from="i" to="phi_ln509_1" fromId="155" toId="167">
</dataflow>
<dataflow id="968" from="phi_ln509_1" to="lshr_ln509" fromId="167" toId="168">
</dataflow>
<dataflow id="969" from="sh_prom26_i" to="lshr_ln509" fromId="142" toId="168">
</dataflow>
<dataflow id="970" from="lshr_ln509" to="or_ln509" fromId="168" toId="169">
</dataflow>
<dataflow id="971" from="shl_ln509" to="or_ln509" fromId="166" toId="169">
</dataflow>
<dataflow id="972" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="this_assign_51_1_1" fromId="713" toId="170">
</dataflow>
<dataflow id="973" from="this_assign_51_1_014" to="this_assign_51_1_1" fromId="154" toId="170">
</dataflow>
<dataflow id="974" from="or_ln509" to="this_assign_51_1_1" fromId="169" toId="170">
</dataflow>
<dataflow id="975" from="this_assign_51_1_014" to="this_assign_51_1_1" fromId="154" toId="170">
</dataflow>
<dataflow id="976" from="this_assign_51_1_014" to="this_assign_51_1_1" fromId="154" toId="170">
</dataflow>
<dataflow id="977" from="i" to="this_assign_51_1_1" fromId="155" toId="170">
</dataflow>
<dataflow id="978" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_7" fromId="713" toId="171">
</dataflow>
<dataflow id="979" from="empty_106" to="tmp_7" fromId="153" toId="171">
</dataflow>
<dataflow id="980" from="empty_106" to="tmp_7" fromId="153" toId="171">
</dataflow>
<dataflow id="981" from="or_ln509" to="tmp_7" fromId="169" toId="171">
</dataflow>
<dataflow id="982" from="empty_106" to="tmp_7" fromId="153" toId="171">
</dataflow>
<dataflow id="983" from="i" to="tmp_7" fromId="155" toId="171">
</dataflow>
<dataflow id="984" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_8" fromId="713" toId="172">
</dataflow>
<dataflow id="985" from="or_ln509" to="tmp_8" fromId="169" toId="172">
</dataflow>
<dataflow id="986" from="empty_105" to="tmp_8" fromId="152" toId="172">
</dataflow>
<dataflow id="987" from="empty_105" to="tmp_8" fromId="152" toId="172">
</dataflow>
<dataflow id="988" from="or_ln509" to="tmp_8" fromId="169" toId="172">
</dataflow>
<dataflow id="989" from="i" to="tmp_8" fromId="155" toId="172">
</dataflow>
<dataflow id="990" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_1_3" fromId="713" toId="173">
</dataflow>
<dataflow id="991" from="na_divisor_word_num_bits_1_2" to="na_divisor_word_num_bits_1_3" fromId="151" toId="173">
</dataflow>
<dataflow id="992" from="or_ln509" to="na_divisor_word_num_bits_1_3" fromId="169" toId="173">
</dataflow>
<dataflow id="993" from="na_divisor_word_num_bits_1_2" to="na_divisor_word_num_bits_1_3" fromId="151" toId="173">
</dataflow>
<dataflow id="994" from="na_divisor_word_num_bits_1_2" to="na_divisor_word_num_bits_1_3" fromId="151" toId="173">
</dataflow>
<dataflow id="995" from="i" to="na_divisor_word_num_bits_1_3" fromId="155" toId="173">
</dataflow>
<dataflow id="996" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_2_3" fromId="713" toId="174">
</dataflow>
<dataflow id="997" from="na_divisor_word_num_bits_2_2" to="na_divisor_word_num_bits_2_3" fromId="150" toId="174">
</dataflow>
<dataflow id="998" from="na_divisor_word_num_bits_2_2" to="na_divisor_word_num_bits_2_3" fromId="150" toId="174">
</dataflow>
<dataflow id="999" from="or_ln509" to="na_divisor_word_num_bits_2_3" fromId="169" toId="174">
</dataflow>
<dataflow id="1000" from="na_divisor_word_num_bits_2_2" to="na_divisor_word_num_bits_2_3" fromId="150" toId="174">
</dataflow>
<dataflow id="1001" from="i" to="na_divisor_word_num_bits_2_3" fromId="155" toId="174">
</dataflow>
<dataflow id="1002" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="na_divisor_word_num_bits_3_3" fromId="713" toId="175">
</dataflow>
<dataflow id="1003" from="or_ln509" to="na_divisor_word_num_bits_3_3" fromId="169" toId="175">
</dataflow>
<dataflow id="1004" from="na_divisor_word_num_bits_3_2" to="na_divisor_word_num_bits_3_3" fromId="149" toId="175">
</dataflow>
<dataflow id="1005" from="na_divisor_word_num_bits_3_2" to="na_divisor_word_num_bits_3_3" fromId="149" toId="175">
</dataflow>
<dataflow id="1006" from="or_ln509" to="na_divisor_word_num_bits_3_3" fromId="169" toId="175">
</dataflow>
<dataflow id="1007" from="i" to="na_divisor_word_num_bits_3_3" fromId="155" toId="175">
</dataflow>
<dataflow id="1008" from="p_read_7" to="shl_ln510" fromId="62" toId="177">
</dataflow>
<dataflow id="1009" from="sh_prom_i" to="shl_ln510" fromId="140" toId="177">
</dataflow>
<dataflow id="1010" from="p_read_8" to="lshr_ln512" fromId="63" toId="178">
</dataflow>
<dataflow id="1011" from="sh_prom26_i" to="lshr_ln512" fromId="142" toId="178">
</dataflow>
<dataflow id="1012" from="lshr_ln512" to="store_ln512" fromId="178" toId="179">
</dataflow>
<dataflow id="1013" from="this_numerator_word_num_bits_addr_38" to="store_ln512" fromId="102" toId="179">
</dataflow>
<dataflow id="1014" from="p_read_8" to="empty_108" fromId="63" toId="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1015" from="br_ln513" to="empty_108" fromId="180" toId="181">
</dataflow>
<dataflow id="1016" from="phi_ln514" to="empty_108" fromId="194" toId="181">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1017" from="br_ln0" to="empty_108" fromId="199" toId="181">
<BackEdge/>
</dataflow>
<dataflow id="1018" from="StgValue_752" to="i_19" fromId="752" toId="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1019" from="br_ln513" to="i_19" fromId="180" toId="182">
</dataflow>
<dataflow id="1020" from="add_ln513" to="i_19" fromId="187" toId="182">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1021" from="br_ln0" to="i_19" fromId="199" toId="182">
<BackEdge/>
</dataflow>
<dataflow id="1022" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="183">
</dataflow>
<dataflow id="1023" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="183">
</dataflow>
<dataflow id="1024" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="183">
</dataflow>
<dataflow id="1025" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="183">
</dataflow>
<dataflow id="1026" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="183">
</dataflow>
<dataflow id="1027" from="p_str" to="specpipeline_ln0" fromId="846" toId="183">
</dataflow>
<dataflow id="1028" from="i_19" to="icmp_ln513" fromId="182" toId="184">
</dataflow>
<dataflow id="1029" from="StgValue_699" to="icmp_ln513" fromId="699" toId="184">
</dataflow>
<dataflow id="1030" from="_ssdm_op_SpecLoopTripCount" to="empty_109" fromId="754" toId="185">
</dataflow>
<dataflow id="1031" from="StgValue_900" to="empty_109" fromId="900" toId="185">
</dataflow>
<dataflow id="1032" from="StgValue_900" to="empty_109" fromId="900" toId="185">
</dataflow>
<dataflow id="1033" from="StgValue_900" to="empty_109" fromId="900" toId="185">
</dataflow>
<dataflow id="1034" from="icmp_ln513" to="br_ln513" fromId="184" toId="186">
</dataflow>
<dataflow id="1035" from="i_19" to="add_ln513" fromId="182" toId="187">
</dataflow>
<dataflow id="1036" from="StgValue_752" to="add_ln513" fromId="752" toId="187">
</dataflow>
<dataflow id="1037" from="i_19" to="trunc_ln513_cast" fromId="182" toId="188">
</dataflow>
<dataflow id="1038" from="_ssdm_op_SpecLoopName" to="specloopname_ln513" fromId="812" toId="189">
</dataflow>
<dataflow id="1040" from="empty_3" to="specloopname_ln513" fromId="1039" toId="189">
</dataflow>
<dataflow id="1041" from="empty_108" to="shl_ln514" fromId="181" toId="190">
</dataflow>
<dataflow id="1042" from="sh_prom_i" to="shl_ln514" fromId="140" toId="190">
</dataflow>
<dataflow id="1043" from="i_19" to="switch_ln514" fromId="182" toId="191">
</dataflow>
<dataflow id="1044" from="StgValue_705" to="switch_ln514" fromId="705" toId="191">
</dataflow>
<dataflow id="1045" from="StgValue_950" to="switch_ln514" fromId="950" toId="191">
</dataflow>
<dataflow id="1046" from="p_read19" to="phi_ln514" fromId="65" toId="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1047" from="br_ln514" to="phi_ln514" fromId="192" toId="194">
</dataflow>
<dataflow id="1048" from="p_read_9" to="phi_ln514" fromId="64" toId="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="!1"/>
<literal name="i_19" val="!2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1049" from="br_ln514" to="phi_ln514" fromId="193" toId="194">
</dataflow>
<dataflow id="1050" from="p_read_10" to="phi_ln514" fromId="66" toId="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="i_19" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1051" from="switch_ln514" to="phi_ln514" fromId="191" toId="194">
</dataflow>
<dataflow id="1052" from="phi_ln514" to="lshr_ln514" fromId="194" toId="195">
</dataflow>
<dataflow id="1053" from="sh_prom26_i" to="lshr_ln514" fromId="142" toId="195">
</dataflow>
<dataflow id="1054" from="lshr_ln514" to="or_ln514" fromId="195" toId="196">
</dataflow>
<dataflow id="1055" from="shl_ln514" to="or_ln514" fromId="190" toId="196">
</dataflow>
<dataflow id="1056" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_43" fromId="67" toId="197">
</dataflow>
<dataflow id="1057" from="StgValue_716" to="this_numerator_word_num_bits_addr_43" fromId="716" toId="197">
</dataflow>
<dataflow id="1058" from="trunc_ln513_cast" to="this_numerator_word_num_bits_addr_43" fromId="188" toId="197">
</dataflow>
<dataflow id="1059" from="or_ln514" to="store_ln514" fromId="196" toId="198">
</dataflow>
<dataflow id="1060" from="this_numerator_word_num_bits_addr_43" to="store_ln514" fromId="197" toId="198">
</dataflow>
<dataflow id="1061" from="p_read_10" to="shl_ln515" fromId="66" toId="200">
</dataflow>
<dataflow id="1062" from="sh_prom_i" to="shl_ln515" fromId="140" toId="200">
</dataflow>
<dataflow id="1063" from="shl_ln515" to="store_ln515" fromId="200" toId="201">
</dataflow>
<dataflow id="1064" from="un" to="store_ln515" fromId="101" toId="201">
</dataflow>
<dataflow id="1065" from="na_divisor_word_num_bits_3_2" to="na_divisor_word_num_bits_3_4" fromId="149" toId="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1066" from="br_ln516" to="na_divisor_word_num_bits_3_4" fromId="202" toId="203">
</dataflow>
<dataflow id="1067" from="p_read_4" to="na_divisor_word_num_bits_3_4" fromId="59" toId="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1068" from="br_ln0" to="na_divisor_word_num_bits_3_4" fromId="148" toId="203">
</dataflow>
<dataflow id="1069" from="na_divisor_word_num_bits_2_2" to="na_divisor_word_num_bits_2_4" fromId="150" toId="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1070" from="br_ln516" to="na_divisor_word_num_bits_2_4" fromId="202" toId="204">
</dataflow>
<dataflow id="1071" from="p_read_5" to="na_divisor_word_num_bits_2_4" fromId="60" toId="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1072" from="br_ln0" to="na_divisor_word_num_bits_2_4" fromId="148" toId="204">
</dataflow>
<dataflow id="1073" from="na_divisor_word_num_bits_1_2" to="na_divisor_word_num_bits_1_4" fromId="151" toId="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1074" from="br_ln516" to="na_divisor_word_num_bits_1_4" fromId="202" toId="205">
</dataflow>
<dataflow id="1075" from="p_read_6" to="na_divisor_word_num_bits_1_4" fromId="61" toId="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1076" from="br_ln0" to="na_divisor_word_num_bits_1_4" fromId="148" toId="205">
</dataflow>
<dataflow id="1077" from="shl_ln510" to="d" fromId="177" toId="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1078" from="br_ln516" to="d" fromId="202" toId="206">
</dataflow>
<dataflow id="1079" from="p_read_7" to="d" fromId="62" toId="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1080" from="br_ln0" to="d" fromId="148" toId="206">
</dataflow>
<dataflow id="1081" from="empty_105" to="empty_110" fromId="152" toId="207">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1082" from="br_ln516" to="empty_110" fromId="202" toId="207">
</dataflow>
<dataflow id="1083" from="p_read_4" to="empty_110" fromId="59" toId="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1084" from="br_ln0" to="empty_110" fromId="148" toId="207">
</dataflow>
<dataflow id="1085" from="empty_106" to="empty_111" fromId="153" toId="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1086" from="br_ln516" to="empty_111" fromId="202" toId="208">
</dataflow>
<dataflow id="1087" from="p_read_5" to="empty_111" fromId="60" toId="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1088" from="br_ln0" to="empty_111" fromId="148" toId="208">
</dataflow>
<dataflow id="1089" from="this_assign_51_1_014" to="high_assign" fromId="154" toId="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1090" from="br_ln516" to="high_assign" fromId="202" toId="209">
</dataflow>
<dataflow id="1091" from="p_read_6" to="high_assign" fromId="61" toId="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1092" from="br_ln0" to="high_assign" fromId="148" toId="209">
</dataflow>
<dataflow id="1093" from="d" to="d0" fromId="206" toId="210">
</dataflow>
<dataflow id="1094" from="na_num_numerator_words" to="zext_ln525" fromId="104" toId="211">
</dataflow>
<dataflow id="1095" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_42" fromId="67" toId="212">
</dataflow>
<dataflow id="1096" from="StgValue_716" to="this_numerator_word_num_bits_addr_42" fromId="716" toId="212">
</dataflow>
<dataflow id="1097" from="zext_ln525" to="this_numerator_word_num_bits_addr_42" fromId="211" toId="212">
</dataflow>
<dataflow id="1098" from="this_numerator_word_num_bits_addr_42" to="this_numerator_word_num_bits_load" fromId="212" toId="213">
</dataflow>
<dataflow id="1099" from="trunc_ln493" to="add_ln525" fromId="129" toId="214">
</dataflow>
<dataflow id="1100" from="StgValue_752" to="add_ln525" fromId="752" toId="214">
</dataflow>
<dataflow id="1101" from="add_ln525" to="zext_ln525_3" fromId="214" toId="215">
</dataflow>
<dataflow id="1102" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_44" fromId="67" toId="216">
</dataflow>
<dataflow id="1103" from="StgValue_716" to="this_numerator_word_num_bits_addr_44" fromId="716" toId="216">
</dataflow>
<dataflow id="1104" from="zext_ln525_3" to="this_numerator_word_num_bits_addr_44" fromId="215" toId="216">
</dataflow>
<dataflow id="1105" from="this_numerator_word_num_bits_addr_44" to="this_numerator_word_num_bits_load_17" fromId="216" toId="217">
</dataflow>
<dataflow id="1106" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_9" fromId="713" toId="218">
</dataflow>
<dataflow id="1107" from="d" to="tmp_9" fromId="206" toId="218">
</dataflow>
<dataflow id="1108" from="high_assign" to="tmp_9" fromId="209" toId="218">
</dataflow>
<dataflow id="1109" from="empty_111" to="tmp_9" fromId="208" toId="218">
</dataflow>
<dataflow id="1110" from="empty_110" to="tmp_9" fromId="207" toId="218">
</dataflow>
<dataflow id="1111" from="add_ln505" to="tmp_9" fromId="122" toId="218">
</dataflow>
<dataflow id="1112" from="this_numerator_word_num_bits_addr_42" to="this_numerator_word_num_bits_load" fromId="212" toId="219">
</dataflow>
<dataflow id="1113" from="this_numerator_word_num_bits_load" to="icmp_ln525" fromId="219" toId="220">
</dataflow>
<dataflow id="1114" from="StgValue_716" to="icmp_ln525" fromId="716" toId="220">
</dataflow>
<dataflow id="1115" from="this_numerator_word_num_bits_addr_44" to="this_numerator_word_num_bits_load_17" fromId="216" toId="221">
</dataflow>
<dataflow id="1116" from="this_numerator_word_num_bits_load_17" to="icmp_ln525_3" fromId="221" toId="222">
</dataflow>
<dataflow id="1117" from="tmp_9" to="icmp_ln525_3" fromId="218" toId="222">
</dataflow>
<dataflow id="1118" from="na_num_numerator_words" to="na_num_numerator_words_3" fromId="104" toId="223">
</dataflow>
<dataflow id="1120" from="StgValue_1119" to="na_num_numerator_words_3" fromId="1119" toId="223">
</dataflow>
<dataflow id="1121" from="icmp_ln525" to="and_ln525" fromId="220" toId="224">
</dataflow>
<dataflow id="1122" from="icmp_ln525_3" to="and_ln525" fromId="222" toId="224">
</dataflow>
<dataflow id="1123" from="and_ln525" to="select_ln525" fromId="224" toId="225">
</dataflow>
<dataflow id="1124" from="na_num_numerator_words" to="select_ln525" fromId="104" toId="225">
</dataflow>
<dataflow id="1125" from="na_num_numerator_words_3" to="select_ln525" fromId="223" toId="225">
</dataflow>
<dataflow id="1126" from="select_ln525" to="zext_ln659" fromId="225" toId="226">
</dataflow>
<dataflow id="1127" from="select_ln525" to="trunc_ln659" fromId="225" toId="227">
</dataflow>
<dataflow id="1128" from="zext_ln659" to="icmp_ln659" fromId="226" toId="228">
</dataflow>
<dataflow id="1129" from="trunc_ln493_3" to="icmp_ln659" fromId="130" toId="228">
</dataflow>
<dataflow id="1130" from="icmp_ln659" to="br_ln659" fromId="228" toId="229">
</dataflow>
<dataflow id="1131" from="trunc_ln493_3" to="switch_ln662" fromId="130" toId="230">
</dataflow>
<dataflow id="1132" from="StgValue_671" to="switch_ln662" fromId="671" toId="230">
</dataflow>
<dataflow id="1134" from="StgValue_1133" to="switch_ln662" fromId="1133" toId="230">
</dataflow>
<dataflow id="1136" from="_ssdm_op_PartSelect.i8.i64.i32.i32" to="trunc_ln" fromId="1135" toId="231">
</dataflow>
<dataflow id="1137" from="d" to="trunc_ln" fromId="206" toId="231">
</dataflow>
<dataflow id="1139" from="StgValue_1138" to="trunc_ln" fromId="1138" toId="231">
</dataflow>
<dataflow id="1141" from="StgValue_1140" to="trunc_ln" fromId="1140" toId="231">
</dataflow>
<dataflow id="1142" from="trunc_ln" to="zext_ln609" fromId="231" toId="232">
</dataflow>
<dataflow id="1143" from="intx_internal_reciprocal_table" to="intx_internal_reciprocal_table_addr" fromId="670" toId="233">
</dataflow>
<dataflow id="1144" from="StgValue_716" to="intx_internal_reciprocal_table_addr" fromId="716" toId="233">
</dataflow>
<dataflow id="1145" from="zext_ln609" to="intx_internal_reciprocal_table_addr" fromId="232" toId="233">
</dataflow>
<dataflow id="1146" from="intx_internal_reciprocal_table_addr" to="v0" fromId="233" toId="234">
</dataflow>
<dataflow id="1147" from="StgValue_671" to="q_word_num_bits_3_0" fromId="671" toId="235">
</dataflow>
<dataflow id="1148" from="StgValue_671" to="q_word_num_bits_2_0" fromId="671" toId="236">
</dataflow>
<dataflow id="1149" from="StgValue_671" to="q_word_num_bits_1_0" fromId="671" toId="237">
</dataflow>
<dataflow id="1150" from="StgValue_671" to="q_word_num_bits_0_0" fromId="671" toId="238">
</dataflow>
<dataflow id="1151" from="StgValue_671" to="agg_result_16_0" fromId="671" toId="240">
</dataflow>
<dataflow id="1152" from="StgValue_671" to="agg_result_15_0" fromId="671" toId="241">
</dataflow>
<dataflow id="1153" from="StgValue_671" to="agg_result_14_0" fromId="671" toId="242">
</dataflow>
<dataflow id="1154" from="StgValue_671" to="agg_result_1_0" fromId="671" toId="243">
</dataflow>
<dataflow id="1156" from="udivrem_by2.1" to="call_ret3" fromId="1155" toId="244">
</dataflow>
<dataflow id="1157" from="na_numerator_word_num_bits" to="call_ret3" fromId="67" toId="244">
</dataflow>
<dataflow id="1158" from="trunc_ln659" to="call_ret3" fromId="227" toId="244">
</dataflow>
<dataflow id="1159" from="d" to="call_ret3" fromId="206" toId="244">
</dataflow>
<dataflow id="1160" from="high_assign" to="call_ret3" fromId="209" toId="244">
</dataflow>
<dataflow id="1161" from="intx_internal_reciprocal_table" to="call_ret3" fromId="670" toId="244">
</dataflow>
<dataflow id="1162" from="udivrem_by2.1" to="call_ret3" fromId="1155" toId="245">
</dataflow>
<dataflow id="1163" from="na_numerator_word_num_bits" to="call_ret3" fromId="67" toId="245">
</dataflow>
<dataflow id="1164" from="trunc_ln659" to="call_ret3" fromId="227" toId="245">
</dataflow>
<dataflow id="1165" from="d" to="call_ret3" fromId="206" toId="245">
</dataflow>
<dataflow id="1166" from="high_assign" to="call_ret3" fromId="209" toId="245">
</dataflow>
<dataflow id="1167" from="intx_internal_reciprocal_table" to="call_ret3" fromId="670" toId="245">
</dataflow>
<dataflow id="1168" from="call_ret3" to="x" fromId="245" toId="246">
</dataflow>
<dataflow id="1169" from="call_ret3" to="x_3" fromId="245" toId="247">
</dataflow>
<dataflow id="1170" from="na_shift" to="zext_ln295" fromId="134" toId="248">
</dataflow>
<dataflow id="1171" from="x" to="lshr_ln373" fromId="246" toId="249">
</dataflow>
<dataflow id="1172" from="zext_ln295" to="lshr_ln373" fromId="248" toId="249">
</dataflow>
<dataflow id="1173" from="x_3" to="shl_ln373_3" fromId="247" toId="250">
</dataflow>
<dataflow id="1174" from="StgValue_697" to="shl_ln373_3" fromId="697" toId="250">
</dataflow>
<dataflow id="1175" from="na_shift" to="xor_ln373" fromId="134" toId="251">
</dataflow>
<dataflow id="1177" from="StgValue_1176" to="xor_ln373" fromId="1176" toId="251">
</dataflow>
<dataflow id="1178" from="xor_ln373" to="zext_ln373" fromId="251" toId="252">
</dataflow>
<dataflow id="1179" from="shl_ln373_3" to="shl_ln373" fromId="250" toId="253">
</dataflow>
<dataflow id="1180" from="zext_ln373" to="shl_ln373" fromId="252" toId="253">
</dataflow>
<dataflow id="1181" from="shl_ln373" to="low" fromId="253" toId="254">
</dataflow>
<dataflow id="1182" from="lshr_ln373" to="low" fromId="249" toId="254">
</dataflow>
<dataflow id="1183" from="x_3" to="high" fromId="247" toId="255">
</dataflow>
<dataflow id="1184" from="zext_ln295" to="high" fromId="248" toId="255">
</dataflow>
<dataflow id="1185" from="un" to="un_load" fromId="101" toId="256">
</dataflow>
<dataflow id="1186" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_45" fromId="67" toId="257">
</dataflow>
<dataflow id="1187" from="StgValue_716" to="this_numerator_word_num_bits_addr_45" fromId="716" toId="257">
</dataflow>
<dataflow id="1188" from="StgValue_697" to="this_numerator_word_num_bits_addr_45" fromId="697" toId="257">
</dataflow>
<dataflow id="1189" from="this_numerator_word_num_bits_addr_45" to="this_numerator_word_num_bits_load_18" fromId="257" toId="258">
</dataflow>
<dataflow id="1190" from="un" to="un_load" fromId="101" toId="259">
</dataflow>
<dataflow id="1191" from="this_numerator_word_num_bits_addr_45" to="this_numerator_word_num_bits_load_18" fromId="257" toId="260">
</dataflow>
<dataflow id="1192" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_46" fromId="67" toId="261">
</dataflow>
<dataflow id="1193" from="StgValue_716" to="this_numerator_word_num_bits_addr_46" fromId="716" toId="261">
</dataflow>
<dataflow id="1194" from="StgValue_809" to="this_numerator_word_num_bits_addr_46" fromId="809" toId="261">
</dataflow>
<dataflow id="1195" from="this_numerator_word_num_bits_addr_46" to="this_numerator_word_num_bits_load_19" fromId="261" toId="262">
</dataflow>
<dataflow id="1196" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_47" fromId="67" toId="263">
</dataflow>
<dataflow id="1197" from="StgValue_716" to="this_numerator_word_num_bits_addr_47" fromId="716" toId="263">
</dataflow>
<dataflow id="1198" from="StgValue_900" to="this_numerator_word_num_bits_addr_47" fromId="900" toId="263">
</dataflow>
<dataflow id="1199" from="this_numerator_word_num_bits_addr_47" to="this_numerator_word_num_bits_load_20" fromId="263" toId="264">
</dataflow>
<dataflow id="1200" from="this_numerator_word_num_bits_addr_46" to="this_numerator_word_num_bits_load_19" fromId="261" toId="265">
</dataflow>
<dataflow id="1201" from="this_numerator_word_num_bits_addr_47" to="this_numerator_word_num_bits_load_20" fromId="263" toId="266">
</dataflow>
<dataflow id="1203" from="StgValue_1202" to="write_flag14_0" fromId="1202" toId="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1204" from="br_ln29" to="write_flag14_0" fromId="267" toId="268">
</dataflow>
<dataflow id="1205" from="write_flag14_1" to="write_flag14_0" fromId="286" toId="268">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1206" from="br_ln29" to="write_flag14_0" fromId="293" toId="268">
<BackEdge/>
</dataflow>
<dataflow id="1207" from="StgValue_1202" to="write_flag17_0" fromId="1202" toId="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1208" from="br_ln29" to="write_flag17_0" fromId="267" toId="269">
</dataflow>
<dataflow id="1209" from="write_flag17_1" to="write_flag17_0" fromId="284" toId="269">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1210" from="br_ln29" to="write_flag17_0" fromId="293" toId="269">
<BackEdge/>
</dataflow>
<dataflow id="1211" from="StgValue_1202" to="write_flag20_0" fromId="1202" toId="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1212" from="br_ln29" to="write_flag20_0" fromId="267" toId="270">
</dataflow>
<dataflow id="1213" from="write_flag20_1" to="write_flag20_0" fromId="282" toId="270">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1214" from="br_ln29" to="write_flag20_0" fromId="293" toId="270">
<BackEdge/>
</dataflow>
<dataflow id="1215" from="StgValue_1202" to="write_flag23_0" fromId="1202" toId="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1216" from="br_ln29" to="write_flag23_0" fromId="267" toId="271">
</dataflow>
<dataflow id="1217" from="write_flag23_1" to="write_flag23_0" fromId="280" toId="271">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1218" from="br_ln29" to="write_flag23_0" fromId="293" toId="271">
<BackEdge/>
</dataflow>
<dataflow id="1219" from="StgValue_699" to="phi_ln29_5" fromId="699" toId="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1220" from="br_ln29" to="phi_ln29_5" fromId="267" toId="272">
</dataflow>
<dataflow id="1221" from="add_ln29_11" to="phi_ln29_5" fromId="273" toId="272">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1222" from="br_ln29" to="phi_ln29_5" fromId="293" toId="272">
<BackEdge/>
</dataflow>
<dataflow id="1223" from="phi_ln29_5" to="add_ln29_11" fromId="272" toId="273">
</dataflow>
<dataflow id="1224" from="StgValue_705" to="add_ln29_11" fromId="705" toId="273">
</dataflow>
<dataflow id="1225" from="agg_result_16_0" to="agg_result_16_0_load" fromId="240" toId="274">
</dataflow>
<dataflow id="1226" from="agg_result_15_0" to="agg_result_15_0_load" fromId="241" toId="275">
</dataflow>
<dataflow id="1227" from="agg_result_14_0" to="agg_result_14_0_load" fromId="242" toId="276">
</dataflow>
<dataflow id="1228" from="agg_result_1_0" to="agg_result_1_0_load" fromId="243" toId="277">
</dataflow>
<dataflow id="1229" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="278">
</dataflow>
<dataflow id="1230" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="278">
</dataflow>
<dataflow id="1231" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="278">
</dataflow>
<dataflow id="1232" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="278">
</dataflow>
<dataflow id="1233" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="278">
</dataflow>
<dataflow id="1234" from="p_str" to="specpipeline_ln0" fromId="846" toId="278">
</dataflow>
<dataflow id="1235" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_16_1" fromId="713" toId="279">
</dataflow>
<dataflow id="1236" from="agg_result_16_0_load" to="agg_result_16_1" fromId="274" toId="279">
</dataflow>
<dataflow id="1237" from="agg_result_16_0_load" to="agg_result_16_1" fromId="274" toId="279">
</dataflow>
<dataflow id="1238" from="agg_result_16_0_load" to="agg_result_16_1" fromId="274" toId="279">
</dataflow>
<dataflow id="1239" from="StgValue_716" to="agg_result_16_1" fromId="716" toId="279">
</dataflow>
<dataflow id="1240" from="phi_ln29_5" to="agg_result_16_1" fromId="272" toId="279">
</dataflow>
<dataflow id="1242" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag23_1" fromId="1241" toId="280">
</dataflow>
<dataflow id="1243" from="write_flag23_0" to="write_flag23_1" fromId="271" toId="280">
</dataflow>
<dataflow id="1244" from="write_flag23_0" to="write_flag23_1" fromId="271" toId="280">
</dataflow>
<dataflow id="1245" from="write_flag23_0" to="write_flag23_1" fromId="271" toId="280">
</dataflow>
<dataflow id="1246" from="StgValue_875" to="write_flag23_1" fromId="875" toId="280">
</dataflow>
<dataflow id="1247" from="phi_ln29_5" to="write_flag23_1" fromId="272" toId="280">
</dataflow>
<dataflow id="1248" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_15_1" fromId="713" toId="281">
</dataflow>
<dataflow id="1249" from="agg_result_15_0_load" to="agg_result_15_1" fromId="275" toId="281">
</dataflow>
<dataflow id="1250" from="agg_result_15_0_load" to="agg_result_15_1" fromId="275" toId="281">
</dataflow>
<dataflow id="1251" from="StgValue_716" to="agg_result_15_1" fromId="716" toId="281">
</dataflow>
<dataflow id="1252" from="agg_result_15_0_load" to="agg_result_15_1" fromId="275" toId="281">
</dataflow>
<dataflow id="1253" from="phi_ln29_5" to="agg_result_15_1" fromId="272" toId="281">
</dataflow>
<dataflow id="1254" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag20_1" fromId="1241" toId="282">
</dataflow>
<dataflow id="1255" from="write_flag20_0" to="write_flag20_1" fromId="270" toId="282">
</dataflow>
<dataflow id="1256" from="write_flag20_0" to="write_flag20_1" fromId="270" toId="282">
</dataflow>
<dataflow id="1257" from="StgValue_875" to="write_flag20_1" fromId="875" toId="282">
</dataflow>
<dataflow id="1258" from="write_flag20_0" to="write_flag20_1" fromId="270" toId="282">
</dataflow>
<dataflow id="1259" from="phi_ln29_5" to="write_flag20_1" fromId="272" toId="282">
</dataflow>
<dataflow id="1260" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_14_1" fromId="713" toId="283">
</dataflow>
<dataflow id="1261" from="agg_result_14_0_load" to="agg_result_14_1" fromId="276" toId="283">
</dataflow>
<dataflow id="1262" from="StgValue_716" to="agg_result_14_1" fromId="716" toId="283">
</dataflow>
<dataflow id="1263" from="agg_result_14_0_load" to="agg_result_14_1" fromId="276" toId="283">
</dataflow>
<dataflow id="1264" from="agg_result_14_0_load" to="agg_result_14_1" fromId="276" toId="283">
</dataflow>
<dataflow id="1265" from="phi_ln29_5" to="agg_result_14_1" fromId="272" toId="283">
</dataflow>
<dataflow id="1266" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag17_1" fromId="1241" toId="284">
</dataflow>
<dataflow id="1267" from="write_flag17_0" to="write_flag17_1" fromId="269" toId="284">
</dataflow>
<dataflow id="1268" from="StgValue_875" to="write_flag17_1" fromId="875" toId="284">
</dataflow>
<dataflow id="1269" from="write_flag17_0" to="write_flag17_1" fromId="269" toId="284">
</dataflow>
<dataflow id="1270" from="write_flag17_0" to="write_flag17_1" fromId="269" toId="284">
</dataflow>
<dataflow id="1271" from="phi_ln29_5" to="write_flag17_1" fromId="272" toId="284">
</dataflow>
<dataflow id="1272" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_1_1" fromId="713" toId="285">
</dataflow>
<dataflow id="1273" from="StgValue_716" to="agg_result_1_1" fromId="716" toId="285">
</dataflow>
<dataflow id="1274" from="agg_result_1_0_load" to="agg_result_1_1" fromId="277" toId="285">
</dataflow>
<dataflow id="1275" from="agg_result_1_0_load" to="agg_result_1_1" fromId="277" toId="285">
</dataflow>
<dataflow id="1276" from="agg_result_1_0_load" to="agg_result_1_1" fromId="277" toId="285">
</dataflow>
<dataflow id="1277" from="phi_ln29_5" to="agg_result_1_1" fromId="272" toId="285">
</dataflow>
<dataflow id="1278" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag14_1" fromId="1241" toId="286">
</dataflow>
<dataflow id="1279" from="StgValue_875" to="write_flag14_1" fromId="875" toId="286">
</dataflow>
<dataflow id="1280" from="write_flag14_0" to="write_flag14_1" fromId="268" toId="286">
</dataflow>
<dataflow id="1281" from="write_flag14_0" to="write_flag14_1" fromId="268" toId="286">
</dataflow>
<dataflow id="1282" from="write_flag14_0" to="write_flag14_1" fromId="268" toId="286">
</dataflow>
<dataflow id="1283" from="phi_ln29_5" to="write_flag14_1" fromId="272" toId="286">
</dataflow>
<dataflow id="1284" from="phi_ln29_5" to="icmp_ln29_11" fromId="272" toId="287">
</dataflow>
<dataflow id="1285" from="StgValue_752" to="icmp_ln29_11" fromId="752" toId="287">
</dataflow>
<dataflow id="1286" from="_ssdm_op_SpecLoopTripCount" to="empty_114" fromId="754" toId="288">
</dataflow>
<dataflow id="1287" from="StgValue_756" to="empty_114" fromId="756" toId="288">
</dataflow>
<dataflow id="1288" from="StgValue_756" to="empty_114" fromId="756" toId="288">
</dataflow>
<dataflow id="1289" from="StgValue_756" to="empty_114" fromId="756" toId="288">
</dataflow>
<dataflow id="1290" from="agg_result_1_1" to="store_ln29" fromId="285" toId="289">
</dataflow>
<dataflow id="1291" from="agg_result_1_0" to="store_ln29" fromId="243" toId="289">
</dataflow>
<dataflow id="1292" from="agg_result_14_1" to="store_ln29" fromId="283" toId="290">
</dataflow>
<dataflow id="1293" from="agg_result_14_0" to="store_ln29" fromId="242" toId="290">
</dataflow>
<dataflow id="1294" from="agg_result_15_1" to="store_ln29" fromId="281" toId="291">
</dataflow>
<dataflow id="1295" from="agg_result_15_0" to="store_ln29" fromId="241" toId="291">
</dataflow>
<dataflow id="1296" from="agg_result_16_1" to="store_ln29" fromId="279" toId="292">
</dataflow>
<dataflow id="1297" from="agg_result_16_0" to="store_ln29" fromId="240" toId="292">
</dataflow>
<dataflow id="1298" from="icmp_ln29_11" to="br_ln29" fromId="287" toId="293">
</dataflow>
<dataflow id="1299" from="select_ln39" to="agg_result_1_2" fromId="304" toId="295">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1300" from="br_ln0" to="agg_result_1_2" fromId="306" toId="295">
<BackEdge/>
</dataflow>
<dataflow id="1301" from="agg_result_1_1" to="agg_result_1_2" fromId="285" toId="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1302" from="br_ln0" to="agg_result_1_2" fromId="294" toId="295">
</dataflow>
<dataflow id="1303" from="select_ln39_2" to="agg_result_14_2" fromId="305" toId="296">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1304" from="br_ln0" to="agg_result_14_2" fromId="306" toId="296">
<BackEdge/>
</dataflow>
<dataflow id="1305" from="agg_result_14_1" to="agg_result_14_2" fromId="283" toId="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1306" from="br_ln0" to="agg_result_14_2" fromId="294" toId="296">
</dataflow>
<dataflow id="1307" from="i_23" to="i_22" fromId="298" toId="297">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1308" from="br_ln0" to="i_22" fromId="306" toId="297">
<BackEdge/>
</dataflow>
<dataflow id="1309" from="StgValue_699" to="i_22" fromId="699" toId="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1310" from="br_ln0" to="i_22" fromId="294" toId="297">
</dataflow>
<dataflow id="1311" from="i_22" to="i_23" fromId="297" toId="298">
</dataflow>
<dataflow id="1312" from="StgValue_705" to="i_23" fromId="705" toId="298">
</dataflow>
<dataflow id="1313" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="299">
</dataflow>
<dataflow id="1314" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="299">
</dataflow>
<dataflow id="1315" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="299">
</dataflow>
<dataflow id="1316" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="299">
</dataflow>
<dataflow id="1317" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="299">
</dataflow>
<dataflow id="1318" from="p_str" to="specpipeline_ln0" fromId="846" toId="299">
</dataflow>
<dataflow id="1319" from="i_22" to="icmp_ln38" fromId="297" toId="300">
</dataflow>
<dataflow id="1320" from="StgValue_950" to="icmp_ln38" fromId="950" toId="300">
</dataflow>
<dataflow id="1321" from="_ssdm_op_SpecLoopTripCount" to="empty_115" fromId="754" toId="301">
</dataflow>
<dataflow id="1322" from="StgValue_809" to="empty_115" fromId="809" toId="301">
</dataflow>
<dataflow id="1323" from="StgValue_809" to="empty_115" fromId="809" toId="301">
</dataflow>
<dataflow id="1324" from="StgValue_809" to="empty_115" fromId="809" toId="301">
</dataflow>
<dataflow id="1325" from="icmp_ln38" to="br_ln38" fromId="300" toId="302">
</dataflow>
<dataflow id="1326" from="i_22" to="trunc_ln117_3" fromId="297" toId="303">
</dataflow>
<dataflow id="1327" from="trunc_ln117_3" to="select_ln39" fromId="303" toId="304">
</dataflow>
<dataflow id="1328" from="agg_result_1_2" to="select_ln39" fromId="295" toId="304">
</dataflow>
<dataflow id="1329" from="low" to="select_ln39" fromId="254" toId="304">
</dataflow>
<dataflow id="1330" from="trunc_ln117_3" to="select_ln39_2" fromId="303" toId="305">
</dataflow>
<dataflow id="1331" from="high" to="select_ln39_2" fromId="255" toId="305">
</dataflow>
<dataflow id="1332" from="agg_result_14_2" to="select_ln39_2" fromId="296" toId="305">
</dataflow>
<dataflow id="1333" from="intx_internal_reciprocal_table_addr" to="v0" fromId="233" toId="308">
</dataflow>
<dataflow id="1334" from="v0" to="zext_ln609_3" fromId="308" toId="309">
</dataflow>
<dataflow id="1335" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="310">
</dataflow>
<dataflow id="1336" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="310">
</dataflow>
<dataflow id="1337" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="311">
</dataflow>
<dataflow id="1338" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="311">
</dataflow>
<dataflow id="1339" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="312">
</dataflow>
<dataflow id="1340" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="312">
</dataflow>
<dataflow id="1342" from="_ssdm_op_PartSelect.i40.i64.i32.i32" to="trunc_ln21" fromId="1341" toId="313">
</dataflow>
<dataflow id="1343" from="d" to="trunc_ln21" fromId="206" toId="313">
</dataflow>
<dataflow id="1345" from="StgValue_1344" to="trunc_ln21" fromId="1344" toId="313">
</dataflow>
<dataflow id="1346" from="StgValue_1176" to="trunc_ln21" fromId="1176" toId="313">
</dataflow>
<dataflow id="1347" from="trunc_ln21" to="zext_ln611" fromId="313" toId="314">
</dataflow>
<dataflow id="1348" from="zext_ln611" to="d40" fromId="314" toId="315">
</dataflow>
<dataflow id="1350" from="StgValue_1349" to="d40" fromId="1349" toId="315">
</dataflow>
<dataflow id="1351" from="d40" to="zext_ln611_6" fromId="315" toId="316">
</dataflow>
<dataflow id="1353" from="_ssdm_op_BitConcatenate.i22.i11.i11" to="shl_ln" fromId="1352" toId="317">
</dataflow>
<dataflow id="1354" from="v0" to="shl_ln" fromId="308" toId="317">
</dataflow>
<dataflow id="1356" from="StgValue_1355" to="shl_ln" fromId="1355" toId="317">
</dataflow>
<dataflow id="1357" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="318">
</dataflow>
<dataflow id="1358" from="zext_ln609_3" to="mul_ln612" fromId="309" toId="318">
</dataflow>
<dataflow id="1359" from="mul_ln612" to="zext_ln612" fromId="318" toId="319">
</dataflow>
<dataflow id="1360" from="zext_ln611_6" to="mul_ln612_3" fromId="316" toId="320">
</dataflow>
<dataflow id="1361" from="zext_ln612" to="mul_ln612_3" fromId="319" toId="320">
</dataflow>
<dataflow id="1363" from="_ssdm_op_PartSelect.i22.i62.i32.i32" to="tmp_10" fromId="1362" toId="321">
</dataflow>
<dataflow id="1364" from="mul_ln612_3" to="tmp_10" fromId="320" toId="321">
</dataflow>
<dataflow id="1366" from="StgValue_1365" to="tmp_10" fromId="1365" toId="321">
</dataflow>
<dataflow id="1368" from="StgValue_1367" to="tmp_10" fromId="1367" toId="321">
</dataflow>
<dataflow id="1369" from="tmp_10" to="zext_ln612_15" fromId="321" toId="322">
</dataflow>
<dataflow id="1370" from="shl_ln" to="add_ln612" fromId="317" toId="323">
</dataflow>
<dataflow id="1372" from="StgValue_1371" to="add_ln612" fromId="1371" toId="323">
</dataflow>
<dataflow id="1373" from="add_ln612" to="zext_ln612_7" fromId="323" toId="324">
</dataflow>
<dataflow id="1374" from="zext_ln612_7" to="v1" fromId="324" toId="325">
</dataflow>
<dataflow id="1375" from="zext_ln612_15" to="v1" fromId="322" toId="325">
</dataflow>
<dataflow id="1376" from="d40" to="zext_ln611_5" fromId="315" toId="326">
</dataflow>
<dataflow id="1377" from="v1" to="sext_ln612" fromId="325" toId="327">
</dataflow>
<dataflow id="1378" from="sext_ln612" to="zext_ln612_16" fromId="327" toId="328">
</dataflow>
<dataflow id="1379" from="zext_ln611_5" to="mul_ln614" fromId="326" toId="329">
</dataflow>
<dataflow id="1380" from="zext_ln612_16" to="mul_ln614" fromId="328" toId="329">
</dataflow>
<dataflow id="1382" from="StgValue_1381" to="sub_ln614" fromId="1381" toId="330">
</dataflow>
<dataflow id="1383" from="mul_ln614" to="sub_ln614" fromId="329" toId="330">
</dataflow>
<dataflow id="1384" from="sub_ln614" to="mul_ln614_3" fromId="330" toId="331">
</dataflow>
<dataflow id="1385" from="zext_ln612_16" to="mul_ln614_3" fromId="328" toId="331">
</dataflow>
<dataflow id="1387" from="_ssdm_op_PartSelect.i17.i64.i32.i32" to="trunc_ln22" fromId="1386" toId="332">
</dataflow>
<dataflow id="1388" from="mul_ln614_3" to="trunc_ln22" fromId="331" toId="332">
</dataflow>
<dataflow id="1390" from="StgValue_1389" to="trunc_ln22" fromId="1389" toId="332">
</dataflow>
<dataflow id="1391" from="StgValue_1176" to="trunc_ln22" fromId="1176" toId="332">
</dataflow>
<dataflow id="1393" from="_ssdm_op_BitConcatenate.i36.i23.i13" to="tmp_11" fromId="1392" toId="333">
</dataflow>
<dataflow id="1394" from="v1" to="tmp_11" fromId="325" toId="333">
</dataflow>
<dataflow id="1396" from="StgValue_1395" to="tmp_11" fromId="1395" toId="333">
</dataflow>
<dataflow id="1397" from="tmp_11" to="sext_ln614" fromId="333" toId="334">
</dataflow>
<dataflow id="1398" from="sext_ln614" to="zext_ln614" fromId="334" toId="335">
</dataflow>
<dataflow id="1399" from="trunc_ln22" to="zext_ln614_5" fromId="332" toId="336">
</dataflow>
<dataflow id="1400" from="zext_ln614_5" to="v2" fromId="336" toId="337">
</dataflow>
<dataflow id="1401" from="zext_ln614" to="v2" fromId="335" toId="337">
</dataflow>
<dataflow id="1402" from="v2" to="zext_ln614_6" fromId="337" toId="338">
</dataflow>
<dataflow id="1403" from="d0" to="zext_ln616" fromId="210" toId="339">
</dataflow>
<dataflow id="1405" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="lshr_ln" fromId="1404" toId="340">
</dataflow>
<dataflow id="1406" from="d" to="lshr_ln" fromId="206" toId="340">
</dataflow>
<dataflow id="1407" from="StgValue_671" to="lshr_ln" fromId="671" toId="340">
</dataflow>
<dataflow id="1408" from="StgValue_1176" to="lshr_ln" fromId="1176" toId="340">
</dataflow>
<dataflow id="1409" from="lshr_ln" to="zext_ln617" fromId="340" toId="341">
</dataflow>
<dataflow id="1410" from="zext_ln617" to="d63" fromId="341" toId="342">
</dataflow>
<dataflow id="1411" from="zext_ln616" to="d63" fromId="339" toId="342">
</dataflow>
<dataflow id="1412" from="zext_ln614_6" to="mul_ln618" fromId="338" toId="343">
</dataflow>
<dataflow id="1413" from="d63" to="mul_ln618" fromId="342" toId="343">
</dataflow>
<dataflow id="1414" from="v2" to="trunc_ln619" fromId="337" toId="344">
</dataflow>
<dataflow id="1416" from="_ssdm_op_PartSelect.i45.i46.i32.i32" to="trunc_ln23" fromId="1415" toId="345">
</dataflow>
<dataflow id="1417" from="v2" to="trunc_ln23" fromId="337" toId="345">
</dataflow>
<dataflow id="1418" from="StgValue_671" to="trunc_ln23" fromId="671" toId="345">
</dataflow>
<dataflow id="1420" from="StgValue_1419" to="trunc_ln23" fromId="1419" toId="345">
</dataflow>
<dataflow id="1421" from="d0" to="select_ln618" fromId="210" toId="346">
</dataflow>
<dataflow id="1423" from="StgValue_1422" to="select_ln618" fromId="1422" toId="346">
</dataflow>
<dataflow id="1425" from="StgValue_1424" to="select_ln618" fromId="1424" toId="346">
</dataflow>
<dataflow id="1426" from="trunc_ln23" to="and_ln618" fromId="345" toId="347">
</dataflow>
<dataflow id="1427" from="select_ln618" to="and_ln618" fromId="346" toId="347">
</dataflow>
<dataflow id="1428" from="and_ln618" to="zext_ln618" fromId="347" toId="348">
</dataflow>
<dataflow id="1429" from="zext_ln618" to="e" fromId="348" toId="349">
</dataflow>
<dataflow id="1430" from="mul_ln618" to="e" fromId="343" toId="349">
</dataflow>
<dataflow id="1431" from="v2" to="zext_ln397" fromId="337" toId="350">
</dataflow>
<dataflow id="1432" from="e" to="zext_ln397_16" fromId="349" toId="351">
</dataflow>
<dataflow id="1433" from="zext_ln397_16" to="x_36" fromId="351" toId="352">
</dataflow>
<dataflow id="1434" from="zext_ln397" to="x_36" fromId="350" toId="352">
</dataflow>
<dataflow id="1436" from="_ssdm_op_PartSelect.i45.i110.i32.i32" to="trunc_ln24" fromId="1435" toId="353">
</dataflow>
<dataflow id="1437" from="x_36" to="trunc_ln24" fromId="352" toId="353">
</dataflow>
<dataflow id="1439" from="StgValue_1438" to="trunc_ln24" fromId="1438" toId="353">
</dataflow>
<dataflow id="1441" from="StgValue_1440" to="trunc_ln24" fromId="1440" toId="353">
</dataflow>
<dataflow id="1442" from="trunc_ln24" to="zext_ln619" fromId="353" toId="354">
</dataflow>
<dataflow id="1444" from="_ssdm_op_BitConcatenate.i64.i33.i31" to="shl_ln3" fromId="1443" toId="355">
</dataflow>
<dataflow id="1445" from="trunc_ln619" to="shl_ln3" fromId="344" toId="355">
</dataflow>
<dataflow id="1447" from="StgValue_1446" to="shl_ln3" fromId="1446" toId="355">
</dataflow>
<dataflow id="1448" from="shl_ln3" to="v3" fromId="355" toId="356">
</dataflow>
<dataflow id="1449" from="zext_ln619" to="v3" fromId="354" toId="356">
</dataflow>
<dataflow id="1450" from="v3" to="zext_ln397_12" fromId="356" toId="357">
</dataflow>
<dataflow id="1451" from="d" to="zext_ln397_13" fromId="206" toId="358">
</dataflow>
<dataflow id="1452" from="zext_ln397_12" to="x_38" fromId="357" toId="359">
</dataflow>
<dataflow id="1453" from="zext_ln397_13" to="x_38" fromId="358" toId="359">
</dataflow>
<dataflow id="1454" from="select_ln177" to="s_word_num_bits_1_2_i" fromId="377" toId="361">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1455" from="br_ln0" to="s_word_num_bits_1_2_i" fromId="380" toId="361">
<BackEdge/>
</dataflow>
<dataflow id="1456" from="StgValue_716" to="s_word_num_bits_1_2_i" fromId="716" toId="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1457" from="br_ln173" to="s_word_num_bits_1_2_i" fromId="360" toId="361">
</dataflow>
<dataflow id="1458" from="i_21" to="i_20" fromId="364" toId="362">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1459" from="br_ln0" to="i_20" fromId="380" toId="362">
<BackEdge/>
</dataflow>
<dataflow id="1460" from="StgValue_699" to="i_20" fromId="699" toId="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1461" from="br_ln173" to="i_20" fromId="360" toId="362">
</dataflow>
<dataflow id="1462" from="k_7" to="k" fromId="379" toId="363">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1463" from="br_ln0" to="k" fromId="380" toId="363">
<BackEdge/>
</dataflow>
<dataflow id="1464" from="StgValue_1202" to="k" fromId="1202" toId="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1465" from="br_ln173" to="k" fromId="360" toId="363">
</dataflow>
<dataflow id="1466" from="i_20" to="i_21" fromId="362" toId="364">
</dataflow>
<dataflow id="1467" from="StgValue_705" to="i_21" fromId="705" toId="364">
</dataflow>
<dataflow id="1468" from="i_20" to="icmp_ln173" fromId="362" toId="365">
</dataflow>
<dataflow id="1469" from="StgValue_950" to="icmp_ln173" fromId="950" toId="365">
</dataflow>
<dataflow id="1470" from="_ssdm_op_SpecLoopTripCount" to="empty_112" fromId="754" toId="366">
</dataflow>
<dataflow id="1471" from="StgValue_809" to="empty_112" fromId="809" toId="366">
</dataflow>
<dataflow id="1472" from="StgValue_809" to="empty_112" fromId="809" toId="366">
</dataflow>
<dataflow id="1473" from="StgValue_809" to="empty_112" fromId="809" toId="366">
</dataflow>
<dataflow id="1474" from="icmp_ln173" to="br_ln173" fromId="365" toId="367">
</dataflow>
<dataflow id="1475" from="i_20" to="trunc_ln117" fromId="362" toId="368">
</dataflow>
<dataflow id="1477" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_12" fromId="1476" toId="369">
</dataflow>
<dataflow id="1478" from="x_38" to="tmp_12" fromId="359" toId="369">
</dataflow>
<dataflow id="1479" from="StgValue_889" to="tmp_12" fromId="889" toId="369">
</dataflow>
<dataflow id="1481" from="StgValue_1480" to="tmp_12" fromId="1480" toId="369">
</dataflow>
<dataflow id="1482" from="x_38" to="trunc_ln175" fromId="359" toId="370">
</dataflow>
<dataflow id="1483" from="trunc_ln117" to="select_ln175" fromId="368" toId="371">
</dataflow>
<dataflow id="1484" from="tmp_12" to="select_ln175" fromId="369" toId="371">
</dataflow>
<dataflow id="1485" from="trunc_ln175" to="select_ln175" fromId="370" toId="371">
</dataflow>
<dataflow id="1486" from="trunc_ln117" to="select_ln175_3" fromId="368" toId="372">
</dataflow>
<dataflow id="1487" from="StgValue_716" to="select_ln175_3" fromId="716" toId="372">
</dataflow>
<dataflow id="1488" from="d" to="select_ln175_3" fromId="206" toId="372">
</dataflow>
<dataflow id="1489" from="select_ln175_3" to="add_ln175" fromId="372" toId="373">
</dataflow>
<dataflow id="1490" from="select_ln175" to="add_ln175" fromId="371" toId="373">
</dataflow>
<dataflow id="1491" from="add_ln175" to="k1" fromId="373" toId="374">
</dataflow>
<dataflow id="1492" from="select_ln175" to="k1" fromId="371" toId="374">
</dataflow>
<dataflow id="1493" from="k" to="zext_ln177" fromId="363" toId="375">
</dataflow>
<dataflow id="1494" from="add_ln175" to="add_ln177" fromId="373" toId="376">
</dataflow>
<dataflow id="1495" from="zext_ln177" to="add_ln177" fromId="375" toId="376">
</dataflow>
<dataflow id="1496" from="trunc_ln117" to="select_ln177" fromId="368" toId="377">
</dataflow>
<dataflow id="1497" from="add_ln177" to="select_ln177" fromId="376" toId="377">
</dataflow>
<dataflow id="1498" from="s_word_num_bits_1_2_i" to="select_ln177" fromId="361" toId="377">
</dataflow>
<dataflow id="1499" from="add_ln177" to="icmp_ln178" fromId="376" toId="378">
</dataflow>
<dataflow id="1500" from="zext_ln177" to="icmp_ln178" fromId="375" toId="378">
</dataflow>
<dataflow id="1501" from="icmp_ln178" to="k_7" fromId="378" toId="379">
</dataflow>
<dataflow id="1502" from="k1" to="k_7" fromId="374" toId="379">
</dataflow>
<dataflow id="1503" from="v3" to="sub_ln621" fromId="356" toId="381">
</dataflow>
<dataflow id="1504" from="d" to="sub_ln621" fromId="206" toId="381">
</dataflow>
<dataflow id="1505" from="sub_ln621" to="v4" fromId="381" toId="382">
</dataflow>
<dataflow id="1506" from="s_word_num_bits_1_2_i" to="v4" fromId="361" toId="382">
</dataflow>
<dataflow id="1507" from="trunc_ln659" to="add_ln543" fromId="227" toId="383">
</dataflow>
<dataflow id="1508" from="StgValue_752" to="add_ln543" fromId="752" toId="383">
</dataflow>
<dataflow id="1509" from="add_ln543" to="zext_ln543" fromId="383" toId="384">
</dataflow>
<dataflow id="1510" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_48" fromId="67" toId="385">
</dataflow>
<dataflow id="1511" from="StgValue_716" to="this_numerator_word_num_bits_addr_48" fromId="716" toId="385">
</dataflow>
<dataflow id="1512" from="zext_ln543" to="this_numerator_word_num_bits_addr_48" fromId="384" toId="385">
</dataflow>
<dataflow id="1513" from="this_numerator_word_num_bits_addr_48" to="rem" fromId="385" toId="386">
</dataflow>
<dataflow id="1514" from="StgValue_716" to="store_ln544" fromId="716" toId="387">
</dataflow>
<dataflow id="1515" from="this_numerator_word_num_bits_addr_48" to="store_ln544" fromId="385" toId="387">
</dataflow>
<dataflow id="1516" from="StgValue_716" to="store_ln0" fromId="716" toId="388">
</dataflow>
<dataflow id="1517" from="reuse_reg" to="store_ln0" fromId="52" toId="388">
</dataflow>
<dataflow id="1518" from="StgValue_836" to="store_ln0" fromId="836" toId="389">
</dataflow>
<dataflow id="1519" from="reuse_addr_reg" to="store_ln0" fromId="51" toId="389">
</dataflow>
<dataflow id="1520" from="this_numerator_word_num_bits_addr_48" to="rem" fromId="385" toId="390">
</dataflow>
<dataflow id="1521" from="select_ln525" to="add_ln546" fromId="225" toId="391">
</dataflow>
<dataflow id="1523" from="StgValue_1522" to="add_ln546" fromId="1522" toId="391">
</dataflow>
<dataflow id="1524" from="add_ln546" to="sext_ln397" fromId="391" toId="392">
</dataflow>
<dataflow id="1525" from="sext_ln397" to="zext_ln397_35" fromId="392" toId="393">
</dataflow>
<dataflow id="1526" from="v4" to="zext_ln397_14" fromId="382" toId="394">
</dataflow>
<dataflow id="1527" from="rem" to="high_assign_5" fromId="390" toId="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1528" from="br_ln547" to="high_assign_5" fromId="395" toId="396">
</dataflow>
<dataflow id="1529" from="r_59" to="high_assign_5" fromId="434" toId="396">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1530" from="br_ln550" to="high_assign_5" fromId="438" toId="396">
<BackEdge/>
</dataflow>
<dataflow id="1531" from="StgValue_842" to="idx154" fromId="842" toId="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1532" from="br_ln547" to="idx154" fromId="395" toId="397">
</dataflow>
<dataflow id="1533" from="add_ln550" to="idx154" fromId="422" toId="397">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1534" from="br_ln550" to="idx154" fromId="438" toId="397">
<BackEdge/>
</dataflow>
<dataflow id="1535" from="idx154" to="sext_ln546" fromId="397" toId="398">
</dataflow>
<dataflow id="1536" from="sext_ln546" to="add_ln546_3" fromId="398" toId="399">
</dataflow>
<dataflow id="1537" from="zext_ln397_35" to="add_ln546_3" fromId="393" toId="399">
</dataflow>
<dataflow id="1538" from="add_ln546_3" to="zext_ln546" fromId="399" toId="400">
</dataflow>
<dataflow id="1539" from="na_numerator_word_num_bits" to="it" fromId="67" toId="401">
</dataflow>
<dataflow id="1540" from="StgValue_716" to="it" fromId="716" toId="401">
</dataflow>
<dataflow id="1541" from="zext_ln546" to="it" fromId="400" toId="401">
</dataflow>
<dataflow id="1542" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="51" toId="402">
</dataflow>
<dataflow id="1543" from="it" to="it_load" fromId="401" toId="403">
</dataflow>
<dataflow id="1544" from="reuse_addr_reg_load" to="addr_cmp" fromId="402" toId="404">
</dataflow>
<dataflow id="1545" from="zext_ln546" to="addr_cmp" fromId="400" toId="404">
</dataflow>
<dataflow id="1546" from="high_assign_5" to="zext_ln397_15" fromId="396" toId="405">
</dataflow>
<dataflow id="1547" from="zext_ln397_15" to="mul_ln397" fromId="405" toId="406">
</dataflow>
<dataflow id="1548" from="zext_ln397_14" to="mul_ln397" fromId="394" toId="406">
</dataflow>
<dataflow id="1549" from="mul_ln397" to="q" fromId="406" toId="407">
</dataflow>
<dataflow id="1550" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="q_7" fromId="1476" toId="408">
</dataflow>
<dataflow id="1551" from="mul_ln397" to="q_7" fromId="406" toId="408">
</dataflow>
<dataflow id="1552" from="StgValue_889" to="q_7" fromId="889" toId="408">
</dataflow>
<dataflow id="1553" from="StgValue_1480" to="q_7" fromId="1480" toId="408">
</dataflow>
<dataflow id="1554" from="zext_ln546" to="store_ln546" fromId="400" toId="409">
</dataflow>
<dataflow id="1555" from="reuse_addr_reg" to="store_ln546" fromId="51" toId="409">
</dataflow>
<dataflow id="1556" from="add_ln546_3" to="icmp_ln550" fromId="399" toId="410">
</dataflow>
<dataflow id="1558" from="StgValue_1557" to="icmp_ln550" fromId="1557" toId="410">
</dataflow>
<dataflow id="1559" from="reuse_reg" to="reuse_reg_load" fromId="52" toId="411">
</dataflow>
<dataflow id="1560" from="it" to="it_load" fromId="401" toId="412">
</dataflow>
<dataflow id="1561" from="addr_cmp" to="reuse_select" fromId="404" toId="413">
</dataflow>
<dataflow id="1562" from="reuse_reg_load" to="reuse_select" fromId="411" toId="413">
</dataflow>
<dataflow id="1563" from="it_load" to="reuse_select" fromId="412" toId="413">
</dataflow>
<dataflow id="1564" from="reuse_select" to="q_26" fromId="413" toId="414">
</dataflow>
<dataflow id="1565" from="q" to="q_26" fromId="407" toId="414">
</dataflow>
<dataflow id="1566" from="q_26" to="icmp_ln176" fromId="414" toId="415">
</dataflow>
<dataflow id="1567" from="q" to="icmp_ln176" fromId="407" toId="415">
</dataflow>
<dataflow id="1568" from="icmp_ln176" to="zext_ln177_3" fromId="415" toId="416">
</dataflow>
<dataflow id="1569" from="high_assign_5" to="add_ln177_4" fromId="396" toId="417">
</dataflow>
<dataflow id="1570" from="zext_ln177_3" to="add_ln177_4" fromId="416" toId="417">
</dataflow>
<dataflow id="1571" from="add_ln177_4" to="add_ln177_3" fromId="417" toId="418">
</dataflow>
<dataflow id="1572" from="q_7" to="add_ln177_3" fromId="408" toId="418">
</dataflow>
<dataflow id="1573" from="add_ln177_3" to="q_27" fromId="418" toId="419">
</dataflow>
<dataflow id="1574" from="StgValue_697" to="q_27" fromId="697" toId="419">
</dataflow>
<dataflow id="1575" from="q_27" to="mul_ln663" fromId="419" toId="420">
</dataflow>
<dataflow id="1576" from="d" to="mul_ln663" fromId="206" toId="420">
</dataflow>
<dataflow id="1577" from="reuse_select" to="r" fromId="413" toId="421">
</dataflow>
<dataflow id="1578" from="mul_ln663" to="r" fromId="420" toId="421">
</dataflow>
<dataflow id="1579" from="idx154" to="add_ln550" fromId="397" toId="422">
</dataflow>
<dataflow id="1580" from="StgValue_840" to="add_ln550" fromId="840" toId="422">
</dataflow>
<dataflow id="1581" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="423">
</dataflow>
<dataflow id="1582" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="423">
</dataflow>
<dataflow id="1583" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="423">
</dataflow>
<dataflow id="1584" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="423">
</dataflow>
<dataflow id="1585" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="423">
</dataflow>
<dataflow id="1586" from="p_str" to="specpipeline_ln0" fromId="846" toId="423">
</dataflow>
<dataflow id="1587" from="_ssdm_op_SpecLoopName" to="specloopname_ln546" fromId="812" toId="424">
</dataflow>
<dataflow id="1589" from="empty_2" to="specloopname_ln546" fromId="1588" toId="424">
</dataflow>
<dataflow id="1590" from="r" to="icmp_ln665" fromId="421" toId="425">
</dataflow>
<dataflow id="1591" from="q_26" to="icmp_ln665" fromId="414" toId="425">
</dataflow>
<dataflow id="1592" from="r" to="r_55" fromId="421" toId="426">
</dataflow>
<dataflow id="1593" from="d" to="r_55" fromId="206" toId="426">
</dataflow>
<dataflow id="1594" from="icmp_ln665" to="select_ln665" fromId="425" toId="427">
</dataflow>
<dataflow id="1595" from="add_ln177_3" to="select_ln665" fromId="418" toId="427">
</dataflow>
<dataflow id="1596" from="q_27" to="select_ln665" fromId="419" toId="427">
</dataflow>
<dataflow id="1597" from="icmp_ln665" to="r_56" fromId="425" toId="428">
</dataflow>
<dataflow id="1598" from="r_55" to="r_56" fromId="426" toId="428">
</dataflow>
<dataflow id="1599" from="r" to="r_56" fromId="421" toId="428">
</dataflow>
<dataflow id="1600" from="r_56" to="icmp_ln671" fromId="428" toId="429">
</dataflow>
<dataflow id="1601" from="d" to="icmp_ln671" fromId="206" toId="429">
</dataflow>
<dataflow id="1602" from="icmp_ln671" to="xor_ln671" fromId="429" toId="430">
</dataflow>
<dataflow id="1603" from="StgValue_875" to="xor_ln671" fromId="875" toId="430">
</dataflow>
<dataflow id="1604" from="select_ln665" to="add_ln673" fromId="427" toId="431">
</dataflow>
<dataflow id="1605" from="StgValue_697" to="add_ln673" fromId="697" toId="431">
</dataflow>
<dataflow id="1606" from="r_56" to="r_57" fromId="428" toId="432">
</dataflow>
<dataflow id="1607" from="d" to="r_57" fromId="206" toId="432">
</dataflow>
<dataflow id="1608" from="xor_ln671" to="select_ln671" fromId="430" toId="433">
</dataflow>
<dataflow id="1609" from="add_ln673" to="select_ln671" fromId="431" toId="433">
</dataflow>
<dataflow id="1610" from="select_ln665" to="select_ln671" fromId="427" toId="433">
</dataflow>
<dataflow id="1611" from="xor_ln671" to="r_59" fromId="430" toId="434">
</dataflow>
<dataflow id="1612" from="r_57" to="r_59" fromId="432" toId="434">
</dataflow>
<dataflow id="1613" from="r_56" to="r_59" fromId="428" toId="434">
</dataflow>
<dataflow id="1614" from="select_ln671" to="store_ln299" fromId="433" toId="435">
</dataflow>
<dataflow id="1615" from="it" to="store_ln299" fromId="401" toId="435">
</dataflow>
<dataflow id="1616" from="select_ln671" to="store_ln671" fromId="433" toId="436">
</dataflow>
<dataflow id="1617" from="reuse_reg" to="store_ln671" fromId="52" toId="436">
</dataflow>
<dataflow id="1618" from="_ssdm_op_SpecLoopTripCount" to="empty_113" fromId="754" toId="437">
</dataflow>
<dataflow id="1619" from="StgValue_697" to="empty_113" fromId="697" toId="437">
</dataflow>
<dataflow id="1620" from="StgValue_756" to="empty_113" fromId="756" toId="437">
</dataflow>
<dataflow id="1621" from="StgValue_716" to="empty_113" fromId="716" toId="437">
</dataflow>
<dataflow id="1622" from="icmp_ln550" to="br_ln550" fromId="410" toId="438">
</dataflow>
<dataflow id="1623" from="un" to="un_load_2" fromId="101" toId="439">
</dataflow>
<dataflow id="1624" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_50" fromId="67" toId="440">
</dataflow>
<dataflow id="1625" from="StgValue_716" to="this_numerator_word_num_bits_addr_50" fromId="716" toId="440">
</dataflow>
<dataflow id="1626" from="StgValue_697" to="this_numerator_word_num_bits_addr_50" fromId="697" toId="440">
</dataflow>
<dataflow id="1627" from="this_numerator_word_num_bits_addr_50" to="this_numerator_word_num_bits_load_22" fromId="440" toId="441">
</dataflow>
<dataflow id="1628" from="un" to="un_load_2" fromId="101" toId="442">
</dataflow>
<dataflow id="1629" from="this_numerator_word_num_bits_addr_50" to="this_numerator_word_num_bits_load_22" fromId="440" toId="443">
</dataflow>
<dataflow id="1630" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_51" fromId="67" toId="444">
</dataflow>
<dataflow id="1631" from="StgValue_716" to="this_numerator_word_num_bits_addr_51" fromId="716" toId="444">
</dataflow>
<dataflow id="1632" from="StgValue_809" to="this_numerator_word_num_bits_addr_51" fromId="809" toId="444">
</dataflow>
<dataflow id="1633" from="this_numerator_word_num_bits_addr_51" to="this_numerator_word_num_bits_load_23" fromId="444" toId="445">
</dataflow>
<dataflow id="1634" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_52" fromId="67" toId="446">
</dataflow>
<dataflow id="1635" from="StgValue_716" to="this_numerator_word_num_bits_addr_52" fromId="716" toId="446">
</dataflow>
<dataflow id="1636" from="StgValue_900" to="this_numerator_word_num_bits_addr_52" fromId="900" toId="446">
</dataflow>
<dataflow id="1637" from="this_numerator_word_num_bits_addr_52" to="this_numerator_word_num_bits_load_24" fromId="446" toId="447">
</dataflow>
<dataflow id="1638" from="na_shift" to="zext_ln666" fromId="134" toId="448">
</dataflow>
<dataflow id="1639" from="r_59" to="lshr_ln666" fromId="434" toId="449">
</dataflow>
<dataflow id="1640" from="zext_ln666" to="lshr_ln666" fromId="448" toId="449">
</dataflow>
<dataflow id="1641" from="this_numerator_word_num_bits_addr_51" to="this_numerator_word_num_bits_load_23" fromId="444" toId="450">
</dataflow>
<dataflow id="1642" from="this_numerator_word_num_bits_addr_52" to="this_numerator_word_num_bits_load_24" fromId="446" toId="451">
</dataflow>
<dataflow id="1643" from="un_load_2" to="agg_result_0_0" fromId="442" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1644" from="br_ln666" to="agg_result_0_0" fromId="452" toId="453">
</dataflow>
<dataflow id="1645" from="q_word_num_bits_0_ret" to="agg_result_0_0" fromId="494" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1646" from="br_ln687" to="agg_result_0_0" fromId="556" toId="453">
</dataflow>
<dataflow id="1647" from="q_word_num_bits_0_ret" to="agg_result_0_0" fromId="494" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1648" from="br_ln687" to="agg_result_0_0" fromId="554" toId="453">
</dataflow>
<dataflow id="1649" from="q_word_num_bits_0_ret" to="agg_result_0_0" fromId="494" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1650" from="br_ln687" to="agg_result_0_0" fromId="555" toId="453">
</dataflow>
<dataflow id="1651" from="q_word_num_bits_0_ret" to="agg_result_0_0" fromId="494" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1652" from="switch_ln687" to="agg_result_0_0" fromId="553" toId="453">
</dataflow>
<dataflow id="1653" from="StgValue_716" to="agg_result_0_0" fromId="716" toId="453">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1654" from="br_ln659" to="agg_result_0_0" fromId="229" toId="453">
</dataflow>
<dataflow id="1655" from="un_load" to="agg_result_0_0" fromId="259" toId="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1656" from="br_ln0" to="agg_result_0_0" fromId="307" toId="453">
</dataflow>
<dataflow id="1657" from="this_numerator_word_num_bits_load_22" to="agg_result_016_0" fromId="443" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1658" from="br_ln666" to="agg_result_016_0" fromId="452" toId="454">
</dataflow>
<dataflow id="1659" from="q_word_num_bits_1_ret" to="agg_result_016_0" fromId="495" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1660" from="br_ln687" to="agg_result_016_0" fromId="556" toId="454">
</dataflow>
<dataflow id="1661" from="q_word_num_bits_1_ret" to="agg_result_016_0" fromId="495" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1662" from="br_ln687" to="agg_result_016_0" fromId="554" toId="454">
</dataflow>
<dataflow id="1663" from="q_word_num_bits_1_ret" to="agg_result_016_0" fromId="495" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1664" from="br_ln687" to="agg_result_016_0" fromId="555" toId="454">
</dataflow>
<dataflow id="1665" from="q_word_num_bits_1_ret" to="agg_result_016_0" fromId="495" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1666" from="switch_ln687" to="agg_result_016_0" fromId="553" toId="454">
</dataflow>
<dataflow id="1667" from="StgValue_716" to="agg_result_016_0" fromId="716" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1668" from="br_ln659" to="agg_result_016_0" fromId="229" toId="454">
</dataflow>
<dataflow id="1669" from="this_numerator_word_num_bits_load_18" to="agg_result_016_0" fromId="260" toId="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1670" from="br_ln0" to="agg_result_016_0" fromId="307" toId="454">
</dataflow>
<dataflow id="1671" from="this_numerator_word_num_bits_load_23" to="agg_result_02_0" fromId="450" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1672" from="br_ln666" to="agg_result_02_0" fromId="452" toId="455">
</dataflow>
<dataflow id="1673" from="q_word_num_bits_2_ret" to="agg_result_02_0" fromId="496" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1674" from="br_ln687" to="agg_result_02_0" fromId="556" toId="455">
</dataflow>
<dataflow id="1675" from="q_word_num_bits_2_ret" to="agg_result_02_0" fromId="496" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1676" from="br_ln687" to="agg_result_02_0" fromId="554" toId="455">
</dataflow>
<dataflow id="1677" from="q_word_num_bits_2_ret" to="agg_result_02_0" fromId="496" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1678" from="br_ln687" to="agg_result_02_0" fromId="555" toId="455">
</dataflow>
<dataflow id="1679" from="q_word_num_bits_2_ret" to="agg_result_02_0" fromId="496" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1680" from="switch_ln687" to="agg_result_02_0" fromId="553" toId="455">
</dataflow>
<dataflow id="1681" from="StgValue_716" to="agg_result_02_0" fromId="716" toId="455">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1682" from="br_ln659" to="agg_result_02_0" fromId="229" toId="455">
</dataflow>
<dataflow id="1683" from="this_numerator_word_num_bits_load_19" to="agg_result_02_0" fromId="265" toId="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1684" from="br_ln0" to="agg_result_02_0" fromId="307" toId="455">
</dataflow>
<dataflow id="1685" from="this_numerator_word_num_bits_load_24" to="agg_result_03_0" fromId="451" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1686" from="br_ln666" to="agg_result_03_0" fromId="452" toId="456">
</dataflow>
<dataflow id="1687" from="q_word_num_bits_3_ret" to="agg_result_03_0" fromId="497" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1688" from="br_ln687" to="agg_result_03_0" fromId="556" toId="456">
</dataflow>
<dataflow id="1689" from="q_word_num_bits_3_ret" to="agg_result_03_0" fromId="497" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1690" from="br_ln687" to="agg_result_03_0" fromId="554" toId="456">
</dataflow>
<dataflow id="1691" from="q_word_num_bits_3_ret" to="agg_result_03_0" fromId="497" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1692" from="br_ln687" to="agg_result_03_0" fromId="555" toId="456">
</dataflow>
<dataflow id="1693" from="q_word_num_bits_3_ret" to="agg_result_03_0" fromId="497" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1694" from="switch_ln687" to="agg_result_03_0" fromId="553" toId="456">
</dataflow>
<dataflow id="1695" from="StgValue_716" to="agg_result_03_0" fromId="716" toId="456">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1696" from="br_ln659" to="agg_result_03_0" fromId="229" toId="456">
</dataflow>
<dataflow id="1697" from="this_numerator_word_num_bits_load_20" to="agg_result_03_0" fromId="266" toId="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1698" from="br_ln0" to="agg_result_03_0" fromId="307" toId="456">
</dataflow>
<dataflow id="1699" from="lshr_ln666" to="agg_result_1_4" fromId="449" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1700" from="br_ln666" to="agg_result_1_4" fromId="452" toId="457">
</dataflow>
<dataflow id="1701" from="r_word_num_bits_7_0_2" to="agg_result_1_4" fromId="521" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1702" from="br_ln687" to="agg_result_1_4" fromId="556" toId="457">
</dataflow>
<dataflow id="1703" from="r_word_num_bits_7_0_2" to="agg_result_1_4" fromId="521" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1704" from="br_ln687" to="agg_result_1_4" fromId="554" toId="457">
</dataflow>
<dataflow id="1705" from="r_word_num_bits_7_0_2" to="agg_result_1_4" fromId="521" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1706" from="br_ln687" to="agg_result_1_4" fromId="555" toId="457">
</dataflow>
<dataflow id="1707" from="lshr_ln687" to="agg_result_1_4" fromId="552" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1708" from="switch_ln687" to="agg_result_1_4" fromId="553" toId="457">
</dataflow>
<dataflow id="1709" from="p_read_10" to="agg_result_1_4" fromId="66" toId="457">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1710" from="br_ln659" to="agg_result_1_4" fromId="229" toId="457">
</dataflow>
<dataflow id="1711" from="agg_result_1_2" to="agg_result_1_4" fromId="295" toId="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1712" from="br_ln0" to="agg_result_1_4" fromId="307" toId="457">
</dataflow>
<dataflow id="1713" from="StgValue_716" to="agg_result_14_4" fromId="716" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1714" from="br_ln666" to="agg_result_14_4" fromId="452" toId="458">
</dataflow>
<dataflow id="1715" from="r_word_num_bits_7_1_2" to="agg_result_14_4" fromId="522" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1716" from="br_ln687" to="agg_result_14_4" fromId="556" toId="458">
</dataflow>
<dataflow id="1717" from="r_word_num_bits_7_1_2" to="agg_result_14_4" fromId="522" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1718" from="br_ln687" to="agg_result_14_4" fromId="554" toId="458">
</dataflow>
<dataflow id="1719" from="lshr_ln687" to="agg_result_14_4" fromId="552" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1720" from="br_ln687" to="agg_result_14_4" fromId="555" toId="458">
</dataflow>
<dataflow id="1721" from="r_word_num_bits_7_1_2" to="agg_result_14_4" fromId="522" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1722" from="switch_ln687" to="agg_result_14_4" fromId="553" toId="458">
</dataflow>
<dataflow id="1723" from="p_read19" to="agg_result_14_4" fromId="65" toId="458">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1724" from="br_ln659" to="agg_result_14_4" fromId="229" toId="458">
</dataflow>
<dataflow id="1725" from="agg_result_14_2" to="agg_result_14_4" fromId="296" toId="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1726" from="br_ln0" to="agg_result_14_4" fromId="307" toId="458">
</dataflow>
<dataflow id="1727" from="StgValue_716" to="phi_ln690" fromId="716" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1728" from="br_ln666" to="phi_ln690" fromId="452" toId="459">
</dataflow>
<dataflow id="1729" from="r_word_num_bits_7_2_2" to="phi_ln690" fromId="523" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1730" from="br_ln687" to="phi_ln690" fromId="556" toId="459">
</dataflow>
<dataflow id="1731" from="lshr_ln687" to="phi_ln690" fromId="552" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1732" from="br_ln687" to="phi_ln690" fromId="554" toId="459">
</dataflow>
<dataflow id="1733" from="r_word_num_bits_7_2_2" to="phi_ln690" fromId="523" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1734" from="br_ln687" to="phi_ln690" fromId="555" toId="459">
</dataflow>
<dataflow id="1735" from="r_word_num_bits_7_2_2" to="phi_ln690" fromId="523" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1736" from="switch_ln687" to="phi_ln690" fromId="553" toId="459">
</dataflow>
<dataflow id="1737" from="p_read_9" to="phi_ln690" fromId="64" toId="459">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1738" from="br_ln659" to="phi_ln690" fromId="229" toId="459">
</dataflow>
<dataflow id="1739" from="agg_result_15_1" to="phi_ln690" fromId="281" toId="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1740" from="br_ln0" to="phi_ln690" fromId="307" toId="459">
</dataflow>
<dataflow id="1741" from="StgValue_716" to="phi_ln690_2" fromId="716" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1742" from="br_ln666" to="phi_ln690_2" fromId="452" toId="460">
</dataflow>
<dataflow id="1743" from="lshr_ln687" to="phi_ln690_2" fromId="552" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1744" from="br_ln687" to="phi_ln690_2" fromId="556" toId="460">
</dataflow>
<dataflow id="1745" from="r_word_num_bits_7_3_2" to="phi_ln690_2" fromId="524" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1746" from="br_ln687" to="phi_ln690_2" fromId="554" toId="460">
</dataflow>
<dataflow id="1747" from="r_word_num_bits_7_3_2" to="phi_ln690_2" fromId="524" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1748" from="br_ln687" to="phi_ln690_2" fromId="555" toId="460">
</dataflow>
<dataflow id="1749" from="r_word_num_bits_7_3_2" to="phi_ln690_2" fromId="524" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1750" from="switch_ln687" to="phi_ln690_2" fromId="553" toId="460">
</dataflow>
<dataflow id="1751" from="p_read_8" to="phi_ln690_2" fromId="63" toId="460">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1752" from="br_ln659" to="phi_ln690_2" fromId="229" toId="460">
</dataflow>
<dataflow id="1753" from="agg_result_16_1" to="phi_ln690_2" fromId="279" toId="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1754" from="br_ln0" to="phi_ln690_2" fromId="307" toId="460">
</dataflow>
<dataflow id="1756" from="StgValue_1755" to="mrv" fromId="1755" toId="461">
</dataflow>
<dataflow id="1757" from="agg_result_0_0" to="mrv" fromId="453" toId="461">
</dataflow>
<dataflow id="1758" from="mrv" to="mrv_1" fromId="461" toId="462">
</dataflow>
<dataflow id="1759" from="agg_result_016_0" to="mrv_1" fromId="454" toId="462">
</dataflow>
<dataflow id="1760" from="mrv_1" to="mrv_2" fromId="462" toId="463">
</dataflow>
<dataflow id="1761" from="agg_result_02_0" to="mrv_2" fromId="455" toId="463">
</dataflow>
<dataflow id="1762" from="mrv_2" to="mrv_3" fromId="463" toId="464">
</dataflow>
<dataflow id="1763" from="agg_result_03_0" to="mrv_3" fromId="456" toId="464">
</dataflow>
<dataflow id="1764" from="mrv_3" to="mrv_4" fromId="464" toId="465">
</dataflow>
<dataflow id="1765" from="agg_result_1_4" to="mrv_4" fromId="457" toId="465">
</dataflow>
<dataflow id="1766" from="mrv_4" to="mrv_5" fromId="465" toId="466">
</dataflow>
<dataflow id="1767" from="agg_result_14_4" to="mrv_5" fromId="458" toId="466">
</dataflow>
<dataflow id="1768" from="mrv_5" to="mrv_6" fromId="466" toId="467">
</dataflow>
<dataflow id="1769" from="phi_ln690" to="mrv_6" fromId="459" toId="467">
</dataflow>
<dataflow id="1770" from="mrv_6" to="mrv_7" fromId="467" toId="468">
</dataflow>
<dataflow id="1771" from="phi_ln690_2" to="mrv_7" fromId="460" toId="468">
</dataflow>
<dataflow id="1772" from="mrv_7" to="ret_ln690" fromId="468" toId="469">
</dataflow>
<dataflow id="1773" from="add_ln29_10" to="phi_ln29_4" fromId="471" toId="470">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1774" from="br_ln29" to="phi_ln29_4" fromId="487" toId="470">
<BackEdge/>
</dataflow>
<dataflow id="1775" from="StgValue_699" to="phi_ln29_4" fromId="699" toId="470">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_3" val="!1"/>
<literal name="trunc_ln493_3" val="!2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1776" from="br_ln0" to="phi_ln29_4" fromId="239" toId="470">
</dataflow>
<dataflow id="1777" from="phi_ln29_4" to="add_ln29_10" fromId="470" toId="471">
</dataflow>
<dataflow id="1778" from="StgValue_705" to="add_ln29_10" fromId="705" toId="471">
</dataflow>
<dataflow id="1779" from="q_word_num_bits_3_0" to="q_word_num_bits_3_0_load" fromId="235" toId="472">
</dataflow>
<dataflow id="1780" from="q_word_num_bits_2_0" to="q_word_num_bits_2_0_load" fromId="236" toId="473">
</dataflow>
<dataflow id="1781" from="q_word_num_bits_1_0" to="q_word_num_bits_1_0_load" fromId="237" toId="474">
</dataflow>
<dataflow id="1782" from="q_word_num_bits_0_0" to="q_word_num_bits_0_0_load" fromId="238" toId="475">
</dataflow>
<dataflow id="1783" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="476">
</dataflow>
<dataflow id="1784" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="476">
</dataflow>
<dataflow id="1785" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="476">
</dataflow>
<dataflow id="1786" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="476">
</dataflow>
<dataflow id="1787" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="476">
</dataflow>
<dataflow id="1788" from="p_str" to="specpipeline_ln0" fromId="846" toId="476">
</dataflow>
<dataflow id="1789" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="q_word_num_bits_3_1" fromId="713" toId="477">
</dataflow>
<dataflow id="1790" from="q_word_num_bits_3_0_load" to="q_word_num_bits_3_1" fromId="472" toId="477">
</dataflow>
<dataflow id="1791" from="q_word_num_bits_3_0_load" to="q_word_num_bits_3_1" fromId="472" toId="477">
</dataflow>
<dataflow id="1792" from="q_word_num_bits_3_0_load" to="q_word_num_bits_3_1" fromId="472" toId="477">
</dataflow>
<dataflow id="1793" from="StgValue_716" to="q_word_num_bits_3_1" fromId="716" toId="477">
</dataflow>
<dataflow id="1794" from="phi_ln29_4" to="q_word_num_bits_3_1" fromId="470" toId="477">
</dataflow>
<dataflow id="1795" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="q_word_num_bits_2_1" fromId="713" toId="478">
</dataflow>
<dataflow id="1796" from="q_word_num_bits_2_0_load" to="q_word_num_bits_2_1" fromId="473" toId="478">
</dataflow>
<dataflow id="1797" from="q_word_num_bits_2_0_load" to="q_word_num_bits_2_1" fromId="473" toId="478">
</dataflow>
<dataflow id="1798" from="StgValue_716" to="q_word_num_bits_2_1" fromId="716" toId="478">
</dataflow>
<dataflow id="1799" from="q_word_num_bits_2_0_load" to="q_word_num_bits_2_1" fromId="473" toId="478">
</dataflow>
<dataflow id="1800" from="phi_ln29_4" to="q_word_num_bits_2_1" fromId="470" toId="478">
</dataflow>
<dataflow id="1801" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="q_word_num_bits_1_1" fromId="713" toId="479">
</dataflow>
<dataflow id="1802" from="q_word_num_bits_1_0_load" to="q_word_num_bits_1_1" fromId="474" toId="479">
</dataflow>
<dataflow id="1803" from="StgValue_716" to="q_word_num_bits_1_1" fromId="716" toId="479">
</dataflow>
<dataflow id="1804" from="q_word_num_bits_1_0_load" to="q_word_num_bits_1_1" fromId="474" toId="479">
</dataflow>
<dataflow id="1805" from="q_word_num_bits_1_0_load" to="q_word_num_bits_1_1" fromId="474" toId="479">
</dataflow>
<dataflow id="1806" from="phi_ln29_4" to="q_word_num_bits_1_1" fromId="470" toId="479">
</dataflow>
<dataflow id="1807" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="q_word_num_bits_0_1" fromId="713" toId="480">
</dataflow>
<dataflow id="1808" from="StgValue_716" to="q_word_num_bits_0_1" fromId="716" toId="480">
</dataflow>
<dataflow id="1809" from="q_word_num_bits_0_0_load" to="q_word_num_bits_0_1" fromId="475" toId="480">
</dataflow>
<dataflow id="1810" from="q_word_num_bits_0_0_load" to="q_word_num_bits_0_1" fromId="475" toId="480">
</dataflow>
<dataflow id="1811" from="q_word_num_bits_0_0_load" to="q_word_num_bits_0_1" fromId="475" toId="480">
</dataflow>
<dataflow id="1812" from="phi_ln29_4" to="q_word_num_bits_0_1" fromId="470" toId="480">
</dataflow>
<dataflow id="1813" from="phi_ln29_4" to="icmp_ln29_10" fromId="470" toId="481">
</dataflow>
<dataflow id="1814" from="StgValue_752" to="icmp_ln29_10" fromId="752" toId="481">
</dataflow>
<dataflow id="1815" from="_ssdm_op_SpecLoopTripCount" to="empty_116" fromId="754" toId="482">
</dataflow>
<dataflow id="1816" from="StgValue_756" to="empty_116" fromId="756" toId="482">
</dataflow>
<dataflow id="1817" from="StgValue_756" to="empty_116" fromId="756" toId="482">
</dataflow>
<dataflow id="1818" from="StgValue_756" to="empty_116" fromId="756" toId="482">
</dataflow>
<dataflow id="1819" from="q_word_num_bits_0_1" to="store_ln29" fromId="480" toId="483">
</dataflow>
<dataflow id="1820" from="q_word_num_bits_0_0" to="store_ln29" fromId="238" toId="483">
</dataflow>
<dataflow id="1821" from="q_word_num_bits_1_1" to="store_ln29" fromId="479" toId="484">
</dataflow>
<dataflow id="1822" from="q_word_num_bits_1_0" to="store_ln29" fromId="237" toId="484">
</dataflow>
<dataflow id="1823" from="q_word_num_bits_2_1" to="store_ln29" fromId="478" toId="485">
</dataflow>
<dataflow id="1824" from="q_word_num_bits_2_0" to="store_ln29" fromId="236" toId="485">
</dataflow>
<dataflow id="1825" from="q_word_num_bits_3_1" to="store_ln29" fromId="477" toId="486">
</dataflow>
<dataflow id="1826" from="q_word_num_bits_3_0" to="store_ln29" fromId="235" toId="486">
</dataflow>
<dataflow id="1827" from="icmp_ln29_10" to="br_ln29" fromId="481" toId="487">
</dataflow>
<dataflow id="1828" from="StgValue_671" to="r_word_num_bits_7_3_0" fromId="671" toId="488">
</dataflow>
<dataflow id="1829" from="StgValue_671" to="r_word_num_bits_7_2_0" fromId="671" toId="489">
</dataflow>
<dataflow id="1830" from="StgValue_671" to="r_word_num_bits_7_1_0" fromId="671" toId="490">
</dataflow>
<dataflow id="1831" from="StgValue_671" to="r_word_num_bits_7_0_0" fromId="671" toId="491">
</dataflow>
<dataflow id="1833" from="udivrem_knuth" to="call_ret" fromId="1832" toId="492">
</dataflow>
<dataflow id="1834" from="q_word_num_bits_0_1" to="call_ret" fromId="480" toId="492">
</dataflow>
<dataflow id="1835" from="q_word_num_bits_1_1" to="call_ret" fromId="479" toId="492">
</dataflow>
<dataflow id="1836" from="q_word_num_bits_2_1" to="call_ret" fromId="478" toId="492">
</dataflow>
<dataflow id="1837" from="q_word_num_bits_3_1" to="call_ret" fromId="477" toId="492">
</dataflow>
<dataflow id="1838" from="na_numerator_word_num_bits" to="call_ret" fromId="67" toId="492">
</dataflow>
<dataflow id="1839" from="select_ln525" to="call_ret" fromId="225" toId="492">
</dataflow>
<dataflow id="1840" from="d" to="call_ret" fromId="206" toId="492">
</dataflow>
<dataflow id="1841" from="na_divisor_word_num_bits_1_4" to="call_ret" fromId="205" toId="492">
</dataflow>
<dataflow id="1842" from="na_divisor_word_num_bits_2_4" to="call_ret" fromId="204" toId="492">
</dataflow>
<dataflow id="1843" from="na_divisor_word_num_bits_3_4" to="call_ret" fromId="203" toId="492">
</dataflow>
<dataflow id="1844" from="trunc_ln493_4" to="call_ret" fromId="131" toId="492">
</dataflow>
<dataflow id="1845" from="intx_internal_reciprocal_table" to="call_ret" fromId="670" toId="492">
</dataflow>
<dataflow id="1846" from="udivrem_knuth" to="call_ret" fromId="1832" toId="493">
</dataflow>
<dataflow id="1847" from="q_word_num_bits_0_1" to="call_ret" fromId="480" toId="493">
</dataflow>
<dataflow id="1848" from="q_word_num_bits_1_1" to="call_ret" fromId="479" toId="493">
</dataflow>
<dataflow id="1849" from="q_word_num_bits_2_1" to="call_ret" fromId="478" toId="493">
</dataflow>
<dataflow id="1850" from="q_word_num_bits_3_1" to="call_ret" fromId="477" toId="493">
</dataflow>
<dataflow id="1851" from="na_numerator_word_num_bits" to="call_ret" fromId="67" toId="493">
</dataflow>
<dataflow id="1852" from="select_ln525" to="call_ret" fromId="225" toId="493">
</dataflow>
<dataflow id="1853" from="d" to="call_ret" fromId="206" toId="493">
</dataflow>
<dataflow id="1854" from="na_divisor_word_num_bits_1_4" to="call_ret" fromId="205" toId="493">
</dataflow>
<dataflow id="1855" from="na_divisor_word_num_bits_2_4" to="call_ret" fromId="204" toId="493">
</dataflow>
<dataflow id="1856" from="na_divisor_word_num_bits_3_4" to="call_ret" fromId="203" toId="493">
</dataflow>
<dataflow id="1857" from="trunc_ln493_4" to="call_ret" fromId="131" toId="493">
</dataflow>
<dataflow id="1858" from="intx_internal_reciprocal_table" to="call_ret" fromId="670" toId="493">
</dataflow>
<dataflow id="1859" from="call_ret" to="q_word_num_bits_0_ret" fromId="493" toId="494">
</dataflow>
<dataflow id="1860" from="call_ret" to="q_word_num_bits_1_ret" fromId="493" toId="495">
</dataflow>
<dataflow id="1861" from="call_ret" to="q_word_num_bits_2_ret" fromId="493" toId="496">
</dataflow>
<dataflow id="1862" from="call_ret" to="q_word_num_bits_3_ret" fromId="493" toId="497">
</dataflow>
<dataflow id="1863" from="StgValue_699" to="phi_ln29_6" fromId="699" toId="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1864" from="br_ln29" to="phi_ln29_6" fromId="498" toId="499">
</dataflow>
<dataflow id="1865" from="add_ln29_12" to="phi_ln29_6" fromId="500" toId="499">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1866" from="br_ln29" to="phi_ln29_6" fromId="516" toId="499">
<BackEdge/>
</dataflow>
<dataflow id="1867" from="phi_ln29_6" to="add_ln29_12" fromId="499" toId="500">
</dataflow>
<dataflow id="1868" from="StgValue_705" to="add_ln29_12" fromId="705" toId="500">
</dataflow>
<dataflow id="1869" from="r_word_num_bits_7_3_0" to="r_word_num_bits_7_3_0_load" fromId="488" toId="501">
</dataflow>
<dataflow id="1870" from="r_word_num_bits_7_2_0" to="r_word_num_bits_7_2_0_load" fromId="489" toId="502">
</dataflow>
<dataflow id="1871" from="r_word_num_bits_7_1_0" to="r_word_num_bits_7_1_0_load" fromId="490" toId="503">
</dataflow>
<dataflow id="1872" from="r_word_num_bits_7_0_0" to="r_word_num_bits_7_0_0_load" fromId="491" toId="504">
</dataflow>
<dataflow id="1873" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="505">
</dataflow>
<dataflow id="1874" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="505">
</dataflow>
<dataflow id="1875" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="505">
</dataflow>
<dataflow id="1876" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="505">
</dataflow>
<dataflow id="1877" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="505">
</dataflow>
<dataflow id="1878" from="p_str" to="specpipeline_ln0" fromId="846" toId="505">
</dataflow>
<dataflow id="1879" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_3_1" fromId="713" toId="506">
</dataflow>
<dataflow id="1880" from="r_word_num_bits_7_3_0_load" to="r_word_num_bits_7_3_1" fromId="501" toId="506">
</dataflow>
<dataflow id="1881" from="r_word_num_bits_7_3_0_load" to="r_word_num_bits_7_3_1" fromId="501" toId="506">
</dataflow>
<dataflow id="1882" from="r_word_num_bits_7_3_0_load" to="r_word_num_bits_7_3_1" fromId="501" toId="506">
</dataflow>
<dataflow id="1883" from="StgValue_716" to="r_word_num_bits_7_3_1" fromId="716" toId="506">
</dataflow>
<dataflow id="1884" from="phi_ln29_6" to="r_word_num_bits_7_3_1" fromId="499" toId="506">
</dataflow>
<dataflow id="1885" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_2_1" fromId="713" toId="507">
</dataflow>
<dataflow id="1886" from="r_word_num_bits_7_2_0_load" to="r_word_num_bits_7_2_1" fromId="502" toId="507">
</dataflow>
<dataflow id="1887" from="r_word_num_bits_7_2_0_load" to="r_word_num_bits_7_2_1" fromId="502" toId="507">
</dataflow>
<dataflow id="1888" from="StgValue_716" to="r_word_num_bits_7_2_1" fromId="716" toId="507">
</dataflow>
<dataflow id="1889" from="r_word_num_bits_7_2_0_load" to="r_word_num_bits_7_2_1" fromId="502" toId="507">
</dataflow>
<dataflow id="1890" from="phi_ln29_6" to="r_word_num_bits_7_2_1" fromId="499" toId="507">
</dataflow>
<dataflow id="1891" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_1_1" fromId="713" toId="508">
</dataflow>
<dataflow id="1892" from="r_word_num_bits_7_1_0_load" to="r_word_num_bits_7_1_1" fromId="503" toId="508">
</dataflow>
<dataflow id="1893" from="StgValue_716" to="r_word_num_bits_7_1_1" fromId="716" toId="508">
</dataflow>
<dataflow id="1894" from="r_word_num_bits_7_1_0_load" to="r_word_num_bits_7_1_1" fromId="503" toId="508">
</dataflow>
<dataflow id="1895" from="r_word_num_bits_7_1_0_load" to="r_word_num_bits_7_1_1" fromId="503" toId="508">
</dataflow>
<dataflow id="1896" from="phi_ln29_6" to="r_word_num_bits_7_1_1" fromId="499" toId="508">
</dataflow>
<dataflow id="1897" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_0_1" fromId="713" toId="509">
</dataflow>
<dataflow id="1898" from="StgValue_716" to="r_word_num_bits_7_0_1" fromId="716" toId="509">
</dataflow>
<dataflow id="1899" from="r_word_num_bits_7_0_0_load" to="r_word_num_bits_7_0_1" fromId="504" toId="509">
</dataflow>
<dataflow id="1900" from="r_word_num_bits_7_0_0_load" to="r_word_num_bits_7_0_1" fromId="504" toId="509">
</dataflow>
<dataflow id="1901" from="r_word_num_bits_7_0_0_load" to="r_word_num_bits_7_0_1" fromId="504" toId="509">
</dataflow>
<dataflow id="1902" from="phi_ln29_6" to="r_word_num_bits_7_0_1" fromId="499" toId="509">
</dataflow>
<dataflow id="1903" from="phi_ln29_6" to="icmp_ln29_12" fromId="499" toId="510">
</dataflow>
<dataflow id="1904" from="StgValue_752" to="icmp_ln29_12" fromId="752" toId="510">
</dataflow>
<dataflow id="1905" from="_ssdm_op_SpecLoopTripCount" to="empty_117" fromId="754" toId="511">
</dataflow>
<dataflow id="1906" from="StgValue_756" to="empty_117" fromId="756" toId="511">
</dataflow>
<dataflow id="1907" from="StgValue_756" to="empty_117" fromId="756" toId="511">
</dataflow>
<dataflow id="1908" from="StgValue_756" to="empty_117" fromId="756" toId="511">
</dataflow>
<dataflow id="1909" from="r_word_num_bits_7_0_1" to="store_ln29" fromId="509" toId="512">
</dataflow>
<dataflow id="1910" from="r_word_num_bits_7_0_0" to="store_ln29" fromId="491" toId="512">
</dataflow>
<dataflow id="1911" from="r_word_num_bits_7_1_1" to="store_ln29" fromId="508" toId="513">
</dataflow>
<dataflow id="1912" from="r_word_num_bits_7_1_0" to="store_ln29" fromId="490" toId="513">
</dataflow>
<dataflow id="1913" from="r_word_num_bits_7_2_1" to="store_ln29" fromId="507" toId="514">
</dataflow>
<dataflow id="1914" from="r_word_num_bits_7_2_0" to="store_ln29" fromId="489" toId="514">
</dataflow>
<dataflow id="1915" from="r_word_num_bits_7_3_1" to="store_ln29" fromId="506" toId="515">
</dataflow>
<dataflow id="1916" from="r_word_num_bits_7_3_0" to="store_ln29" fromId="488" toId="515">
</dataflow>
<dataflow id="1917" from="icmp_ln29_12" to="br_ln29" fromId="510" toId="516">
</dataflow>
<dataflow id="1918" from="na_shift" to="sh_prom38" fromId="134" toId="517">
</dataflow>
<dataflow id="1919" from="StgValue_889" to="sub43" fromId="889" toId="518">
</dataflow>
<dataflow id="1920" from="na_shift" to="sub43" fromId="134" toId="518">
</dataflow>
<dataflow id="1921" from="sub43" to="sh_prom44" fromId="518" toId="519">
</dataflow>
<dataflow id="1922" from="r_word_num_bits_7_0_1" to="r_word_num_bits_7_0_2" fromId="509" toId="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1923" from="br_ln685" to="r_word_num_bits_7_0_2" fromId="520" toId="521">
</dataflow>
<dataflow id="1924" from="r_word_num_bits_7_0_3" to="r_word_num_bits_7_0_2" fromId="547" toId="521">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1925" from="br_ln0" to="r_word_num_bits_7_0_2" fromId="548" toId="521">
<BackEdge/>
</dataflow>
<dataflow id="1926" from="r_word_num_bits_7_1_1" to="r_word_num_bits_7_1_2" fromId="508" toId="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1927" from="br_ln685" to="r_word_num_bits_7_1_2" fromId="520" toId="522">
</dataflow>
<dataflow id="1928" from="r_word_num_bits_7_1_3" to="r_word_num_bits_7_1_2" fromId="546" toId="522">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1929" from="br_ln0" to="r_word_num_bits_7_1_2" fromId="548" toId="522">
<BackEdge/>
</dataflow>
<dataflow id="1930" from="r_word_num_bits_7_2_1" to="r_word_num_bits_7_2_2" fromId="507" toId="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1931" from="br_ln685" to="r_word_num_bits_7_2_2" fromId="520" toId="523">
</dataflow>
<dataflow id="1932" from="r_word_num_bits_7_2_3" to="r_word_num_bits_7_2_2" fromId="545" toId="523">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1933" from="br_ln0" to="r_word_num_bits_7_2_2" fromId="548" toId="523">
<BackEdge/>
</dataflow>
<dataflow id="1934" from="r_word_num_bits_7_3_1" to="r_word_num_bits_7_3_2" fromId="506" toId="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1935" from="br_ln685" to="r_word_num_bits_7_3_2" fromId="520" toId="524">
</dataflow>
<dataflow id="1936" from="r_word_num_bits_7_3_3" to="r_word_num_bits_7_3_2" fromId="544" toId="524">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1937" from="br_ln0" to="r_word_num_bits_7_3_2" fromId="548" toId="524">
<BackEdge/>
</dataflow>
<dataflow id="1938" from="StgValue_842" to="i_24" fromId="842" toId="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1939" from="br_ln685" to="i_24" fromId="520" toId="525">
</dataflow>
<dataflow id="1940" from="add_ln685" to="i_24" fromId="526" toId="525">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1941" from="br_ln0" to="i_24" fromId="548" toId="525">
<BackEdge/>
</dataflow>
<dataflow id="1942" from="i_24" to="add_ln685" fromId="525" toId="526">
</dataflow>
<dataflow id="1943" from="StgValue_671" to="add_ln685" fromId="671" toId="526">
</dataflow>
<dataflow id="1944" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="838" toId="527">
</dataflow>
<dataflow id="1945" from="StgValue_840" to="specpipeline_ln0" fromId="840" toId="527">
</dataflow>
<dataflow id="1946" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="527">
</dataflow>
<dataflow id="1947" from="StgValue_671" to="specpipeline_ln0" fromId="671" toId="527">
</dataflow>
<dataflow id="1948" from="StgValue_842" to="specpipeline_ln0" fromId="842" toId="527">
</dataflow>
<dataflow id="1949" from="p_str" to="specpipeline_ln0" fromId="846" toId="527">
</dataflow>
<dataflow id="1950" from="i_24" to="icmp_ln685" fromId="525" toId="528">
</dataflow>
<dataflow id="1951" from="add_ln493" to="icmp_ln685" fromId="132" toId="528">
</dataflow>
<dataflow id="1952" from="icmp_ln685" to="br_ln685" fromId="528" toId="529">
</dataflow>
<dataflow id="1953" from="i_24" to="i_64_cast" fromId="525" toId="530">
</dataflow>
<dataflow id="1954" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_54" fromId="67" toId="531">
</dataflow>
<dataflow id="1955" from="StgValue_716" to="this_numerator_word_num_bits_addr_54" fromId="716" toId="531">
</dataflow>
<dataflow id="1956" from="i_64_cast" to="this_numerator_word_num_bits_addr_54" fromId="530" toId="531">
</dataflow>
<dataflow id="1957" from="this_numerator_word_num_bits_addr_54" to="this_numerator_word_num_bits_load_26" fromId="531" toId="532">
</dataflow>
<dataflow id="1958" from="add_ln685" to="zext_ln686" fromId="526" toId="533">
</dataflow>
<dataflow id="1959" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_55" fromId="67" toId="534">
</dataflow>
<dataflow id="1960" from="StgValue_716" to="this_numerator_word_num_bits_addr_55" fromId="716" toId="534">
</dataflow>
<dataflow id="1961" from="zext_ln686" to="this_numerator_word_num_bits_addr_55" fromId="533" toId="534">
</dataflow>
<dataflow id="1962" from="this_numerator_word_num_bits_addr_55" to="this_numerator_word_num_bits_load_27" fromId="534" toId="535">
</dataflow>
<dataflow id="1963" from="i_24" to="trunc_ln686" fromId="525" toId="536">
</dataflow>
<dataflow id="1964" from="_ssdm_op_SpecLoopName" to="specloopname_ln685" fromId="812" toId="537">
</dataflow>
<dataflow id="1966" from="empty_14" to="specloopname_ln685" fromId="1965" toId="537">
</dataflow>
<dataflow id="1967" from="this_numerator_word_num_bits_addr_54" to="this_numerator_word_num_bits_load_26" fromId="531" toId="538">
</dataflow>
<dataflow id="1968" from="this_numerator_word_num_bits_load_26" to="lshr_ln686" fromId="538" toId="539">
</dataflow>
<dataflow id="1969" from="sh_prom38" to="lshr_ln686" fromId="517" toId="539">
</dataflow>
<dataflow id="1970" from="this_numerator_word_num_bits_addr_55" to="this_numerator_word_num_bits_load_27" fromId="534" toId="540">
</dataflow>
<dataflow id="1971" from="this_numerator_word_num_bits_load_27" to="shl_ln686" fromId="540" toId="541">
</dataflow>
<dataflow id="1972" from="sh_prom44" to="shl_ln686" fromId="519" toId="541">
</dataflow>
<dataflow id="1973" from="shl_ln686" to="or_ln686" fromId="541" toId="542">
</dataflow>
<dataflow id="1974" from="lshr_ln686" to="or_ln686" fromId="539" toId="542">
</dataflow>
<dataflow id="1975" from="icmp_ln506" to="select_ln506" fromId="135" toId="543">
</dataflow>
<dataflow id="1976" from="or_ln686" to="select_ln506" fromId="542" toId="543">
</dataflow>
<dataflow id="1977" from="this_numerator_word_num_bits_load_26" to="select_ln506" fromId="538" toId="543">
</dataflow>
<dataflow id="1978" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_3_3" fromId="713" toId="544">
</dataflow>
<dataflow id="1979" from="r_word_num_bits_7_3_2" to="r_word_num_bits_7_3_3" fromId="524" toId="544">
</dataflow>
<dataflow id="1980" from="r_word_num_bits_7_3_2" to="r_word_num_bits_7_3_3" fromId="524" toId="544">
</dataflow>
<dataflow id="1981" from="r_word_num_bits_7_3_2" to="r_word_num_bits_7_3_3" fromId="524" toId="544">
</dataflow>
<dataflow id="1982" from="select_ln506" to="r_word_num_bits_7_3_3" fromId="543" toId="544">
</dataflow>
<dataflow id="1983" from="trunc_ln686" to="r_word_num_bits_7_3_3" fromId="536" toId="544">
</dataflow>
<dataflow id="1984" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_2_3" fromId="713" toId="545">
</dataflow>
<dataflow id="1985" from="r_word_num_bits_7_2_2" to="r_word_num_bits_7_2_3" fromId="523" toId="545">
</dataflow>
<dataflow id="1986" from="r_word_num_bits_7_2_2" to="r_word_num_bits_7_2_3" fromId="523" toId="545">
</dataflow>
<dataflow id="1987" from="select_ln506" to="r_word_num_bits_7_2_3" fromId="543" toId="545">
</dataflow>
<dataflow id="1988" from="r_word_num_bits_7_2_2" to="r_word_num_bits_7_2_3" fromId="523" toId="545">
</dataflow>
<dataflow id="1989" from="trunc_ln686" to="r_word_num_bits_7_2_3" fromId="536" toId="545">
</dataflow>
<dataflow id="1990" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_1_3" fromId="713" toId="546">
</dataflow>
<dataflow id="1991" from="r_word_num_bits_7_1_2" to="r_word_num_bits_7_1_3" fromId="522" toId="546">
</dataflow>
<dataflow id="1992" from="select_ln506" to="r_word_num_bits_7_1_3" fromId="543" toId="546">
</dataflow>
<dataflow id="1993" from="r_word_num_bits_7_1_2" to="r_word_num_bits_7_1_3" fromId="522" toId="546">
</dataflow>
<dataflow id="1994" from="r_word_num_bits_7_1_2" to="r_word_num_bits_7_1_3" fromId="522" toId="546">
</dataflow>
<dataflow id="1995" from="trunc_ln686" to="r_word_num_bits_7_1_3" fromId="536" toId="546">
</dataflow>
<dataflow id="1996" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="r_word_num_bits_7_0_3" fromId="713" toId="547">
</dataflow>
<dataflow id="1997" from="select_ln506" to="r_word_num_bits_7_0_3" fromId="543" toId="547">
</dataflow>
<dataflow id="1998" from="r_word_num_bits_7_0_2" to="r_word_num_bits_7_0_3" fromId="521" toId="547">
</dataflow>
<dataflow id="1999" from="r_word_num_bits_7_0_2" to="r_word_num_bits_7_0_3" fromId="521" toId="547">
</dataflow>
<dataflow id="2000" from="r_word_num_bits_7_0_2" to="r_word_num_bits_7_0_3" fromId="521" toId="547">
</dataflow>
<dataflow id="2001" from="trunc_ln686" to="r_word_num_bits_7_0_3" fromId="536" toId="547">
</dataflow>
<dataflow id="2002" from="na_numerator_word_num_bits" to="this_numerator_word_num_bits_addr_53" fromId="67" toId="549">
</dataflow>
<dataflow id="2003" from="StgValue_716" to="this_numerator_word_num_bits_addr_53" fromId="716" toId="549">
</dataflow>
<dataflow id="2004" from="add_ln502" to="this_numerator_word_num_bits_addr_53" fromId="118" toId="549">
</dataflow>
<dataflow id="2005" from="this_numerator_word_num_bits_addr_53" to="this_numerator_word_num_bits_load_25" fromId="549" toId="550">
</dataflow>
<dataflow id="2006" from="this_numerator_word_num_bits_addr_53" to="this_numerator_word_num_bits_load_25" fromId="549" toId="551">
</dataflow>
<dataflow id="2007" from="this_numerator_word_num_bits_load_25" to="lshr_ln687" fromId="551" toId="552">
</dataflow>
<dataflow id="2008" from="sh_prom38" to="lshr_ln687" fromId="517" toId="552">
</dataflow>
<dataflow id="2009" from="trunc_ln502" to="switch_ln687" fromId="121" toId="553">
</dataflow>
<dataflow id="2010" from="StgValue_705" to="switch_ln687" fromId="705" toId="553">
</dataflow>
<dataflow id="2011" from="StgValue_950" to="switch_ln687" fromId="950" toId="553">
</dataflow>
<dataflow id="2012" from="StgValue_752" to="switch_ln687" fromId="752" toId="553">
</dataflow>
<dataflow id="2013" from="icmp_ln29" to="StgValue_2" fromId="83" toId="2">
</dataflow>
<dataflow id="2014" from="icmp_ln29_9" to="StgValue_3" fromId="98" toId="3">
</dataflow>
<dataflow id="2015" from="icmp_ln498" to="StgValue_4" fromId="105" toId="4">
</dataflow>
<dataflow id="2016" from="icmp_ln498_3" to="StgValue_4" fromId="113" toId="4">
</dataflow>
<dataflow id="2017" from="and_ln502" to="StgValue_5" fromId="125" toId="5">
</dataflow>
<dataflow id="2018" from="icmp_ln506" to="StgValue_6" fromId="135" toId="6">
</dataflow>
<dataflow id="2019" from="icmp_ln508" to="StgValue_8" fromId="157" toId="8">
</dataflow>
<dataflow id="2020" from="i" to="StgValue_8" fromId="155" toId="8">
</dataflow>
<dataflow id="2021" from="icmp_ln513" to="StgValue_10" fromId="184" toId="10">
</dataflow>
<dataflow id="2022" from="i_19" to="StgValue_10" fromId="182" toId="10">
</dataflow>
<dataflow id="2023" from="icmp_ln506" to="StgValue_11" fromId="135" toId="11">
</dataflow>
<dataflow id="2024" from="icmp_ln659" to="StgValue_13" fromId="228" toId="13">
</dataflow>
<dataflow id="2025" from="trunc_ln493_3" to="StgValue_13" fromId="130" toId="13">
</dataflow>
<dataflow id="2026" from="icmp_ln38" to="StgValue_22" fromId="300" toId="22">
</dataflow>
<dataflow id="2027" from="icmp_ln173" to="StgValue_33" fromId="365" toId="33">
</dataflow>
<dataflow id="2028" from="addr_cmp" to="StgValue_36" fromId="404" toId="36">
</dataflow>
<dataflow id="2029" from="icmp_ln659" to="StgValue_41" fromId="228" toId="41">
</dataflow>
<dataflow id="2030" from="trunc_ln493_3" to="StgValue_41" fromId="130" toId="41">
</dataflow>
<dataflow id="2031" from="icmp_ln506" to="StgValue_46" fromId="135" toId="46">
</dataflow>
<dataflow id="2032" from="icmp_ln685" to="StgValue_47" fromId="528" toId="47">
</dataflow>
<dataflow id="2033" from="icmp_ln506" to="StgValue_47" fromId="135" toId="47">
</dataflow>
<dataflow id="2034" from="icmp_ln685" to="StgValue_48" fromId="528" toId="48">
</dataflow>
<dataflow id="2035" from="icmp_ln506" to="StgValue_48" fromId="135" toId="48">
</dataflow>
<dataflow id="2036" from="trunc_ln502" to="StgValue_50" fromId="121" toId="50">
</dataflow>
<dataflow id="2037" from="icmp_ln29_11" to="StgValue_20" fromId="287" toId="20">
</dataflow>
<dataflow id="2038" from="icmp_ln550" to="StgValue_38" fromId="410" toId="38">
</dataflow>
<dataflow id="2039" from="icmp_ln29_10" to="StgValue_42" fromId="481" toId="42">
</dataflow>
<dataflow id="2040" from="icmp_ln29_12" to="StgValue_45" fromId="510" toId="45">
</dataflow>
<dataflow id="2041" from="icmp_ln498" to="StgValue_5" fromId="105" toId="5">
</dataflow>
<dataflow id="2042" from="icmp_ln498_3" to="StgValue_5" fromId="113" toId="5">
</dataflow>
<dataflow id="2043" from="icmp_ln506" to="StgValue_8" fromId="135" toId="8">
</dataflow>
<dataflow id="2044" from="icmp_ln659" to="StgValue_42" fromId="228" toId="42">
</dataflow>
<dataflow id="2045" from="trunc_ln493_3" to="StgValue_42" fromId="130" toId="42">
</dataflow>
</dataflows>


</stg>
