{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715854754121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715854754121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:49:11 2024 " "Processing started: Thu May 16 15:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715854754121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715854754121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo_mpsoc -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo_mpsoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715854754121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715854754660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab03/hardware_fifo/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/fifo_mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/fifo_mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc " "Found entity 1: fifo_mpsoc" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_irq_mapper " "Found entity 1: fifo_mpsoc_irq_mapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0 " "Found entity 1: fifo_mpsoc_mm_interconnect_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754951 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854754999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854754999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_009.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_009.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755002 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_009 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_009" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755004 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_007 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_007" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755008 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_006 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_006" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755011 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router_002 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_id_router_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_id_router_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755014 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_id_router " "Found entity 2: fifo_mpsoc_mm_interconnect_0_id_router" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755025 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_003 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_003" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755036 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_002 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_002" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755047 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router_001 " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router_001" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fifo_mpsoc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fifo_mpsoc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at fifo_mpsoc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715854755050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: fifo_mpsoc_mm_interconnect_0_addr_router_default_decode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755050 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_mm_interconnect_0_addr_router " "Found entity 2: fifo_mpsoc_mm_interconnect_0_addr_router" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_fifo_shared_single_clock_fifo " "Found entity 1: fifo_mpsoc_fifo_shared_single_clock_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755111 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_fifo_shared_scfifo_with_controls " "Found entity 2: fifo_mpsoc_fifo_shared_scfifo_with_controls" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755111 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_fifo_shared " "Found entity 3: fifo_mpsoc_fifo_shared" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_sysid_1 " "Found entity 1: fifo_mpsoc_sysid_1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_register_bank_a_module " "Found entity 1: fifo_mpsoc_cpu1_register_bank_a_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_cpu1_register_bank_b_module " "Found entity 2: fifo_mpsoc_cpu1_register_bank_b_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_cpu1_nios2_oci_debug " "Found entity 3: fifo_mpsoc_cpu1_nios2_oci_debug" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_cpu1_ociram_sp_ram_module " "Found entity 4: fifo_mpsoc_cpu1_ociram_sp_ram_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_cpu1_nios2_ocimem " "Found entity 5: fifo_mpsoc_cpu1_nios2_ocimem" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_mpsoc_cpu1_nios2_avalon_reg " "Found entity 6: fifo_mpsoc_cpu1_nios2_avalon_reg" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "7 fifo_mpsoc_cpu1_nios2_oci_break " "Found entity 7: fifo_mpsoc_cpu1_nios2_oci_break" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "8 fifo_mpsoc_cpu1_nios2_oci_xbrk " "Found entity 8: fifo_mpsoc_cpu1_nios2_oci_xbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "9 fifo_mpsoc_cpu1_nios2_oci_dbrk " "Found entity 9: fifo_mpsoc_cpu1_nios2_oci_dbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "10 fifo_mpsoc_cpu1_nios2_oci_itrace " "Found entity 10: fifo_mpsoc_cpu1_nios2_oci_itrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "11 fifo_mpsoc_cpu1_nios2_oci_td_mode " "Found entity 11: fifo_mpsoc_cpu1_nios2_oci_td_mode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "12 fifo_mpsoc_cpu1_nios2_oci_dtrace " "Found entity 12: fifo_mpsoc_cpu1_nios2_oci_dtrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "13 fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "14 fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "15 fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "16 fifo_mpsoc_cpu1_nios2_oci_fifo " "Found entity 16: fifo_mpsoc_cpu1_nios2_oci_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "17 fifo_mpsoc_cpu1_nios2_oci_pib " "Found entity 17: fifo_mpsoc_cpu1_nios2_oci_pib" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "18 fifo_mpsoc_cpu1_nios2_oci_im " "Found entity 18: fifo_mpsoc_cpu1_nios2_oci_im" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "19 fifo_mpsoc_cpu1_nios2_performance_monitors " "Found entity 19: fifo_mpsoc_cpu1_nios2_performance_monitors" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "20 fifo_mpsoc_cpu1_nios2_oci " "Found entity 20: fifo_mpsoc_cpu1_nios2_oci" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""} { "Info" "ISGN_ENTITY_NAME" "21 fifo_mpsoc_cpu1 " "Found entity 21: fifo_mpsoc_cpu1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_sysclk " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_sysclk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_tck " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_tck" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_jtag_debug_module_wrapper " "Found entity 1: fifo_mpsoc_cpu1_jtag_debug_module_wrapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_oci_test_bench " "Found entity 1: fifo_mpsoc_cpu1_oci_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu1_test_bench " "Found entity 1: fifo_mpsoc_cpu1_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_onchip_mem_c1 " "Found entity 1: fifo_mpsoc_onchip_mem_c1" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_sysid_0 " "Found entity 1: fifo_mpsoc_sysid_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_timer_0 " "Found entity 1: fifo_mpsoc_timer_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: fifo_mpsoc_jtag_uart_0_sim_scfifo_w" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_jtag_uart_0_scfifo_w " "Found entity 2: fifo_mpsoc_jtag_uart_0_scfifo_w" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: fifo_mpsoc_jtag_uart_0_sim_scfifo_r" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_jtag_uart_0_scfifo_r " "Found entity 4: fifo_mpsoc_jtag_uart_0_scfifo_r" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_jtag_uart_0 " "Found entity 5: fifo_mpsoc_jtag_uart_0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v 21 21 " "Found 21 design units, including 21 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_register_bank_a_module " "Found entity 1: fifo_mpsoc_cpu0_register_bank_a_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_mpsoc_cpu0_register_bank_b_module " "Found entity 2: fifo_mpsoc_cpu0_register_bank_b_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_mpsoc_cpu0_nios2_oci_debug " "Found entity 3: fifo_mpsoc_cpu0_nios2_oci_debug" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_mpsoc_cpu0_ociram_sp_ram_module " "Found entity 4: fifo_mpsoc_cpu0_ociram_sp_ram_module" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_mpsoc_cpu0_nios2_ocimem " "Found entity 5: fifo_mpsoc_cpu0_nios2_ocimem" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_mpsoc_cpu0_nios2_avalon_reg " "Found entity 6: fifo_mpsoc_cpu0_nios2_avalon_reg" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "7 fifo_mpsoc_cpu0_nios2_oci_break " "Found entity 7: fifo_mpsoc_cpu0_nios2_oci_break" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "8 fifo_mpsoc_cpu0_nios2_oci_xbrk " "Found entity 8: fifo_mpsoc_cpu0_nios2_oci_xbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "9 fifo_mpsoc_cpu0_nios2_oci_dbrk " "Found entity 9: fifo_mpsoc_cpu0_nios2_oci_dbrk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "10 fifo_mpsoc_cpu0_nios2_oci_itrace " "Found entity 10: fifo_mpsoc_cpu0_nios2_oci_itrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "11 fifo_mpsoc_cpu0_nios2_oci_td_mode " "Found entity 11: fifo_mpsoc_cpu0_nios2_oci_td_mode" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "12 fifo_mpsoc_cpu0_nios2_oci_dtrace " "Found entity 12: fifo_mpsoc_cpu0_nios2_oci_dtrace" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "13 fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Found entity 13: fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "14 fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Found entity 14: fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "15 fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Found entity 15: fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "16 fifo_mpsoc_cpu0_nios2_oci_fifo " "Found entity 16: fifo_mpsoc_cpu0_nios2_oci_fifo" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "17 fifo_mpsoc_cpu0_nios2_oci_pib " "Found entity 17: fifo_mpsoc_cpu0_nios2_oci_pib" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "18 fifo_mpsoc_cpu0_nios2_oci_im " "Found entity 18: fifo_mpsoc_cpu0_nios2_oci_im" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "19 fifo_mpsoc_cpu0_nios2_performance_monitors " "Found entity 19: fifo_mpsoc_cpu0_nios2_performance_monitors" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "20 fifo_mpsoc_cpu0_nios2_oci " "Found entity 20: fifo_mpsoc_cpu0_nios2_oci" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""} { "Info" "ISGN_ENTITY_NAME" "21 fifo_mpsoc_cpu0 " "Found entity 21: fifo_mpsoc_cpu0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_sysclk " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_sysclk" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_tck " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_tck" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_jtag_debug_module_wrapper " "Found entity 1: fifo_mpsoc_cpu0_jtag_debug_module_wrapper" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_oci_test_bench " "Found entity 1: fifo_mpsoc_cpu0_oci_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_cpu0_test_bench " "Found entity 1: fifo_mpsoc_cpu0_test_bench" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mpsoc_onchip_mem_c0 " "Found entity 1: fifo_mpsoc_onchip_mem_c0" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854755171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854755171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1605) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1605): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1607) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1607): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(1763) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(1763): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu0.v(2587) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu0.v(2587): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755184 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1605) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1607) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(1763) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fifo_mpsoc_cpu1.v(2587) " "Verilog HDL or VHDL warning at fifo_mpsoc_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715854755199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715854755599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc fifo_mpsoc:inst1 " "Elaborating entity \"fifo_mpsoc\" for hierarchy \"fifo_mpsoc:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab03/hardware_fifo/TopLevel.bdf" { { 144 656 880 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_onchip_mem_c0 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0 " "Elaborating entity \"fifo_mpsoc_onchip_mem_c0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "onchip_mem_c0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854755925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_onchip_mem_c0.hex " "Parameter \"init_file\" = \"fifo_mpsoc_onchip_mem_c0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854755926 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854755926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87d1 " "Found entity 1: altsyncram_87d1" {  } { { "db/altsyncram_87d1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854756014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854756014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87d1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated " "Elaborating entity \"altsyncram_87d1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854756015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854757034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854757034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_87d1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854757093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854757093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_87d1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_87d1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_87d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0 " "Elaborating entity \"fifo_mpsoc_cpu0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "cpu0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_test_bench:the_fifo_mpsoc_cpu0_test_bench " "Elaborating entity \"fifo_mpsoc_cpu0_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_test_bench:the_fifo_mpsoc_cpu0_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_register_bank_a_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a " "Elaborating entity \"fifo_mpsoc_cpu0_register_bank_a_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_register_bank_a" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757322 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854757322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgg1 " "Found entity 1: altsyncram_mgg1" {  } { { "db/altsyncram_mgg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_mgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854757378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854757378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mgg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mgg1:auto_generated " "Elaborating entity \"altsyncram_mgg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_a_module:fifo_mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_register_bank_b_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b " "Elaborating entity \"fifo_mpsoc_cpu0_register_bank_b_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_register_bank_b" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757438 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854757438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngg1 " "Found entity 1: altsyncram_ngg1" {  } { { "db/altsyncram_ngg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_ngg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854757492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854757492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ngg1:auto_generated " "Elaborating entity \"altsyncram_ngg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_register_bank_b_module:fifo_mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ngg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_debug fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_debug\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854757574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_debug:the_fifo_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757574 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854757574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_ocimem fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_ocimem\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_ociram_sp_ram_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram " "Elaborating entity \"fifo_mpsoc_cpu0_ociram_sp_ram_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757614 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854757614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9n81 " "Found entity 1: altsyncram_9n81" {  } { { "db/altsyncram_9n81.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_9n81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854757668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854757668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9n81 fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9n81:auto_generated " "Elaborating entity \"altsyncram_9n81\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_ocimem:the_fifo_mpsoc_cpu0_nios2_ocimem\|fifo_mpsoc_cpu0_ociram_sp_ram_module:fifo_mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_avalon_reg fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_avalon_reg:the_fifo_mpsoc_cpu0_nios2_avalon_reg " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_avalon_reg\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_avalon_reg:the_fifo_mpsoc_cpu0_nios2_avalon_reg\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_break fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_break:the_fifo_mpsoc_cpu0_nios2_oci_break " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_break\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_break:the_fifo_mpsoc_cpu0_nios2_oci_break\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_xbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_xbrk:the_fifo_mpsoc_cpu0_nios2_oci_xbrk " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_xbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_xbrk:the_fifo_mpsoc_cpu0_nios2_oci_xbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_dbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dbrk:the_fifo_mpsoc_cpu0_nios2_oci_dbrk " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_dbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dbrk:the_fifo_mpsoc_cpu0_nios2_oci_dbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_itrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_itrace:the_fifo_mpsoc_cpu0_nios2_oci_itrace " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_itrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_itrace:the_fifo_mpsoc_cpu0_nios2_oci_itrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_dtrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_dtrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_td_mode fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\|fifo_mpsoc_cpu0_nios2_oci_td_mode:fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_td_mode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_dtrace:the_fifo_mpsoc_cpu0_nios2_oci_dtrace\|fifo_mpsoc_cpu0_nios2_oci_td_mode:fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "fifo_mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_oci_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_oci_test_bench:the_fifo_mpsoc_cpu0_oci_test_bench " "Elaborating entity \"fifo_mpsoc_cpu0_oci_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_fifo:the_fifo_mpsoc_cpu0_nios2_oci_fifo\|fifo_mpsoc_cpu0_oci_test_bench:the_fifo_mpsoc_cpu0_oci_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_pib fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_pib:the_fifo_mpsoc_cpu0_nios2_oci_pib " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_pib\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_pib:the_fifo_mpsoc_cpu0_nios2_oci_pib\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_nios2_oci_im fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_im:the_fifo_mpsoc_cpu0_nios2_oci_im " "Elaborating entity \"fifo_mpsoc_cpu0_nios2_oci_im\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_nios2_oci_im:the_fifo_mpsoc_cpu0_nios2_oci_im\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_wrapper fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_wrapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_tck fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_tck:the_fifo_mpsoc_cpu0_jtag_debug_module_tck " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_tck\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_tck:the_fifo_mpsoc_cpu0_jtag_debug_module_tck\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu0_jtag_debug_module_sysclk fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"fifo_mpsoc_cpu0_jtag_debug_module_sysclk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|fifo_mpsoc_cpu0_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu0_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "fifo_mpsoc_cpu0_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757905 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854757905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu0:cpu0\|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci\|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:fifo_mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fifo_mpsoc_jtag_uart_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0_scfifo_w fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"fifo_mpsoc_jtag_uart_0_scfifo_w\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "the_fifo_mpsoc_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854757926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758026 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854758026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_w:the_fifo_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_jtag_uart_0_scfifo_r fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_r:the_fifo_mpsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"fifo_mpsoc_jtag_uart_0_scfifo_r\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|fifo_mpsoc_jtag_uart_0_scfifo_r:the_fifo_mpsoc_jtag_uart_0_scfifo_r\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "the_fifo_mpsoc_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854758527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fifo_mpsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758527 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854758527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_timer_0 fifo_mpsoc:inst1\|fifo_mpsoc_timer_0:timer_0 " "Elaborating entity \"fifo_mpsoc_timer_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_timer_0:timer_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "timer_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_sysid_0 fifo_mpsoc:inst1\|fifo_mpsoc_sysid_0:sysid_0 " "Elaborating entity \"fifo_mpsoc_sysid_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_sysid_0:sysid_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "sysid_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_onchip_mem_c1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1 " "Elaborating entity \"fifo_mpsoc_onchip_mem_c1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "onchip_mem_c1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_onchip_mem_c1.hex " "Parameter \"init_file\" = \"fifo_mpsoc_onchip_mem_c1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758676 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854758676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_97d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854758748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854758748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854758749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1 " "Elaborating entity \"fifo_mpsoc_cpu1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "cpu1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_test_bench:the_fifo_mpsoc_cpu1_test_bench " "Elaborating entity \"fifo_mpsoc_cpu1_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_test_bench:the_fifo_mpsoc_cpu1_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_register_bank_a_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a " "Elaborating entity \"fifo_mpsoc_cpu1_register_bank_a_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_register_bank_a" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854759976 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854759976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogg1 " "Found entity 1: altsyncram_ogg1" {  } { { "db/altsyncram_ogg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_ogg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ogg1:auto_generated " "Elaborating entity \"altsyncram_ogg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_a_module:fifo_mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ogg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_register_bank_b_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b " "Elaborating entity \"fifo_mpsoc_cpu1_register_bank_b_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_register_bank_b" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854760100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760101 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854760101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgg1 " "Found entity 1: altsyncram_pgg1" {  } { { "db/altsyncram_pgg1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_pgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgg1 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pgg1:auto_generated " "Elaborating entity \"altsyncram_pgg1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_register_bank_b_module:fifo_mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_debug fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_debug:the_fifo_mpsoc_cpu1_nios2_oci_debug " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_debug\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_debug:the_fifo_mpsoc_cpu1_nios2_oci_debug\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_ocimem fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_ocimem\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_ociram_sp_ram_module fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram " "Elaborating entity \"fifo_mpsoc_cpu1_ociram_sp_ram_module\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fifo_mpsoc_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"fifo_mpsoc_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760281 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854760281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_an81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_an81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_an81 " "Found entity 1: altsyncram_an81" {  } { { "db/altsyncram_an81.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_an81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_an81 fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_an81:auto_generated " "Elaborating entity \"altsyncram_an81\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_ocimem:the_fifo_mpsoc_cpu1_nios2_ocimem\|fifo_mpsoc_cpu1_ociram_sp_ram_module:fifo_mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_an81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_avalon_reg fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_avalon_reg:the_fifo_mpsoc_cpu1_nios2_avalon_reg " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_avalon_reg\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_avalon_reg:the_fifo_mpsoc_cpu1_nios2_avalon_reg\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_break fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_break:the_fifo_mpsoc_cpu1_nios2_oci_break " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_break\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_break:the_fifo_mpsoc_cpu1_nios2_oci_break\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_xbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_xbrk:the_fifo_mpsoc_cpu1_nios2_oci_xbrk " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_xbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_xbrk:the_fifo_mpsoc_cpu1_nios2_oci_xbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_dbrk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dbrk:the_fifo_mpsoc_cpu1_nios2_oci_dbrk " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_dbrk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dbrk:the_fifo_mpsoc_cpu1_nios2_oci_dbrk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_itrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_itrace:the_fifo_mpsoc_cpu1_nios2_oci_itrace " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_itrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_itrace:the_fifo_mpsoc_cpu1_nios2_oci_itrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_dtrace fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_dtrace\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_td_mode fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\|fifo_mpsoc_cpu1_nios2_oci_td_mode:fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_td_mode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_dtrace:the_fifo_mpsoc_cpu1_nios2_oci_dtrace\|fifo_mpsoc_cpu1_nios2_oci_td_mode:fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "fifo_mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_oci_test_bench fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_oci_test_bench:the_fifo_mpsoc_cpu1_oci_test_bench " "Elaborating entity \"fifo_mpsoc_cpu1_oci_test_bench\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_fifo:the_fifo_mpsoc_cpu1_nios2_oci_fifo\|fifo_mpsoc_cpu1_oci_test_bench:the_fifo_mpsoc_cpu1_oci_test_bench\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_pib fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_pib:the_fifo_mpsoc_cpu1_nios2_oci_pib " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_pib\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_pib:the_fifo_mpsoc_cpu1_nios2_oci_pib\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_nios2_oci_im fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_im:the_fifo_mpsoc_cpu1_nios2_oci_im " "Elaborating entity \"fifo_mpsoc_cpu1_nios2_oci_im\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_nios2_oci_im:the_fifo_mpsoc_cpu1_nios2_oci_im\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_wrapper fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_wrapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_tck fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_tck:the_fifo_mpsoc_cpu1_jtag_debug_module_tck " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_tck\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_tck:the_fifo_mpsoc_cpu1_jtag_debug_module_tck\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_cpu1_jtag_debug_module_sysclk fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"fifo_mpsoc_cpu1_jtag_debug_module_sysclk\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_cpu1:cpu1\|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci\|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper\|fifo_mpsoc_cpu1_jtag_debug_module_sysclk:the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_fifo_mpsoc_cpu1_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_sysid_1 fifo_mpsoc:inst1\|fifo_mpsoc_sysid_1:sysid_1 " "Elaborating entity \"fifo_mpsoc_sysid_1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_sysid_1:sysid_1\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "sysid_1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared " "Elaborating entity \"fifo_mpsoc_fifo_shared\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "fifo_shared" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared_scfifo_with_controls fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"fifo_mpsoc_fifo_shared_scfifo_with_controls\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_fifo_shared_single_clock_fifo fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo " "Elaborating entity \"fifo_mpsoc_fifo_shared_single_clock_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760771 ""}  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715854760771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854760944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854760944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854760944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e611 " "Found entity 1: dpram_e611" {  } { { "db/dpram_e611.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_e611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854761007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854761007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e611 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram " "Elaborating entity \"dpram_e611\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3k1 " "Found entity 1: altsyncram_k3k1" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/altsyncram_k3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854761088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854761088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3k1 fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1 " "Elaborating entity \"altsyncram_k3k1\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|dpram_e611:FIFOram\|altsyncram_k3k1:altsyncram1\"" {  } { { "db/dpram_e611.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/dpram_e611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715854761161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715854761161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_fifo_shared:fifo_shared\|fifo_mpsoc_fifo_shared_scfifo_with_controls:the_scfifo_with_controls\|fifo_mpsoc_fifo_shared_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "onchip_mem_c0_s1_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "sysid_0_control_slave_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_in_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_in_csr_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_in_csr_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_shared_out_translator\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "fifo_shared_out_translator" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854761988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\|fifo_mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router:addr_router\|fifo_mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|fifo_mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|fifo_mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_003 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_003\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "addr_router_003" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|fifo_mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\|fifo_mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router:id_router\|fifo_mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\|fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_002:id_router_002\|fifo_mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_006 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_006\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_006" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\|fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_006:id_router_006\|fifo_mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_007 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_007\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_007" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_007:id_router_007\|fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_007:id_router_007\|fifo_mpsoc_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_009 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_009:id_router_009 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_009\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_009:id_router_009\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "id_router_009" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_009:id_router_009\|fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_id_router_009:id_router_009\|fifo_mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_id_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001 fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0.v" 5017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_mm_interconnect_0:mm_interconnect_0\|fifo_mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mpsoc_irq_mapper fifo_mpsoc:inst1\|fifo_mpsoc_irq_mapper:irq_mapper " "Elaborating entity \"fifo_mpsoc_irq_mapper\" for hierarchy \"fifo_mpsoc:inst1\|fifo_mpsoc_irq_mapper:irq_mapper\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_mpsoc:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "rst_controller" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_mpsoc:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_mpsoc:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "fifo_mpsoc/synthesis/fifo_mpsoc.v" "rst_controller_002" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/fifo_mpsoc.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715854762651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715854770201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3780 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 393 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 3205 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_jtag_uart_0.v" 348 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 3205 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 4172 -1 0 } } { "fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu0.v" 611 -1 0 } } { "fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_cpu1.v" 611 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_timer_0.v" 166 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 267 -1 0 } } { "fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" "" { Text "D:/SEM6/CO503/Lab03/hardware_fifo/fifo_mpsoc/synthesis/submodules/fifo_mpsoc_fifo_shared.v" 258 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715854770339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715854770340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854774749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "87 " "87 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715854776819 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715854776989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715854776989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715854777062 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715854777062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854777151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab03/hardware_fifo/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab03/hardware_fifo/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715854777488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715854778365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715854778365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4745 " "Implemented 4745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715854779082 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715854779082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4227 " "Implemented 4227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715854779082 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715854779082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715854779082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715854779153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:49:39 2024 " "Processing ended: Thu May 16 15:49:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715854779153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715854779153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715854779153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715854779153 ""}
