{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665728270904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665728270904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 03:17:50 2022 " "Processing started: Fri Oct 14 03:17:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665728270904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665728270904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665728270904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665728271298 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665728271344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(7) " "Verilog HDL Declaration information at projetoProcessador.v(7): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665728271355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren Wren projetoProcessador.v(25) " "Verilog HDL Declaration information at projetoProcessador.v(25): object \"wren\" differs only in case from object \"Wren\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665728271355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 8 8 " "Found 8 design units, including 8 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "3 regW " "Found entity 3: regW" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_counter " "Found entity 4: pc_counter" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "5 regInstr " "Found entity 5: regInstr" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Found entity 6: regn" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "7 Alu " "Found entity 7: Alu" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""} { "Info" "ISGN_ENTITY_NAME" "8 barrel " "Found entity 8: barrel" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/pastaX/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaPrincipal " "Found entity 1: memoriaPrincipal" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset projetoProcessador.v(41) " "Verilog HDL Implicit Net warning at projetoProcessador.v(41): created implicit net for \"Reset\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665728271493 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR projetoProcessador.v(5) " "Verilog HDL warning at projetoProcessador.v(5): object IR used but never assigned" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement warning at projetoProcessador.v(166): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement information at projetoProcessador.v(166): all case item expressions in this case statement are onehot" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(180) " "Verilog HDL Case Statement warning at projetoProcessador.v(180): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 180 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 projetoProcessador.v(241) " "Verilog HDL assignment warning at projetoProcessador.v(241): truncated value with size 16 to match size of target (4)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(226) " "Verilog HDL Case Statement warning at projetoProcessador.v(226): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(109) " "Verilog HDL Always Construct warning at projetoProcessador.v(109): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(109) " "Verilog HDL Always Construct warning at projetoProcessador.v(109): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT_in projetoProcessador.v(109) " "Verilog HDL Always Construct warning at projetoProcessador.v(109): inferring latch(es) for variable \"DOUT_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wd projetoProcessador.v(109) " "Verilog HDL Always Construct warning at projetoProcessador.v(109): inferring latch(es) for variable \"Wd\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR\[8..0\] 0 projetoProcessador.v(5) " "Net \"IR\[8..0\]\" at projetoProcessador.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wd projetoProcessador.v(109) " "Inferred latch for \"Wd\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT_in projetoProcessador.v(109) " "Inferred latch for \"DOUT_in\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(109) " "Inferred latch for \"A_in\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] projetoProcessador.v(109) " "Inferred latch for \"Select\[0\]\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] projetoProcessador.v(109) " "Inferred latch for \"Select\[1\]\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] projetoProcessador.v(109) " "Inferred latch for \"Select\[2\]\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] projetoProcessador.v(109) " "Inferred latch for \"Select\[3\]\" at projetoProcessador.v(109)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665728271493 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665728271514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file intr_memory.mif " "Parameter \"init_file\" = \"intr_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271555 ""}  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665728271555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk71 " "Found entity 1: altsyncram_vk71" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk71 instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated " "Elaborating entity \"altsyncram_vk71\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaPrincipal memoriaPrincipal:memPrincipal " "Elaborating entity \"memoriaPrincipal\" for hierarchy \"memoriaPrincipal:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271644 ""}  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665728271644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffd1 " "Found entity 1: altsyncram_ffd1" {  } { { "db/altsyncram_ffd1.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_ffd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665728271706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665728271706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffd1 memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated " "Elaborating entity \"altsyncram_ffd1\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:regIR " "Elaborating entity \"regn\" for hierarchy \"regn:regIR\"" {  } { { "projetoProcessador.v" "regIR" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:Wren " "Elaborating entity \"regW\" for hierarchy \"regW:Wren\"" {  } { { "projetoProcessador.v" "Wren" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665728271734 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271773 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271773 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271773 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271773 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665728271783 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[3\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[4\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[5\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[6\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[7\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[8\] " "Synthesized away node \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_vk71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728271844 "|projetoProcessador|instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1665728271844 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1665728271844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665728272276 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665728272276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665728272276 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665728272276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665728272276 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665728272276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665728272276 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665728272276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665728272924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665728272999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665728273133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273203 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273203 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273203 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273203 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665728273203 "|projetoProcessador|DIN[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665728273203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "428 " "Implemented 428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665728273203 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665728273203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665728273203 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665728273203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665728273203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665728273243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 03:17:53 2022 " "Processing ended: Fri Oct 14 03:17:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665728273243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665728273243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665728273243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665728273243 ""}
