

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Jan 20 23:24:04 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      117|      117|  1.170 us|  1.170 us|  100|  100|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |      115|      115|        17|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    3|    2199|   2384|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     523|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    3|    2722|   2625|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |a_m_axi_U              |a_m_axi             |        2|   0|  671|  637|    0|
    |b_m_axi_U              |b_m_axi             |        2|   0|  671|  637|    0|
    |control_s_axi_U        |control_s_axi       |        0|   0|  246|  424|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|    0|   20|    0|
    |sum_m_axi_U            |sum_m_axi           |        0|   0|  611|  666|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        4|   3| 2199| 2384|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |i_fu_184_p2                              |         +|   0|  0|  14|           7|           1|
    |ap_block_state11_io_grp1                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_681                         |       and|   0|  0|   2|           1|           1|
    |ap_condition_796                         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_190_p2                      |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001_grp1           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9_grp1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  46|          23|          17|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |a_blk_n_AR                         |   9|          2|    1|          2|
    |a_blk_n_R                          |   9|          2|    1|          2|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load           |   9|          2|    7|         14|
    |b_blk_n_AR                         |   9|          2|    1|          2|
    |b_blk_n_R                          |   9|          2|    1|          2|
    |i1_fu_94                           |   9|          2|    7|         14|
    |sum_blk_n_AW                       |   9|          2|    1|          2|
    |sum_blk_n_B                        |   9|          2|    1|          2|
    |sum_blk_n_W                        |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  99|         22|   23|         46|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_addr_read_reg_299                |  32|   0|   32|          0|
    |a_r_read_reg_278                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_addr_read_reg_304                |  32|   0|   32|          0|
    |b_r_read_reg_273                   |  64|   0|   64|          0|
    |first_iter_0_reg_160               |   1|   0|    1|          0|
    |i1_fu_94                           |   7|   0|    7|          0|
    |icmp_ln11_reg_283                  |   1|   0|    1|          0|
    |mul_ln12_reg_315                   |  32|   0|   32|          0|
    |sum_r_read_reg_268                 |  64|   0|   64|          0|
    |first_iter_0_reg_160               |  64|  32|    1|          0|
    |icmp_ln11_reg_283                  |  64|  32|    1|          0|
    |sum_r_read_reg_268                 |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 523|  96|  397|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_a_AWVALID        |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_AWREADY        |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_AWADDR         |  out|   64|       m_axi|             a|       pointer|
|m_axi_a_AWID           |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_AWLEN          |  out|    8|       m_axi|             a|       pointer|
|m_axi_a_AWSIZE         |  out|    3|       m_axi|             a|       pointer|
|m_axi_a_AWBURST        |  out|    2|       m_axi|             a|       pointer|
|m_axi_a_AWLOCK         |  out|    2|       m_axi|             a|       pointer|
|m_axi_a_AWCACHE        |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_AWPROT         |  out|    3|       m_axi|             a|       pointer|
|m_axi_a_AWQOS          |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_AWREGION       |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_AWUSER         |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_WVALID         |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_WREADY         |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_WDATA          |  out|   32|       m_axi|             a|       pointer|
|m_axi_a_WSTRB          |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_WLAST          |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_WID            |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_WUSER          |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_ARVALID        |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_ARREADY        |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_ARADDR         |  out|   64|       m_axi|             a|       pointer|
|m_axi_a_ARID           |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_ARLEN          |  out|    8|       m_axi|             a|       pointer|
|m_axi_a_ARSIZE         |  out|    3|       m_axi|             a|       pointer|
|m_axi_a_ARBURST        |  out|    2|       m_axi|             a|       pointer|
|m_axi_a_ARLOCK         |  out|    2|       m_axi|             a|       pointer|
|m_axi_a_ARCACHE        |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_ARPROT         |  out|    3|       m_axi|             a|       pointer|
|m_axi_a_ARQOS          |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_ARREGION       |  out|    4|       m_axi|             a|       pointer|
|m_axi_a_ARUSER         |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_RVALID         |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_RREADY         |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_RDATA          |   in|   32|       m_axi|             a|       pointer|
|m_axi_a_RLAST          |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_RID            |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_RUSER          |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_RRESP          |   in|    2|       m_axi|             a|       pointer|
|m_axi_a_BVALID         |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_BREADY         |  out|    1|       m_axi|             a|       pointer|
|m_axi_a_BRESP          |   in|    2|       m_axi|             a|       pointer|
|m_axi_a_BID            |   in|    1|       m_axi|             a|       pointer|
|m_axi_a_BUSER          |   in|    1|       m_axi|             a|       pointer|
|m_axi_b_AWVALID        |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_AWREADY        |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_AWADDR         |  out|   64|       m_axi|             b|       pointer|
|m_axi_b_AWID           |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_AWLEN          |  out|    8|       m_axi|             b|       pointer|
|m_axi_b_AWSIZE         |  out|    3|       m_axi|             b|       pointer|
|m_axi_b_AWBURST        |  out|    2|       m_axi|             b|       pointer|
|m_axi_b_AWLOCK         |  out|    2|       m_axi|             b|       pointer|
|m_axi_b_AWCACHE        |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_AWPROT         |  out|    3|       m_axi|             b|       pointer|
|m_axi_b_AWQOS          |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_AWREGION       |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_AWUSER         |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_WVALID         |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_WREADY         |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_WDATA          |  out|   32|       m_axi|             b|       pointer|
|m_axi_b_WSTRB          |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_WLAST          |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_WID            |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_WUSER          |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_ARVALID        |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_ARREADY        |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_ARADDR         |  out|   64|       m_axi|             b|       pointer|
|m_axi_b_ARID           |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_ARLEN          |  out|    8|       m_axi|             b|       pointer|
|m_axi_b_ARSIZE         |  out|    3|       m_axi|             b|       pointer|
|m_axi_b_ARBURST        |  out|    2|       m_axi|             b|       pointer|
|m_axi_b_ARLOCK         |  out|    2|       m_axi|             b|       pointer|
|m_axi_b_ARCACHE        |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_ARPROT         |  out|    3|       m_axi|             b|       pointer|
|m_axi_b_ARQOS          |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_ARREGION       |  out|    4|       m_axi|             b|       pointer|
|m_axi_b_ARUSER         |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_RVALID         |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_RREADY         |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_RDATA          |   in|   32|       m_axi|             b|       pointer|
|m_axi_b_RLAST          |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_RID            |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_RUSER          |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_RRESP          |   in|    2|       m_axi|             b|       pointer|
|m_axi_b_BVALID         |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_BREADY         |  out|    1|       m_axi|             b|       pointer|
|m_axi_b_BRESP          |   in|    2|       m_axi|             b|       pointer|
|m_axi_b_BID            |   in|    1|       m_axi|             b|       pointer|
|m_axi_b_BUSER          |   in|    1|       m_axi|             b|       pointer|
|m_axi_sum_AWVALID      |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_AWREADY      |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_AWADDR       |  out|   64|       m_axi|           sum|       pointer|
|m_axi_sum_AWID         |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_AWLEN        |  out|    8|       m_axi|           sum|       pointer|
|m_axi_sum_AWSIZE       |  out|    3|       m_axi|           sum|       pointer|
|m_axi_sum_AWBURST      |  out|    2|       m_axi|           sum|       pointer|
|m_axi_sum_AWLOCK       |  out|    2|       m_axi|           sum|       pointer|
|m_axi_sum_AWCACHE      |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_AWPROT       |  out|    3|       m_axi|           sum|       pointer|
|m_axi_sum_AWQOS        |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_AWREGION     |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_AWUSER       |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_WVALID       |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_WREADY       |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_WDATA        |  out|   32|       m_axi|           sum|       pointer|
|m_axi_sum_WSTRB        |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_WLAST        |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_WID          |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_WUSER        |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_ARVALID      |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_ARREADY      |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_ARADDR       |  out|   64|       m_axi|           sum|       pointer|
|m_axi_sum_ARID         |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_ARLEN        |  out|    8|       m_axi|           sum|       pointer|
|m_axi_sum_ARSIZE       |  out|    3|       m_axi|           sum|       pointer|
|m_axi_sum_ARBURST      |  out|    2|       m_axi|           sum|       pointer|
|m_axi_sum_ARLOCK       |  out|    2|       m_axi|           sum|       pointer|
|m_axi_sum_ARCACHE      |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_ARPROT       |  out|    3|       m_axi|           sum|       pointer|
|m_axi_sum_ARQOS        |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_ARREGION     |  out|    4|       m_axi|           sum|       pointer|
|m_axi_sum_ARUSER       |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RVALID       |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RREADY       |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RDATA        |   in|   32|       m_axi|           sum|       pointer|
|m_axi_sum_RLAST        |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RID          |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RUSER        |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_RRESP        |   in|    2|       m_axi|           sum|       pointer|
|m_axi_sum_BVALID       |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_BREADY       |  out|    1|       m_axi|           sum|       pointer|
|m_axi_sum_BRESP        |   in|    2|       m_axi|           sum|       pointer|
|m_axi_sum_BID          |   in|    1|       m_axi|           sum|       pointer|
|m_axi_sum_BUSER        |   in|    1|       m_axi|           sum|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

