dependencies:
  socet:bus-components:ahb_if:0.0.1: []
  socet:bus-components:apb_if:0.0.1: []
  socet:bus-components:bus_protocol_if:0.0.1: []
  socet:riscv:RISCVBusiness:0.1.0:
  - socet:bus-components:ahb_if:0.0.1
  - socet:bus-components:apb_if:0.0.1
  - socet:bus-components:bus_protocol_if:0.0.1
  - socet:riscv:caches:0.1.0
  - socet:riscv:packages:0.1.0
  - socet:riscv:priv:0.1.0
  - socet:riscv:riscv_include:0.1.0
  - socet:riscv:riscv_standard:0.1.0
  - socet:riscv:rv32c:0.1.0
  - socet:riscv:rv32m:0.1.0
  - socet:riscv:stage3:0.1.0
  socet:riscv:caches:0.1.0:
  - socet:riscv:packages:0.1.0
  socet:riscv:packages:0.1.0: []
  socet:riscv:priv:0.1.0: []
  socet:riscv:riscv_include:0.1.0: []
  socet:riscv:riscv_standard:0.1.0: []
  socet:riscv:rv32c:0.1.0: []
  socet:riscv:rv32m:0.1.0:
  - socet:riscv:packages:0.1.0
  - socet:riscv:riscv_include:0.1.0
  socet:riscv:stage3:0.1.0: []
files:
- core: socet:bus-components:ahb_if:0.0.1
  file_type: systemVerilogSource
  name: src/socet_bus-components_ahb_if_0.0.1/ahb_if.sv
- core: socet:bus-components:apb_if:0.0.1
  file_type: systemVerilogSource
  name: src/socet_bus-components_apb_if_0.0.1/apb_if.sv
- core: socet:bus-components:bus_protocol_if:0.0.1
  file_type: systemVerilogSource
  name: src/socet_bus-components_bus_protocol_if_0.0.1/./bus_protocol_if.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/alu_types_pkg.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/rv32i_types_pkg.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/machine_mode_types_1_12_pkg.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/pma_types_1_12_pkg.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/pmp_types_1_12_pkg.sv
- core: socet:riscv:packages:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_packages_0.1.0/rv32m_pkg.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_wrapper.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_int_ex_handler.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_block.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_csr.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_pipe_control.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_pma.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_pmp.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_pmp_matcher.sv
- core: socet:riscv:priv:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_priv_0.1.0/priv_1_12/priv_1_12_mode.sv
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/cache_control_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/component_selection_defines.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/risc_mgmt_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/generic_bus_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/rv32c_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/risc_mgmt_decode_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/risc_mgmt_execute_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/risc_mgmt_macros.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/risc_mgmt_memory_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/tspp_fetch_execute_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/tspp_hazard_unit_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/control_unit_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/jump_calc_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/priv_1_12_internal_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/priv_ext_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/prv_pipeline_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/rv32i_reg_file_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/predictor_pipeline_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/alu_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/branch_res_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/core_interrupt_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/decompressor_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/fetch_buffer_if.vh
- core: socet:riscv:riscv_include:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_riscv_include_0.1.0/sparce_pipeline_if.vh
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/alu.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/branch_res.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/dmem_extender.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/endian_swapper.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/memory_controller.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/control_unit.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/jump_calc.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/rv32i_reg_file.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/RISCVBusiness.sv
- core: socet:riscv:riscv_standard:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_riscv_standard_0.1.0/top_core.sv
- core: socet:riscv:rv32c:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32c_0.1.0/decompressor.sv
- core: socet:riscv:rv32c:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32c_0.1.0/rv32c_disabled.sv
- core: socet:riscv:rv32c:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32c_0.1.0/rv32c_enabled.sv
- core: socet:riscv:rv32c:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32c_0.1.0/fetch_buffer.sv
- core: socet:riscv:rv32c:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32c_0.1.0/rv32c_wrapper.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_types_pkg.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_stage3_0.1.0/include/stage3_fetch_execute_if.vh
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_stage3_0.1.0/include/stage3_mem_pipe_if.vh
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_stage3_0.1.0/include/stage3_hazard_unit_if.vh
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_riscv_stage3_0.1.0/include/stage3_forwarding_unit_if.vh
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_fetch_stage.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_execute_stage.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_mem_stage.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_hazard_unit.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3_forwarding_unit.sv
- core: socet:riscv:stage3:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_stage3_0.1.0/source/stage3.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/caches_wrapper.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/separate_caches.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/direct_mapped_tpf/direct_mapped_tpf_cache.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/pass_through/pass_through_cache.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/l1/l1_cache.sv
- core: socet:riscv:caches:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_caches_0.1.0/sram/sram.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/carry_save_adder.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/full_adder.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/flex_counter_mul.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/pp_mul32.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/radix4_divider.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/rv32m_decode.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/rv32m_disabled.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/rv32m_enabled.sv
- core: socet:riscv:rv32m:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_rv32m_0.1.0/rv32m_wrapper.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/branch_predictors/branch_predictor_wrapper.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/branch_predictors/nottaken_predictor/nottaken_predictor.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/bus_bridges/generic_nonpipeline.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/sparce/sparce_disabled/sparce_disabled.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/RV32E/rv32e_reg_file.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/RV32E/rv32e_wrapper.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/trackers/branch_tracker.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/source_code/trackers/cpu_tracker.sv
- core: socet:riscv:RISCVBusiness:0.1.0
  file_type: systemVerilogSource
  name: src/socet_riscv_RISCVBusiness_0.1.0/tb_core.cc
flow_options: {}
hooks: {}
name: socet_riscv_RISCVBusiness_0.1.0
parameters: {}
tool_options:
  verilator:
    make_options:
    - -j
    verilator_options:
    - -Wno-SYMRSVDWORD
    - -Wno-lint
    - --trace
    - --trace-fst
    - --trace-structs
toplevel: top_core
version: 0.2.1
vpi: []
