Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Dec  6 12:01:42 2022
| Host             : en-ec-ecelinux-01.coecis.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.096 |
| Dynamic (W)              | 1.931 |
| Device Static (W)        | 0.165 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.8  |
| Junction Temperature (C) | 49.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |        6 |       --- |             --- |
| Slice Logic              |     0.050 |    94006 |       --- |             --- |
|   LUT as Logic           |     0.045 |    34702 |     53200 |           65.23 |
|   Register               |     0.003 |    44779 |    106400 |           42.09 |
|   CARRY4                 |     0.002 |      638 |     13300 |            4.80 |
|   LUT as Shift Register  |    <0.001 |      330 |     17400 |            1.90 |
|   LUT as Distributed RAM |    <0.001 |      270 |     17400 |            1.55 |
|   F7/F8 Muxes            |    <0.001 |     4967 |     53200 |            9.34 |
|   Others                 |     0.000 |     1770 |       --- |             --- |
| Signals                  |     0.086 |    71414 |       --- |             --- |
| Block RAM                |     0.008 |     15.5 |       140 |           11.07 |
| PLL                      |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.030 |       60 |       220 |           27.27 |
| I/O                      |     0.045 |       85 |       200 |           42.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.165 |          |           |                 |
| Total                    |     2.096 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.275 |       0.257 |      0.019 |
| Vccaux    |       1.800 |     0.077 |       0.055 |      0.021 |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.722 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| gclk                | clk_100                                                                                     |            10.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| xillydemo                                                          |     1.931 |
|   PS_GPIO_IOBUF[0]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[10]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[11]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[12]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[13]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[14]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[15]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[16]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[17]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[18]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[19]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[1]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[20]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[21]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[22]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[23]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[24]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[25]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[26]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[27]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[28]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[29]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[2]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[30]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[31]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[32]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[33]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[34]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[35]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[36]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[37]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[38]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[39]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[3]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[40]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[41]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[42]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[43]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[44]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[45]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[46]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[47]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[48]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[49]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[4]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[50]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[51]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[52]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[53]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[54]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[55]_inst                                           |    <0.001 |
|   PS_GPIO_IOBUF[5]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[6]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[7]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[8]_inst                                            |    <0.001 |
|   PS_GPIO_IOBUF[9]_inst                                            |    <0.001 |
|   audio                                                            |     0.003 |
|     playback_fifo                                                  |    <0.001 |
|       U0                                                           |    <0.001 |
|         inst_fifo_gen                                              |    <0.001 |
|           gconvfifo.rf                                             |    <0.001 |
|             grf.rf                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |     0.000 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |     0.000 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|     record_fifo                                                    |    <0.001 |
|       U0                                                           |    <0.001 |
|         inst_fifo_gen                                              |    <0.001 |
|           gconvfifo.rf                                             |    <0.001 |
|             grf.rf                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |    <0.001 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |    <0.001 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|   demoarray_reg_0_31_0_0                                           |    <0.001 |
|   demoarray_reg_0_31_1_1                                           |    <0.001 |
|   demoarray_reg_0_31_2_2                                           |    <0.001 |
|   demoarray_reg_0_31_3_3                                           |    <0.001 |
|   demoarray_reg_0_31_4_4                                           |    <0.001 |
|   demoarray_reg_0_31_5_5                                           |    <0.001 |
|   demoarray_reg_0_31_6_6                                           |    <0.001 |
|   demoarray_reg_0_31_7_7                                           |    <0.001 |
|   fifo_32_0                                                        |     0.002 |
|     U0                                                             |     0.002 |
|       inst_fifo_gen                                                |     0.002 |
|         gconvfifo.rf                                               |     0.002 |
|           grf.rf                                                   |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |     0.000 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |     0.000 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |     0.002 |
|                 inst_blk_mem_gen                                   |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                     valid.cstr                                     |     0.002 |
|                       ramloop[0].ram.r                             |     0.002 |
|                         prim_noinit.ram                            |     0.002 |
|   fifo_32_1                                                        |     0.002 |
|     U0                                                             |     0.002 |
|       inst_fifo_gen                                                |     0.002 |
|         gconvfifo.rf                                               |     0.002 |
|           grf.rf                                                   |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |     0.000 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |     0.000 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |     0.001 |
|                 inst_blk_mem_gen                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.001 |
|                     valid.cstr                                     |     0.001 |
|                       ramloop[0].ram.r                             |     0.001 |
|                         prim_noinit.ram                            |     0.001 |
|   fifo_8                                                           |    <0.001 |
|     U0                                                             |    <0.001 |
|       inst_fifo_gen                                                |    <0.001 |
|         gconvfifo.rf                                               |    <0.001 |
|           grf.rf                                                   |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|               grss.rsts                                            |    <0.001 |
|                 c1                                                 |    <0.001 |
|                 c2                                                 |     0.000 |
|               rpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|               gwss.wsts                                            |    <0.001 |
|                 c0                                                 |    <0.001 |
|                 c1                                                 |     0.000 |
|               wpntr                                                |    <0.001 |
|             gntv_or_sync_fifo.mem                                  |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                 inst_blk_mem_gen                                   |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                     valid.cstr                                     |    <0.001 |
|                       ramloop[0].ram.r                             |    <0.001 |
|                         prim_noinit.ram                            |    <0.001 |
|   litearray0_reg_0_31_0_0                                          |    <0.001 |
|   litearray0_reg_0_31_1_1                                          |    <0.001 |
|   litearray0_reg_0_31_2_2                                          |    <0.001 |
|   litearray0_reg_0_31_3_3                                          |    <0.001 |
|   litearray0_reg_0_31_4_4                                          |    <0.001 |
|   litearray0_reg_0_31_5_5                                          |    <0.001 |
|   litearray0_reg_0_31_6_6                                          |    <0.001 |
|   litearray0_reg_0_31_7_7                                          |    <0.001 |
|   litearray1_reg_0_31_0_0                                          |    <0.001 |
|   litearray1_reg_0_31_1_1                                          |    <0.001 |
|   litearray1_reg_0_31_2_2                                          |    <0.001 |
|   litearray1_reg_0_31_3_3                                          |    <0.001 |
|   litearray1_reg_0_31_4_4                                          |    <0.001 |
|   litearray1_reg_0_31_5_5                                          |    <0.001 |
|   litearray1_reg_0_31_6_6                                          |    <0.001 |
|   litearray1_reg_0_31_7_7                                          |    <0.001 |
|   litearray2_reg_0_31_0_0                                          |    <0.001 |
|   litearray2_reg_0_31_1_1                                          |    <0.001 |
|   litearray2_reg_0_31_2_2                                          |    <0.001 |
|   litearray2_reg_0_31_3_3                                          |    <0.001 |
|   litearray2_reg_0_31_4_4                                          |    <0.001 |
|   litearray2_reg_0_31_5_5                                          |    <0.001 |
|   litearray2_reg_0_31_6_6                                          |    <0.001 |
|   litearray2_reg_0_31_7_7                                          |    <0.001 |
|   litearray3_reg_0_31_0_0                                          |    <0.001 |
|   litearray3_reg_0_31_1_1                                          |    <0.001 |
|   litearray3_reg_0_31_2_2                                          |    <0.001 |
|   litearray3_reg_0_31_3_3                                          |    <0.001 |
|   litearray3_reg_0_31_4_4                                          |    <0.001 |
|   litearray3_reg_0_31_5_5                                          |    <0.001 |
|   litearray3_reg_0_31_6_6                                          |    <0.001 |
|   litearray3_reg_0_31_7_7                                          |    <0.001 |
|   smb_sdata_IOBUF_inst                                             |     0.000 |
|   smbus                                                            |    <0.001 |
|     fifo                                                           |    <0.001 |
|       U0                                                           |    <0.001 |
|         inst_fifo_gen                                              |    <0.001 |
|           gconvfifo.rf                                             |    <0.001 |
|             grf.rf                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                 grss.rsts                                          |    <0.001 |
|                   c1                                               |    <0.001 |
|                   c2                                               |     0.000 |
|                 rpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                 gwss.wsts                                          |    <0.001 |
|                   c0                                               |    <0.001 |
|                   c1                                               |     0.000 |
|                 wpntr                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                   inst_blk_mem_gen                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                       valid.cstr                                   |    <0.001 |
|                         ramloop[0].ram.r                           |    <0.001 |
|                           prim_noinit.ram                          |    <0.001 |
|   test_fpga_design                                                 |     0.192 |
|     grp_dut_main_function_fu_731                                   |     0.169 |
|       dut_fadd_32ns_32ns_32_5_full_dsp_U1679                       |     0.007 |
|         dut_ap_fadd_3_full_dsp_32_u                                |     0.007 |
|           U0                                                       |     0.007 |
|             i_synth                                                |     0.007 |
|               ADDSUB_OP.ADDSUB                                     |     0.007 |
|                 SPEED_OP.DSP.OP                                    |     0.007 |
|                   A_IP_DELAY                                       |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   B_IP_DELAY                                       |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   DSP48E1_BODY.ALIGN_ADD                           |     0.002 |
|                     DSP2                                           |     0.001 |
|                     ZERO_14_DET.CARRY_MUX                          |     0.000 |
|                     ZERO_14_DET.ZERO_DET                           |    <0.001 |
|                       CARRY_ZERO_DET                               |    <0.001 |
|                     Z_14_LZD_DELAY                                 |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                   DSP48E1_BODY.EXP                                 |     0.003 |
|                     A_EXP_DELAY                                    |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     A_SIGN_DELAY                                   |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     BMA_EXP_DELAY                                  |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     B_EXP_DELAY                                    |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     CANCELLATION_DELAY                             |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     COND_DET_A                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                         CARRY_ZERO_DET                             |    <0.001 |
|                     COND_DET_B                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                 |     0.000 |
|                         i_pipe                                     |     0.000 |
|                     DET_SIGN_DELAY                                 |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     EXP_OFF.LRG_EXP_DELAY                          |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     EXP_OFF.STRUCT_ADD                             |    <0.001 |
|                     NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY       |     0.001 |
|                       i_pipe                                       |     0.001 |
|                     NUMB_CMP                                       |    <0.001 |
|                       NOT_FAST.CMP                                 |    <0.001 |
|                         C_CHAIN                                    |    <0.001 |
|                     STATE_DELAY                                    |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     SUB_DELAY                                      |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     merged_sub_mux.STRUCT_ADD                      |    <0.001 |
|                   DSP48E1_BODY.NORM_RND                            |     0.001 |
|                     FULL_USAGE_DSP.LOD                             |    <0.001 |
|                     FULL_USAGE_DSP.MSBS_DELAY                      |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     FULL_USAGE_DSP.ROUND_BIT_DELAY                 |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     FULL_USAGE_DSP.SHIFT_RND                       |     0.001 |
|       dut_fmul_32ns_32ns_32_4_max_dsp_U1680                        |     0.005 |
|         dut_ap_fmul_2_max_dsp_32_u                                 |     0.004 |
|           U0                                                       |     0.004 |
|             i_synth                                                |     0.004 |
|               MULT.OP                                              |     0.004 |
|                 EXP                                                |    <0.001 |
|                   COND_DET_A                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                   |    <0.001 |
|                       CARRY_ZERO_DET                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                  |    <0.001 |
|                   EXP_PRE_RND_DEL                                  |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   IP_SIGN_DELAY                                    |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   SIG_DELAY                                        |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                   STATE_DELAY                                      |    <0.001 |
|                     i_pipe                                         |    <0.001 |
|                 MULT                                               |     0.002 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                 |     0.002 |
|                     DSP1                                           |    <0.001 |
|                     DSP2                                           |     0.002 |
|                 OP                                                 |    <0.001 |
|                 R_AND_R                                            |    <0.001 |
|                   LAT_OPT.FULL.R_AND_R                             |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                 |    <0.001 |
|       grp_dut_SpMV_fu_33230                                        |     0.099 |
|         dut_mux_10to1_sel4_32_1_U1071                              |     0.002 |
|         grp_dut_COO_SpMV_0_fu_5670                                 |     0.009 |
|           col10_10_9_U                                             |    <0.001 |
|             dut_COO_SpMV_0_col10_10_9_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U964                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U965                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_9_U                                             |    <0.001 |
|             dut_COO_SpMV_0_row10_10_9_rom_U                        |    <0.001 |
|           val10_10_9_U                                             |    <0.001 |
|             dut_COO_SpMV_0_val10_10_9_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_1_fu_5459                                 |     0.010 |
|           col10_10_8_U                                             |     0.002 |
|             dut_COO_SpMV_1_col10_10_8_rom_U                        |     0.002 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U857                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.006 |
|               U0                                                   |     0.006 |
|                 i_synth                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                |     0.006 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U858                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_8_U                                             |    <0.001 |
|             dut_COO_SpMV_1_row10_10_8_rom_U                        |    <0.001 |
|           val10_10_8_U                                             |    <0.001 |
|             dut_COO_SpMV_1_val10_10_8_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_2_fu_5248                                 |     0.009 |
|           col10_10_7_U                                             |    <0.001 |
|             dut_COO_SpMV_2_col10_10_7_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U750                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |    <0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U751                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_7_U                                             |    <0.001 |
|             dut_COO_SpMV_2_row10_10_7_rom_U                        |    <0.001 |
|           val10_10_7_U                                             |    <0.001 |
|             dut_COO_SpMV_2_val10_10_7_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_3_fu_5037                                 |     0.008 |
|           col10_10_6_U                                             |    <0.001 |
|             dut_COO_SpMV_3_col10_10_6_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U643                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U644                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_6_U                                             |    <0.001 |
|             dut_COO_SpMV_3_row10_10_6_rom_U                        |    <0.001 |
|           val10_10_6_U                                             |    <0.001 |
|             dut_COO_SpMV_3_val10_10_6_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_4_fu_4826                                 |     0.008 |
|           col10_10_5_U                                             |    <0.001 |
|             dut_COO_SpMV_4_col10_10_5_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U536                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |    <0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U537                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.001 |
|               U0                                                   |     0.001 |
|                 i_synth                                            |     0.001 |
|                   MULT.OP                                          |     0.001 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_5_U                                             |    <0.001 |
|             dut_COO_SpMV_4_row10_10_5_rom_U                        |    <0.001 |
|           val10_10_5_U                                             |    <0.001 |
|             dut_COO_SpMV_4_val10_10_5_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_5_fu_4615                                 |     0.009 |
|           col10_10_4_U                                             |    <0.001 |
|             dut_COO_SpMV_5_col10_10_4_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U429                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |    <0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U430                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_4_U                                             |    <0.001 |
|             dut_COO_SpMV_5_row10_10_4_rom_U                        |    <0.001 |
|           val10_10_4_U                                             |    <0.001 |
|             dut_COO_SpMV_5_val10_10_4_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_6_fu_4404                                 |     0.010 |
|           col10_10_3_U                                             |    <0.001 |
|             dut_COO_SpMV_6_col10_10_3_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U322                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.006 |
|               U0                                                   |     0.006 |
|                 i_synth                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                |     0.006 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U323                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           val10_10_3_U                                             |    <0.001 |
|             dut_COO_SpMV_6_val10_10_3_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_7_fu_4193                                 |     0.009 |
|           col10_10_2_U                                             |    <0.001 |
|             dut_COO_SpMV_7_col10_10_2_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U215                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.006 |
|               U0                                                   |     0.006 |
|                 i_synth                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                |     0.006 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U216                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_2_U                                             |    <0.001 |
|             dut_COO_SpMV_7_row10_10_2_rom_U                        |    <0.001 |
|           val10_10_2_U                                             |    <0.001 |
|             dut_COO_SpMV_7_val10_10_2_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_8_fu_3982                                 |     0.009 |
|           col10_10_1_U                                             |    <0.001 |
|             dut_COO_SpMV_8_col10_10_1_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U108                    |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |    <0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U109                     |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_1_U                                             |    <0.001 |
|             dut_COO_SpMV_8_row10_10_1_rom_U                        |    <0.001 |
|           val10_10_1_U                                             |    <0.001 |
|             dut_COO_SpMV_8_val10_10_1_rom_U                        |    <0.001 |
|         grp_dut_COO_SpMV_9_fu_3771                                 |     0.009 |
|           col10_10_0_U                                             |    <0.001 |
|             dut_COO_SpMV_9_col10_10_0_rom_U                        |    <0.001 |
|           dut_fadd_32ns_32ns_32_5_full_dsp_U1                      |     0.006 |
|             dut_ap_fadd_3_full_dsp_32_u                            |     0.005 |
|               U0                                                   |     0.005 |
|                 i_synth                                            |     0.005 |
|                   ADDSUB_OP.ADDSUB                                 |     0.005 |
|                     SPEED_OP.DSP.OP                                |     0.005 |
|                       A_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_IP_DELAY                                   |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                         DSP2                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                         Z_14_LZD_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                             |     0.002 |
|                         A_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         A_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         BMA_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_EXP_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         B_SIGN_DELAY                               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         CANCELLATION_DELAY                         |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         COND_DET_A                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         COND_DET_B                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                             i_pipe                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                             CARRY_ZERO_DET                         |    <0.001 |
|                         DET_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         NUMB_CMP                                   |    <0.001 |
|                           NOT_FAST.CMP                             |    <0.001 |
|                             C_CHAIN                                |    <0.001 |
|                         STATE_DELAY                                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         SUB_DELAY                                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|           dut_fmul_32ns_32ns_32_4_max_dsp_U2                       |     0.002 |
|             dut_ap_fmul_2_max_dsp_32_u                             |     0.002 |
|               U0                                                   |     0.002 |
|                 i_synth                                            |     0.002 |
|                   MULT.OP                                          |     0.002 |
|                     EXP                                            |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                              |    <0.001 |
|                       EXP_PRE_RND_DEL                              |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       IP_SIGN_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SIG_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     MULT                                           |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |    <0.001 |
|                         DSP1                                       |    <0.001 |
|                         DSP2                                       |    <0.001 |
|                     OP                                             |    <0.001 |
|                     R_AND_R                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|           row10_10_0_U                                             |    <0.001 |
|             dut_COO_SpMV_9_row10_10_0_rom_U                        |    <0.001 |
|           val10_10_0_U                                             |    <0.001 |
|             dut_COO_SpMV_9_val10_10_0_rom_U                        |    <0.001 |
|         tmp_dest_0_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_1_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_2_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_3_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_4_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_5_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_6_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_7_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_8_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|         tmp_dest_9_U                                               |    <0.001 |
|           dut_SpMV_tmp_dest_0_ram_U                                |    <0.001 |
|       grp_dut_is_converged_fu_33698                                |     0.011 |
|         dut_faddfsub_32ns_32ns_32_5_full_dsp_U1273                 |     0.007 |
|           dut_ap_faddfsub_3_full_dsp_32_u                          |     0.006 |
|             U0                                                     |     0.006 |
|               i_synth                                              |     0.006 |
|                 ADDSUB_OP.ADDSUB                                   |     0.006 |
|                   SPEED_OP.DSP.OP                                  |     0.006 |
|                     A_IP_DELAY                                     |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     B_IP_DELAY                                     |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                         |     0.001 |
|                       DSP2                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                         |    <0.001 |
|                         CARRY_ZERO_DET                             |    <0.001 |
|                       Z_14_LZD_DELAY                               |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                               |     0.002 |
|                       A_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       A_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       BMA_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_EXP_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       B_SIGN_DELAY                                 |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       CANCELLATION_DELAY                           |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       COND_DET_A                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       COND_DET_B                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL               |    <0.001 |
|                           i_pipe                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                           CARRY_ZERO_DET                           |    <0.001 |
|                       DET_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                        |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY     |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       NUMB_CMP                                     |    <0.001 |
|                         NOT_FAST.CMP                               |    <0.001 |
|                           C_CHAIN                                  |    <0.001 |
|                       STATE_DELAY                                  |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       SUB_DELAY                                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                    |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY               |    <0.001 |
|                         i_pipe                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                     |     0.001 |
|         dut_fcmp_32ns_32ns_1_1_U1275                               |    <0.001 |
|           dut_ap_fcmp_0_no_dsp_32_u                                |    <0.001 |
|             U0                                                     |    <0.001 |
|               i_synth                                              |    <0.001 |
|                 COMP_OP.SPD.OP                                     |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                            |    <0.001 |
|                     WIDE_AND                                       |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                     |    <0.001 |
|                     CARRY_ZERO_DET                                 |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                   |     0.000 |
|                     WIDE_NOR                                       |     0.000 |
|                   STRUCT_CMP.A_GT_B_DET                            |    <0.001 |
|                     C_CHAIN                                        |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                      |    <0.001 |
|                     CARRY_ZERO_DET                                 |    <0.001 |
|         dut_fmul_32ns_32ns_32_4_max_dsp_U1274                      |     0.003 |
|           dut_ap_fmul_2_max_dsp_32_u                               |     0.003 |
|             U0                                                     |     0.003 |
|               i_synth                                              |     0.003 |
|                 MULT.OP                                            |     0.003 |
|                   EXP                                              |    <0.001 |
|                     COND_DET_A                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                         CARRY_ZERO_DET                             |    <0.001 |
|                     COND_DET_B                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                 |    <0.001 |
|                         CARRY_ZERO_DET                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     SIG_DELAY                                      |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                     STATE_DELAY                                    |    <0.001 |
|                       i_pipe                                       |    <0.001 |
|                   MULT                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT               |     0.002 |
|                       DSP1                                         |    <0.001 |
|                       DSP2                                         |     0.001 |
|                   OP                                               |    <0.001 |
|                   R_AND_R                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD               |    <0.001 |
|       grp_dut_vector_cp_fu_33494                                   |     0.021 |
|   xillybus_ins                                                     |     1.685 |
|     system_i                                                       |     1.663 |
|       vivado_system_i                                              |     1.663 |
|         processing_system7_0                                       |     1.537 |
|           inst                                                     |     1.537 |
|         processing_system7_0_axi_periph                            |     0.014 |
|           m00_couplers                                             |     0.003 |
|             auto_pc                                                |     0.003 |
|               inst                                                 |     0.003 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.003 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.001 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           m01_couplers                                             |     0.003 |
|             auto_pc                                                |     0.003 |
|               inst                                                 |     0.003 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.003 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.001 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           m02_couplers                                             |     0.004 |
|             auto_pc                                                |     0.004 |
|               inst                                                 |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s               |     0.004 |
|                   RD.ar_channel_0                                  |    <0.001 |
|                     ar_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   RD.r_channel_0                                   |    <0.001 |
|                     rd_data_fifo_0                                 |    <0.001 |
|                     transaction_fifo_0                             |    <0.001 |
|                   SI_REG                                           |     0.001 |
|                     ar_pipe                                        |    <0.001 |
|                     aw_pipe                                        |    <0.001 |
|                     b_pipe                                         |    <0.001 |
|                     r_pipe                                         |    <0.001 |
|                   WR.aw_channel_0                                  |    <0.001 |
|                     aw_cmd_fsm_0                                   |    <0.001 |
|                     cmd_translator_0                               |    <0.001 |
|                       incr_cmd_0                                   |    <0.001 |
|                       wrap_cmd_0                                   |    <0.001 |
|                   WR.b_channel_0                                   |    <0.001 |
|                     bid_fifo_0                                     |    <0.001 |
|                     bresp_fifo_0                                   |    <0.001 |
|           s00_couplers                                             |     0.000 |
|             auto_pc                                                |     0.000 |
|           xbar                                                     |     0.004 |
|             inst                                                   |     0.004 |
|               gen_samd.crossbar_samd                               |     0.004 |
|                 addr_arbiter_ar                                    |    <0.001 |
|                 addr_arbiter_aw                                    |    <0.001 |
|                 gen_decerr_slave.decerr_slave_inst                 |    <0.001 |
|                 gen_master_slots[0].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[1].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[2].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[3].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_master_slots[4].reg_slice_mi                   |    <0.001 |
|                   b_pipe                                           |    <0.001 |
|                   r_pipe                                           |    <0.001 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar    |    <0.001 |
|                   gen_multi_thread.arbiter_resp_inst               |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread           |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw   |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst               |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread           |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si     |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w     |    <0.001 |
|                   wrouter_aw_fifo                                  |    <0.001 |
|                     gen_srls[0].gen_rep[0].srl_nx1                 |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1                 |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1                 |    <0.001 |
|                 splitter_aw_mi                                     |    <0.001 |
|         rst_processing_system7_0_100M                              |    <0.001 |
|           U0                                                       |    <0.001 |
|             EXT_LPF                                                |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                            |    <0.001 |
|             SEQ                                                    |    <0.001 |
|               SEQ_COUNTER                                          |    <0.001 |
|         xillybus_ip_0                                              |    <0.001 |
|           inst                                                     |    <0.001 |
|         xillybus_lite_0                                            |    <0.001 |
|           inst                                                     |    <0.001 |
|         xillyvga_0                                                 |     0.111 |
|           inst                                                     |     0.111 |
|             xillyvga_core_ins                                      |     0.111 |
|               vga_fifo_wrapper_ins/vga_fifo                        |     0.001 |
|                 U0                                                 |     0.001 |
|                   inst_fifo_gen                                    |     0.001 |
|                     gconvfifo.rf                                   |     0.001 |
|                       grf.rf                                       |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                           gras.rsts                                |    <0.001 |
|                             c0                                     |    <0.001 |
|                             c1                                     |    <0.001 |
|                           rpntr                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                           gwas.gpf.wrpf                            |    <0.001 |
|                           gwas.wsts                                |    <0.001 |
|                             c1                                     |    <0.001 |
|                             c2                                     |    <0.001 |
|                           wpntr                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                      |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                             inst_blk_mem_gen                       |    <0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                                 valid.cstr                         |    <0.001 |
|                                   ramloop[0].ram.r                 |    <0.001 |
|                                     prim_noinit.ram                |    <0.001 |
|                         rstblk                                     |    <0.001 |
|         xlconcat_0                                                 |     0.000 |
|     xillybus_core_ins                                              |     0.022 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4       |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61      |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62      |    <0.001 |
|       msg_buf_ins                                                  |    <0.001 |
|         Mram_mem1                                                  |    <0.001 |
|         Mram_mem2                                                  |    <0.001 |
|         Mram_mem3                                                  |    <0.001 |
|         Mram_mem4                                                  |    <0.001 |
|         Mram_mem5                                                  |    <0.001 |
|         Mram_mem61                                                 |    <0.001 |
|         Mram_mem62                                                 |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets10                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets11                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets12                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets13                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets14                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets15                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets16                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets17                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets18                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets19                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets20                           |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets3                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets4                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets5                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets6                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets7                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets8                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets9                            |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                            |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                            |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                            |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets1                            |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets21                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets22                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets23                           |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets24                           |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets1                            |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets2                            |    <0.001 |
+--------------------------------------------------------------------+-----------+


