Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct 16 15:50:53 2019
| Host         : omareldash-localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_wrapper_timing_summary_routed.rpt -rpx zynq_wrapper_timing_summary_routed.rpx
| Design       : zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.205        0.000                      0                15173        0.019        0.000                      0                15173        2.124        0.000                       0                  7308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.375}        6.749           148.170         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.205        0.000                      0                15173        0.019        0.000                      0                15173        2.124        0.000                       0                  7308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.715ns (11.277%)  route 5.625ns (88.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.470 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.625     9.072    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.296     9.368 r  accelerator/vecgen/padded_data[407]_i_1/O
                         net (fo=1, routed)           0.000     9.368    accelerator/vecgen/padded_data[407]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  accelerator/vecgen/padded_data_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.542     9.470    accelerator/vecgen/FCLK_CLK0
    SLICE_X54Y29         FDRE                                         r  accelerator/vecgen/padded_data_reg[407]/C
                         clock pessimism              0.129     9.599    
                         clock uncertainty           -0.107     9.492    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.081     9.573    accelerator/vecgen/padded_data_reg[407]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[625]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.715ns (11.564%)  route 5.468ns (88.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.410 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.468     8.915    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X52Y42         LUT4 (Prop_lut4_I1_O)        0.296     9.211 r  accelerator/vecgen/padded_data[625]_i_1/O
                         net (fo=1, routed)           0.000     9.211    accelerator/vecgen/padded_data[625]_i_1_n_0
    SLICE_X52Y42         FDRE                                         r  accelerator/vecgen/padded_data_reg[625]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.481     9.410    accelerator/vecgen/FCLK_CLK0
    SLICE_X52Y42         FDRE                                         r  accelerator/vecgen/padded_data_reg[625]/C
                         clock pessimism              0.129     9.538    
                         clock uncertainty           -0.107     9.431    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.031     9.462    accelerator/vecgen/padded_data_reg[625]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.715ns (11.497%)  route 5.504ns (88.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.470 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.504     8.951    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.296     9.247 r  accelerator/vecgen/padded_data[423]_i_1/O
                         net (fo=1, routed)           0.000     9.247    accelerator/vecgen/padded_data[423]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  accelerator/vecgen/padded_data_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.542     9.470    accelerator/vecgen/FCLK_CLK0
    SLICE_X54Y29         FDRE                                         r  accelerator/vecgen/padded_data_reg[423]/C
                         clock pessimism              0.129     9.599    
                         clock uncertainty           -0.107     9.492    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.079     9.571    accelerator/vecgen/padded_data_reg[423]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_endrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.718ns (11.729%)  route 5.404ns (88.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 9.393 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_endrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_endrow_dd_reg/Q
                         net (fo=257, routed)         5.404     8.851    accelerator/vecgen/vectorgen_endrow_dd
    SLICE_X50Y25         LUT5 (Prop_lut5_I1_O)        0.299     9.150 r  accelerator/vecgen/padded_data[385]_i_1/O
                         net (fo=1, routed)           0.000     9.150    accelerator/vecgen/padded_data[385]_i_1_n_0
    SLICE_X50Y25         FDRE                                         r  accelerator/vecgen/padded_data_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.465     9.393    accelerator/vecgen/FCLK_CLK0
    SLICE_X50Y25         FDRE                                         r  accelerator/vecgen/padded_data_reg[385]/C
                         clock pessimism              0.129     9.522    
                         clock uncertainty           -0.107     9.415    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.077     9.492    accelerator/vecgen/padded_data_reg[385]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.715ns (11.613%)  route 5.442ns (88.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 9.467 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.442     8.889    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.296     9.185 r  accelerator/vecgen/padded_data[389]_i_1/O
                         net (fo=1, routed)           0.000     9.185    accelerator/vecgen/padded_data[389]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  accelerator/vecgen/padded_data_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.539     9.467    accelerator/vecgen/FCLK_CLK0
    SLICE_X54Y27         FDRE                                         r  accelerator/vecgen/padded_data_reg[389]/C
                         clock pessimism              0.129     9.596    
                         clock uncertainty           -0.107     9.489    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.077     9.566    accelerator/vecgen/padded_data_reg[389]
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.715ns (11.619%)  route 5.439ns (88.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 9.467 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.439     8.886    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.296     9.182 r  accelerator/vecgen/padded_data[403]_i_1/O
                         net (fo=1, routed)           0.000     9.182    accelerator/vecgen/padded_data[403]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  accelerator/vecgen/padded_data_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.539     9.467    accelerator/vecgen/FCLK_CLK0
    SLICE_X54Y27         FDRE                                         r  accelerator/vecgen/padded_data_reg[403]/C
                         clock pessimism              0.129     9.596    
                         clock uncertainty           -0.107     9.489    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.081     9.570    accelerator/vecgen/padded_data_reg[403]
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 accelerator/vecgen/vectorgen_nextrow_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/padded_data_reg[563]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.715ns (11.732%)  route 5.379ns (88.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 9.476 - 6.749 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.734     3.028    accelerator/vecgen/FCLK_CLK0
    SLICE_X29Y29         FDRE                                         r  accelerator/vecgen/vectorgen_nextrow_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  accelerator/vecgen/vectorgen_nextrow_dd_reg/Q
                         net (fo=257, routed)         5.379     8.826    accelerator/vecgen/vectorgen_nextrow_dd
    SLICE_X55Y35         LUT4 (Prop_lut4_I1_O)        0.296     9.122 r  accelerator/vecgen/padded_data[563]_i_1/O
                         net (fo=1, routed)           0.000     9.122    accelerator/vecgen/padded_data[563]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[563]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.548     9.476    accelerator/vecgen/FCLK_CLK0
    SLICE_X55Y35         FDRE                                         r  accelerator/vecgen/padded_data_reg[563]/C
                         clock pessimism              0.129     9.605    
                         clock uncertainty           -0.107     9.498    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.031     9.529    accelerator/vecgen/padded_data_reg[563]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 accelerator/u_controller/layer_params_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[410]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.005ns (34.223%)  route 3.854ns (65.777%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.415 - 6.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.744     3.038    accelerator/u_controller/FCLK_CLK0
    SLICE_X21Y31         FDRE                                         r  accelerator/u_controller/layer_params_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     3.494 f  accelerator/u_controller/layer_params_reg[63]/Q
                         net (fo=21, routed)          0.757     4.251    accelerator/u_controller/layer_params_reg_n_0_[63]
    SLICE_X22Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.375 r  accelerator/u_controller/ih_max_minus_one[9]_i_1/O
                         net (fo=7, routed)           0.680     5.055    accelerator/u_controller/ih_counter/layer_params_reg[65][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.179 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_30/O
                         net (fo=1, routed)           0.000     5.179    accelerator/u_controller/ih_counter/rd_pointer[7]_i_30_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.577 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.577    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.691    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.919 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_9/CO[2]
                         net (fo=1, routed)           0.522     6.441    accelerator/u_controller/ih_counter/vectorgen_lastData4
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.313     6.754 f  accelerator/u_controller/ih_counter/rd_pointer[7]_i_8/O
                         net (fo=1, routed)           0.441     7.195    accelerator/u_controller/ih_counter/rd_pointer[7]_i_8_n_0
    SLICE_X27Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.319 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_5/O
                         net (fo=6, routed)           0.490     7.809    accelerator/vecgen/vecgen_ctrl[7]
    SLICE_X28Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.933 r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1/O
                         net (fo=128, routed)         0.964     8.897    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[410]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.486     9.415    accelerator/vecgen/FCLK_CLK0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[410]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.107     9.537    
    SLICE_X35Y31         FDRE (Setup_fdre_C_CE)      -0.205     9.332    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[410]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 accelerator/u_controller/layer_params_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[420]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.005ns (34.223%)  route 3.854ns (65.777%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.415 - 6.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.744     3.038    accelerator/u_controller/FCLK_CLK0
    SLICE_X21Y31         FDRE                                         r  accelerator/u_controller/layer_params_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     3.494 f  accelerator/u_controller/layer_params_reg[63]/Q
                         net (fo=21, routed)          0.757     4.251    accelerator/u_controller/layer_params_reg_n_0_[63]
    SLICE_X22Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.375 r  accelerator/u_controller/ih_max_minus_one[9]_i_1/O
                         net (fo=7, routed)           0.680     5.055    accelerator/u_controller/ih_counter/layer_params_reg[65][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.179 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_30/O
                         net (fo=1, routed)           0.000     5.179    accelerator/u_controller/ih_counter/rd_pointer[7]_i_30_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.577 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.577    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.691    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.919 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_9/CO[2]
                         net (fo=1, routed)           0.522     6.441    accelerator/u_controller/ih_counter/vectorgen_lastData4
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.313     6.754 f  accelerator/u_controller/ih_counter/rd_pointer[7]_i_8/O
                         net (fo=1, routed)           0.441     7.195    accelerator/u_controller/ih_counter/rd_pointer[7]_i_8_n_0
    SLICE_X27Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.319 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_5/O
                         net (fo=6, routed)           0.490     7.809    accelerator/vecgen/vecgen_ctrl[7]
    SLICE_X28Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.933 r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1/O
                         net (fo=128, routed)         0.964     8.897    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[420]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.486     9.415    accelerator/vecgen/FCLK_CLK0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[420]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.107     9.537    
    SLICE_X35Y31         FDRE (Setup_fdre_C_CE)      -0.205     9.332    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[420]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 accelerator/u_controller/layer_params_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[434]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.005ns (34.223%)  route 3.854ns (65.777%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 9.415 - 6.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.744     3.038    accelerator/u_controller/FCLK_CLK0
    SLICE_X21Y31         FDRE                                         r  accelerator/u_controller/layer_params_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     3.494 f  accelerator/u_controller/layer_params_reg[63]/Q
                         net (fo=21, routed)          0.757     4.251    accelerator/u_controller/layer_params_reg_n_0_[63]
    SLICE_X22Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.375 r  accelerator/u_controller/ih_max_minus_one[9]_i_1/O
                         net (fo=7, routed)           0.680     5.055    accelerator/u_controller/ih_counter/layer_params_reg[65][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.179 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_30/O
                         net (fo=1, routed)           0.000     5.179    accelerator/u_controller/ih_counter/rd_pointer[7]_i_30_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.577 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.577    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_19_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.691    accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_11_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.919 r  accelerator/u_controller/ih_counter/rd_pointer_reg[7]_i_9/CO[2]
                         net (fo=1, routed)           0.522     6.441    accelerator/u_controller/ih_counter/vectorgen_lastData4
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.313     6.754 f  accelerator/u_controller/ih_counter/rd_pointer[7]_i_8/O
                         net (fo=1, routed)           0.441     7.195    accelerator/u_controller/ih_counter/rd_pointer[7]_i_8_n_0
    SLICE_X27Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.319 r  accelerator/u_controller/ih_counter/rd_pointer[7]_i_5/O
                         net (fo=6, routed)           0.490     7.809    accelerator/vecgen/vecgen_ctrl[7]
    SLICE_X28Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.933 r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1/O
                         net (fo=128, routed)         0.964     8.897    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[434]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.837    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.928 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        1.486     9.415    accelerator/vecgen/FCLK_CLK0
    SLICE_X35Y31         FDRE                                         r  accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[434]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.107     9.537    
    SLICE_X35Y31         FDRE (Setup_fdre_C_CE)      -0.205     9.332    accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data_reg[434]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA_D1/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB_D1/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMD32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC_D1/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMS32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMS32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.589     0.925    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/FCLK_CLK0
    SLICE_X23Y17         FDRE                                         r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/wr_pointer_reg[4]/Q
                         net (fo=9, routed)           0.091     1.157    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/ADDRD4
    SLICE_X22Y17         RAMS32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.855     1.221    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/WCLK
    SLICE_X22Y17         RAMS32                                       r  accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD_D1/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y17         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.138    accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/mem_reg_0_31_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[1].din_delay_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.558     0.894    accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/FCLK_CLK0
    SLICE_X51Y6          FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[1].din_delay_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[1].din_delay_reg[21]/Q
                         net (fo=1, routed)           0.225     1.259    accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[1].din_delay_reg_n_0_[21]
    SLICE_X49Y11         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.827     1.193    accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/FCLK_CLK0
    SLICE_X49Y11         FDRE                                         r  accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[37]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.076     1.234    accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/fifo_out_delay/REGISTER_STAGES[2].din_delay_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 accelerator/vecgen/out_data_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            accelerator/vecgen/out_data_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.555     0.891    accelerator/vecgen/FCLK_CLK0
    SLICE_X49Y32         FDRE                                         r  accelerator/vecgen/out_data_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  accelerator/vecgen/out_data_reg[135]/Q
                         net (fo=1, routed)           0.226     1.257    accelerator/vecgen/write_data_stride_4[39]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.302 r  accelerator/vecgen/out_data[119]_i_1/O
                         net (fo=1, routed)           0.000     1.302    accelerator/vecgen/out_data[119]
    SLICE_X50Y35         FDRE                                         r  accelerator/vecgen/out_data_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7309, routed)        0.820     1.186    accelerator/vecgen/FCLK_CLK0
    SLICE_X50Y35         FDRE                                         r  accelerator/vecgen/out_data_reg[119]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121     1.272    accelerator/vecgen/out_data_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.749
Sources:            { zynq_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y7   accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y7   accelerator/mem_ctrl_top/stream_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y2   accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y3   accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y2   accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y1   accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X3Y4   accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y1   accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y0   accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB18_X2Y3   accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X18Y49  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X42Y45  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg_0_15_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X22Y47  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X22Y47  accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/mem_reg_0_3_12_17/RAMA_D1/CLK



