# Day 10: Adapter Array

## Hardware Simulation Results
Simulation using Icarus Verilog Testbench (`sim/tb.v`).

- **Cycle Count**: Approx 3,874 cycles.
- **Result**: 417 (Matches Python Ground Truth).


