                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path /home/IC/Projects/System/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU
lappend search_path /home/IC/Projects/System/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider
lappend search_path /home/IC/Projects/System/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating
lappend search_path /home/IC/Projects/System/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC
lappend search_path /home/IC/Projects/System/RTL/BIT_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC
lappend search_path /home/IC/Projects/System/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile
lappend search_path /home/IC/Projects/System/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC
lappend search_path /home/IC/Projects/System/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL
lappend search_path /home/IC/Projects/System/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX
lappend search_path /home/IC/Projects/System/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX
lappend search_path /home/IC/Projects/System/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP
lappend search_path /home/IC/Projects/System/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP /home/IC/Projects/System/RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format ALU.v
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/System/RTL/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU/ALU.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/Projects/System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Projects/System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format $file_format ClkDiv.v
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.db:ClkDiv'
Loaded 1 design.
Current design is 'ClkDiv'.
ClkDiv
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format $file_format BIT_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v

Inferred memory devices in process
	in routine BIT_SYNC line 20 in file
		'/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.db:BIT_SYNC'
Loaded 1 design.
Current design is 'BIT_SYNC'.
BIT_SYNC
read_file -format $file_format DATA_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 29 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 46 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 69 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 83 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format $file_format RegFile.v
Loading verilog file '/home/IC/Projects/System/RTL/RegFile/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RegFile/RegFile.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RegFile/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format $file_format RST_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 17 in file
		'/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format $file_format CTRL_RX.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v

Statistics for case statements in always block at line 72 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 188 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_RX line 58 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 330 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   RF_ADDR_REG_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 346 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| UART_SEND_RF_DATA_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine CTRL_RX line 362 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| UART_SEND_ALU_DATA_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.db:CTRL_RX'
Loaded 1 design.
Current design is 'CTRL_RX'.
CTRL_RX
read_file -format $file_format CTRL_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 87 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_TX line 28 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.db:CTRL_TX'
Loaded 1 design.
Current design is 'CTRL_TX'.
CTRL_TX
read_file -format $file_format SYS_CTRL.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format $file_format data_sampling.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 43 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format par_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk line 32 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.db:par_chk'
Loaded 1 design.
Current design is 'par_chk'.
par_chk
read_file -format $file_format stp_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.db:stp_chk'
Loaded 1 design.
Current design is 'stp_chk'.
stp_chk
read_file -format $file_format strt_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.db:strt_chk'
Loaded 1 design.
Current design is 'strt_chk'.
strt_chk
read_file -format $file_format UART_RX.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
read_file -format $file_format uart_rx_fsm.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v

Statistics for case statements in always block at line 50 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 36 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.db:uart_rx_fsm'
Loaded 1 design.
Current design is 'uart_rx_fsm'.
uart_rx_fsm
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/mux.v

Statistics for case statements in always block at line 17 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format $file_format parity_calc.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v

Statistics for case statements in always block at line 29 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 29 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format $file_format Serializer.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v

Inferred memory devices in process
	in routine Serializer line 19 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 37 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format $file_format UART_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format $file_format uart_tx_fsm.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 123 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.db:uart_tx_fsm'
Loaded 1 design.
Current design is 'uart_tx_fsm'.
uart_tx_fsm
read_file -format $file_format UART.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TOP/UART.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TOP/UART.db:UART'
Loaded 1 design.
Current design is 'UART'.
UART
read_file -format $file_format mux2X1.v
Loading verilog file '/home/IC/Projects/System/RTL/Top/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Top/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Top/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
read_file -format $file_format SYS_TOP_dft.v
Loading verilog file '/home/IC/Projects/System/RTL/Top/SYS_TOP_dft.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Top/SYS_TOP_dft.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Top/SYS_TOP.db:SYS_TOP'
Loaded 1 design.
Current design is 'SYS_TOP'.
SYS_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (26 designs)              /home/IC/Projects/System/RTL/Top/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Aug 18 04:43:33 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     8
    Constant outputs (LINT-52)                                      1

Cells                                                              14
    Cells do not drive (LINT-1)                                    12
    Connected to power or ground (LINT-32)                          2

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'UART_Config[7]' driven by pin 'U0_RegFile/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[4]' driven by pin 'U0_RegFile/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[5]' driven by pin 'U0_RegFile/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[6]' driven by pin 'U0_RegFile/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[7]' driven by pin 'U0_RegFile/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CTRL_RX', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 28 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'CTRL_TX'
  Processing 'CTRL_RX'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk'
  Processing 'strt_chk'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'Serializer'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'ClkDiv'
  Processing 'BIT_SYNC'
  Processing 'DATA_SYNC_0'
  Processing 'RST_SYNC_0'
  Processing 'mux2X1_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   38318.1      0.00       0.0       0.0                          
    0:00:05   38318.1      0.00       0.0       0.0                          
    0:00:05   38318.1      0.00       0.0       0.0                          
    0:00:05   38318.1      0.00       0.0       0.0                          
    0:00:05   38318.1      0.00       0.0       0.0                          
    0:00:06   19636.8      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:06   19587.3      0.00       0.0       0.0                          
    0:00:07   19577.9      0.00       0.0       3.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   19577.9      0.00       0.0       3.5                          
    0:00:07   19587.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   19587.3      0.00       0.0       0.0                          
    0:00:07   19587.3      0.00       0.0       0.0                          
    0:00:07   19520.3      0.00       0.0       0.0                          
    0:00:07   19506.2      0.00       0.0       0.0                          
    0:00:07   19495.6      0.00       0.0       0.0                          
    0:00:07   19480.3      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19476.7      0.00       0.0       0.0                          
    0:00:07   19483.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 275 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 274 cells are valid scan cells
         U0_RST_SYNC/sync_flop_reg
         U0_RST_SYNC/meta_flop_reg
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/meta_flop_reg
         U0_ref_sync/sync_flop_reg
         U0_bit_sync/sync_flop_reg
         U0_bit_sync/meta_flop_reg
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/odd_edge_tog_reg
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[0][7]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[2][0]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[1][7]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/regArr_reg[2][3]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
         U1_uart_sync/enable_flop_reg
         U1_uart_sync/sync_bus_reg[7]
         U1_uart_sync/sync_bus_reg[0]
         U1_uart_sync/sync_bus_reg[6]
         U1_uart_sync/sync_bus_reg[5]
         U1_uart_sync/sync_bus_reg[4]
         U1_uart_sync/sync_bus_reg[3]
         U1_uart_sync/sync_bus_reg[2]
         U1_uart_sync/sync_bus_reg[1]
         U1_uart_sync/enable_pulse_d_reg
         U1_uart_sync/meta_flop_reg
         U1_uart_sync/sync_flop_reg
         U1_RST_SYNC/sync_flop_reg
         U1_RST_SYNC/meta_flop_reg

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 18 04:43:54 2022
****************************************

Number of chains: 3
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[2] -->  SO[2]                      92   U0_ALU/ALU_OUT_reg[0]    (scan_clk, 30.0, rising) 
S 2        SI[1] -->  SO[1]                      91   U0_RegFile/regArr_reg[7][3]
                            (scan_clk, 30.0, rising) 
S 3        SI[0] -->  SO[0]                      91   U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   19512.0      0.00       0.0       0.0                          

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 53 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   19505.0      0.00       0.0       0.0                          
    0:00:03   19505.0      0.00       0.0       0.0                          
    0:00:03   19495.6      0.00       0.0       6.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   19495.6      0.00       0.0       6.1                          
    0:00:03   19488.5      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 275 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 274 cells are valid scan cells
         U0_RST_SYNC/sync_flop_reg
         U0_RST_SYNC/meta_flop_reg
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/meta_flop_reg
         U0_ref_sync/sync_flop_reg
         U1_uart_sync/enable_flop_reg
         U1_uart_sync/sync_bus_reg[7]
         U1_uart_sync/sync_bus_reg[0]
         U1_uart_sync/sync_bus_reg[6]
         U1_uart_sync/sync_bus_reg[5]
         U1_uart_sync/sync_bus_reg[4]
         U1_uart_sync/sync_bus_reg[3]
         U1_uart_sync/sync_bus_reg[2]
         U1_uart_sync/sync_bus_reg[1]
         U1_uart_sync/enable_pulse_d_reg
         U1_uart_sync/meta_flop_reg
         U1_uart_sync/sync_flop_reg
         U0_bit_sync/sync_flop_reg
         U0_bit_sync/meta_flop_reg
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/odd_edge_tog_reg
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[0][7]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[2][0]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[1][7]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/regArr_reg[2][3]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
         U1_RST_SYNC/sync_flop_reg
         U1_RST_SYNC/meta_flop_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 11966 faults were added to fault list.
 0            5999   3519         0/0/0    70.19%      0.01
 0            1110   2409         0/0/0    79.47%      0.01
 0             680   1729         0/0/0    85.16%      0.01
 0             463   1266         0/0/0    89.03%      0.01
 0             332    930         2/0/0    91.84%      0.01
 0             303    626         3/0/1    94.38%      0.02
 0             101    522         5/0/2    95.25%      0.02
 0             108    412         7/0/3    96.17%      0.02
 0             113    297         9/0/3    97.13%      0.02
 0              57    238        11/0/4    97.63%      0.02
 0              68    166        15/0/5    98.23%      0.02
 0              86     74        21/0/6    99.00%      0.02
 0              54     14        25/0/6    99.50%      0.03
 0               4     10        25/0/6    99.53%      0.03
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      11870
 Possibly detected                PT          1
 Undetectable                     UD         40
 ATPG untestable                  AU         46
 Not detected                     ND          9
 -----------------------------------------------
 total faults                             11966
 test coverage                            99.53%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/DFT/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> exit

Memory usage for main task 316 Mbytes.
Memory usage for this session 316 Mbytes.
CPU usage for this session 18 seconds ( 0.01 hours ).

Thank you...
