vendor_name = ModelSim
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/SUB_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/SUB_1bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/OR_gate.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/NOT_gate.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/FULL_ADDER_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/FULL_ADDER_1bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/AND_gate.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/ALU_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/XOR_gate.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/AUEB_PROCESSOR.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/Waveform.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/GEQ_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/GEQZ_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/OR_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/AND_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/MULT_1bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/NOT_FULL_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/MULT_3bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/NOT_16bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/REGISTER/SR_LATCH.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/REGISTER/REG.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/Final_Test.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/FULL_ADDER_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/AND_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/OR_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/GEQ_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/NOT_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/waveforms/ALU_16bit.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/ALU/REGISTER/waveforms/REG.vwf
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/reg0.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/REG_1bit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/gen_reg.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/mux8to1.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/decode3to8.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/regFile.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/sign_extender.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/jumpAD.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/CPU_COMPONENTS/ALUcontrol.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/forwarder.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/selector.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/control.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/hazardunit.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/register_if_id.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/register_ex_mem.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/register_mem_wb.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/register_id_ex.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/jrselector.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/PROCESSOR/reg16b.vhd
source_file = 1, C:/Users/Efthimis/Desktop/quartus project/aueb_processor/db/AUEB_PROCESSOR.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = reg16b
instance = comp, \Clock~I , Clock, reg16b, 1
instance = comp, \Clock~clkctrl , Clock~clkctrl, reg16b, 1
instance = comp, \Input[0]~I , Input[0], reg16b, 1
instance = comp, \Enable~I , Enable, reg16b, 1
instance = comp, \Output[0]~reg0 , Output[0]~reg0, reg16b, 1
instance = comp, \Input[1]~I , Input[1], reg16b, 1
instance = comp, \Output[1]~reg0feeder , Output[1]~reg0feeder, reg16b, 1
instance = comp, \Output[1]~reg0 , Output[1]~reg0, reg16b, 1
instance = comp, \Input[2]~I , Input[2], reg16b, 1
instance = comp, \Output[2]~reg0 , Output[2]~reg0, reg16b, 1
instance = comp, \Input[3]~I , Input[3], reg16b, 1
instance = comp, \Output[3]~reg0feeder , Output[3]~reg0feeder, reg16b, 1
instance = comp, \Output[3]~reg0 , Output[3]~reg0, reg16b, 1
instance = comp, \Input[4]~I , Input[4], reg16b, 1
instance = comp, \Output[4]~reg0 , Output[4]~reg0, reg16b, 1
instance = comp, \Input[5]~I , Input[5], reg16b, 1
instance = comp, \Output[5]~reg0 , Output[5]~reg0, reg16b, 1
instance = comp, \Input[6]~I , Input[6], reg16b, 1
instance = comp, \Output[6]~reg0feeder , Output[6]~reg0feeder, reg16b, 1
instance = comp, \Output[6]~reg0 , Output[6]~reg0, reg16b, 1
instance = comp, \Input[7]~I , Input[7], reg16b, 1
instance = comp, \Output[7]~reg0feeder , Output[7]~reg0feeder, reg16b, 1
instance = comp, \Output[7]~reg0 , Output[7]~reg0, reg16b, 1
instance = comp, \Input[8]~I , Input[8], reg16b, 1
instance = comp, \Output[8]~reg0feeder , Output[8]~reg0feeder, reg16b, 1
instance = comp, \Output[8]~reg0 , Output[8]~reg0, reg16b, 1
instance = comp, \Input[9]~I , Input[9], reg16b, 1
instance = comp, \Output[9]~reg0feeder , Output[9]~reg0feeder, reg16b, 1
instance = comp, \Output[9]~reg0 , Output[9]~reg0, reg16b, 1
instance = comp, \Input[10]~I , Input[10], reg16b, 1
instance = comp, \Output[10]~reg0feeder , Output[10]~reg0feeder, reg16b, 1
instance = comp, \Output[10]~reg0 , Output[10]~reg0, reg16b, 1
instance = comp, \Input[11]~I , Input[11], reg16b, 1
instance = comp, \Output[11]~reg0 , Output[11]~reg0, reg16b, 1
instance = comp, \Input[12]~I , Input[12], reg16b, 1
instance = comp, \Output[12]~reg0feeder , Output[12]~reg0feeder, reg16b, 1
instance = comp, \Output[12]~reg0 , Output[12]~reg0, reg16b, 1
instance = comp, \Input[13]~I , Input[13], reg16b, 1
instance = comp, \Output[13]~reg0feeder , Output[13]~reg0feeder, reg16b, 1
instance = comp, \Output[13]~reg0 , Output[13]~reg0, reg16b, 1
instance = comp, \Input[14]~I , Input[14], reg16b, 1
instance = comp, \Output[14]~reg0feeder , Output[14]~reg0feeder, reg16b, 1
instance = comp, \Output[14]~reg0 , Output[14]~reg0, reg16b, 1
instance = comp, \Input[15]~I , Input[15], reg16b, 1
instance = comp, \Output[15]~reg0 , Output[15]~reg0, reg16b, 1
instance = comp, \Output[0]~I , Output[0], reg16b, 1
instance = comp, \Output[1]~I , Output[1], reg16b, 1
instance = comp, \Output[2]~I , Output[2], reg16b, 1
instance = comp, \Output[3]~I , Output[3], reg16b, 1
instance = comp, \Output[4]~I , Output[4], reg16b, 1
instance = comp, \Output[5]~I , Output[5], reg16b, 1
instance = comp, \Output[6]~I , Output[6], reg16b, 1
instance = comp, \Output[7]~I , Output[7], reg16b, 1
instance = comp, \Output[8]~I , Output[8], reg16b, 1
instance = comp, \Output[9]~I , Output[9], reg16b, 1
instance = comp, \Output[10]~I , Output[10], reg16b, 1
instance = comp, \Output[11]~I , Output[11], reg16b, 1
instance = comp, \Output[12]~I , Output[12], reg16b, 1
instance = comp, \Output[13]~I , Output[13], reg16b, 1
instance = comp, \Output[14]~I , Output[14], reg16b, 1
instance = comp, \Output[15]~I , Output[15], reg16b, 1
