device {
	name = "ATtiny441"
	prog_size = 0x1000
	eeprom_size = 0x0100
	ram_size = 0x0100
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt Request 0
	PCINT0 = 0x02           ; Pin Change Interrupt Request 0
	PCINT1 = 0x03           ; Pin Change Interrupt Request 1
	WDT = 0x04              ; Watchdog Time-out Interrupt
	TIMER1_CAPT = 0x05      ; Timer/Counter1 Capture Event
	TIMER1_COMPA = 0x06     ; Timer/Counter1 Compare Match A
	TIMER1_COMPB = 0x07     ; Timer/Counter1 Compare Match B
	TIMER1_OVF = 0x08       ; Timer/Counter1 Overflow
	TIMER0_COMPA = 0x09     ; TimerCounter0 Compare Match A
	TIMER0_COMPB = 0x0a     ; TimerCounter0 Compare Match B
	TIMER0_OVF = 0x0b       ; Timer/Couner0 Overflow
	ANA_COMP0 = 0x0c        ; Analog Comparator 0
	ADC = 0x0d              ; ADC Conversion Complete
	EE_RDY = 0x0e           ; EEPROM Ready
	ANA_COMP1 = 0x0f        ; Analog Comparator 1
	TIMER2_CAPT = 0x10      ; Timer/Counter2 Capture Event
	TIMER2_COMPA = 0x11     ; Timer/Counter2 Compare Match A
	TIMER2_COMPB = 0x12     ; Timer/Counter2 Compare Match B
	TIMER2_OVF = 0x13       ; Timer/Counter2 Overflow
	SPI = 0x14              ; Serial Peripheral Interface
	USART0_START = 0x15     ; USART0, Start
	USART0_RX = 0x16        ; USART0, Rx Complete
	USART0_UDRE = 0x17      ; USART0 Data Register Empty
	USART0_TX = 0x18        ; USART0, Tx Complete
	USART1_START = 0x19     ; USART1, Start
	USART1_RX = 0x1a        ; USART1, Rx Complete
	USART1_UDRE = 0x1b      ; USART1 Data Register Empty
	USART1_TX = 0x1c        ; USART1, Tx Complete
	TWI_SLAVE = 0x1d        ; Two-wire Serial Interface
}

registers {
	ADCSRB(0x04) {          ; ADC Control and Status Register B
		ADTS0 = 0               ; ADC Auto Trigger Sources bit 0
		ADTS1 = 1               ; ADC Auto Trigger Sources bit 1
		ADTS2 = 2               ; ADC Auto Trigger Sources bit 2
		ADLAR = 3               ; 
	}
	ADCSRA(0x05) {          ; The ADC Control and Status register
		ADPS0 = 0               ; ADC Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADC(0x06, 0x07)         ; ADC Data Register  Bytes
	ADMUXB(0x08) {          ; The ADC multiplexer Selection Register B
		GSEL0 = 0               ; Gain Selection Bits bit 0
		GSEL1 = 1               ; Gain Selection Bits bit 1
		REFS0 = 5               ; Reference Selection Bits bit 0
		REFS1 = 6               ; Reference Selection Bits bit 1
		REFS2 = 7               ; Reference Selection Bits bit 2
	}
	ADMUXA(0x09) {          ; The ADC multiplexer Selection Register A
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		MUX5 = 5                ; Analog Channel and Gain Selection Bits bit 5
	}
	ACSR0A(0x0a) {          ; Analog Comparator 0 Control And Status Register A
		ACIS00 = 0              ; Analog Comparator 0 Interrupt Mode Select bits bit 0
		ACIS01 = 1              ; Analog Comparator 0 Interrupt Mode Select bits bit 1
		ACIC0 = 2               ; Analog Comparator 0 Input Capture Enable
		ACIE0 = 3               ; Analog Comparator 0 Interrupt Enable
		ACI0 = 4                ; Analog Comparator 0 Interrupt Flag
		ACO0 = 5                ; Analog Comparator 0 Output
		ACPMUX2 = 6             ; Analog Comparator 0 Positive Input Multiplexer Bit 2
		ACD0 = 7                ; Analog Comparator 0 Disable
	}
	ACSR0B(0x0b) {          ; Analog Comparator 0 Control And Status Register B
		ACPMUX0 = 0             ; Analog Comparator 0 Positive Input Multiplexer Bits 1:0 bit 0
		ACPMUX1 = 1             ; Analog Comparator 0 Positive Input Multiplexer Bits 1:0 bit 1
		ACNMUX0 = 2             ; Analog Comparator 0 Negative Input Multiplexer bit 0
		ACNMUX1 = 3             ; Analog Comparator 0 Negative Input Multiplexer bit 1
		ACOE0 = 4               ; Analog Comparator 0 Output Pin Enable
		HLEV0 = 6               ; Analog Comparator 0 Hysteresis Level
		HSEL0 = 7               ; Analog Comparator 0 Hysteresis Select
	}
	ACSR1A(0x0c) {          ; Analog Comparator 1 Control And Status Register A
		ACIS10 = 0              ; Analog Comparator 1 Interrupt Mode Select bits bit 0
		ACIS11 = 1              ; Analog Comparator 1 Interrupt Mode Select bits bit 1
		ACIC1 = 2               ; Analog Comparator 1 Input Capture Enable
		ACIE1 = 3               ; Analog Comparator 1 Interrupt Enable
		ACI1 = 4                ; Analog Comparator 1 Interrupt Flag
		ACO1 = 5                ; Analog Comparator 1 Output
		ACBG1 = 6               ; Analog Comparator 1 Bandgap Select
		ACD1 = 7                ; Analog Comparator 1 Disable
	}
	ACSR1B(0x0d) {          ; Analog Comparator 1 Control And Status Register B
		ACME1 = 2               ; Analog Comparator 1 Multiplexer Enable
		ACOE1 = 4               ; Analog Comparator 1 Output Pin Enable
		HLEV1 = 6               ; Analog Comparator 1 Hysteresis Level
		HSEL1 = 7               ; Analog Comparator 1 Hysteresis Select
	}
	TIFR1(0x0e) {           ; Timer/Counter Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Timer/Counter1 Output Compare A Match Flag
		OCF1B = 2               ; Timer/Counter1 Output Compare B Match Flag
		ICF1 = 5                ; Timer/Counter1 Input Capture Flag
	}
	TIMSK1(0x0f) {          ; Timer/Counter1 Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare A Match Interrupt Enable
		OCIE1B = 2              ; Timer/Counter1 Output Compare B Match Interrupt Enable
		ICIE1 = 5               ; Timer/Counter1 Input Capture Interrupt Enable
	}
	TIFR2(0x10) {           ; Timer/Counter Interrupt Flag register
		TOV2 = 0                ; Timer/Counter2 Overflow Flag
		OCF2A = 1               ; Timer/Counter2 Output Compare A Match Flag
		OCF2B = 2               ; Timer/Counter2 Output Compare B Match Flag
		ICF2 = 5                ; Timer/Counter2 Input Capture Flag
	}
	TIMSK2(0x11) {          ; Timer/Counter2 Interrupt Mask Register
		TOIE2 = 0               ; Timer/Counter2 Overflow Interrupt Enable
		OCIE2A = 1              ; Timer/Counter2 Output Compare A Match Interrupt Enable
		OCIE2B = 2              ; Timer/Counter2 Output Compare B Match Interrupt Enable
		ICIE2 = 5               ; Timer/Counter2 Input Capture Interrupt Enable
	}
	PCMSK0(0x12) {          ; Pin Change Enable Mask 0
		PCINT0 = 0              ; Pin Change Enable Mask 0 Bit 0
		PCINT1 = 1              ; Pin Change Enable Mask 0 Bit 1
		PCINT2 = 2              ; Pin Change Enable Mask 0 Bit 2
		PCINT3 = 3              ; Pin Change Enable Mask 0 Bit 3
		PCINT4 = 4              ; Pin Change Enable Mask 0 Bit 4
		PCINT5 = 5              ; Pin Change Enable Mask 0 Bit 5
		PCINT6 = 6              ; Pin Change Enable Mask 0 Bit 6
		PCINT7 = 7              ; Pin Change Enable Mask 0 Bit 7
	}
	GPIOR0(0x13)            ; General Purpose I/O Register 0
	GPIOR1(0x14)            ; General Purpose I/O Register 1
	GPIOR2(0x15)            ; General Purpose I/O Register 2
	PINB(0x16)              ; Port B Data register
	DDRB(0x17)              ; Data Direction Register, Port B
	PORTB(0x18)             ; Input Pins, Port B
	PINA(0x19)              ; Port A Input Pins
	DDRA(0x1a)              ; Data Direction Register, Port A
	PORTA(0x1b)             ; Port A Data Register
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
		EEPM0 = 4               ; EEPROM Programming Mode Bits bit 0
		EEPM1 = 5               ; EEPROM Programming Mode Bits bit 1
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e, 0x1f)        ; EEPROM Address Register  Bytes
	PCMSK1(0x20) {          ; Pin Change Enable Mask 1
		PCINT8 = 0              ; Pin Change Enable Mask 1 Bit 0
		PCINT9 = 1              ; Pin Change Enable Mask 1 Bit 1
		PCINT10 = 2             ; Pin Change Enable Mask 1 Bit 2
		PCINT11 = 3             ; Pin Change Enable Mask 1 Bit 3
	}
	WDTCSR(0x21) {          ; Watchdog Timer Control and Status Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timer Interrupt Enable
		WDIF = 7                ; Watchdog Timer Interrupt Flag
	}
	TCCR1C(0x22) {          ; Timer/Counter1 Control Register C
		FOC1B = 6               ; Force Output Compare for Channel B
		FOC1A = 7               ; Force Output Compare for Channel A
	}
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSR = 0                 ; Prescaler Reset Timer/CounterN
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	ICR1(0x24, 0x25)        ; Timer/Counter1 Input Capture Register  Bytes
	OCR1B(0x28, 0x29)       ; Timer/Counter1 Output Compare Register B  Bytes
	OCR1A(0x2a, 0x2b)       ; Timer/Counter1 Output Compare Register A  Bytes
	TCNT1(0x2c, 0x2d)       ; Timer/Counter1  Bytes
	TCCR1B(0x2e) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Clock Select bits bit 0
		CS11 = 1                ; Clock Select bits bit 1
		CS12 = 2                ; Clock Select bits bit 2
		WGM10 = 3               ; Waveform Generation Mode Bits bit 0
		WGM11 = 4               ; Waveform Generation Mode Bits bit 1
		ICES1 = 6               ; Input Capture 1 Edge Select
		ICNC1 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR1A(0x2f) {          ; Timer/Counter1 Control Register A
		WGM10 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM11 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM1B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM1B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM1A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM1A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR0A(0x30) {          ; Timer/Counter  Control Register A
		WGM00 = 0               ; Waveform Generation Mode bits bit 0
		WGM01 = 1               ; Waveform Generation Mode bits bit 1
		COM0B0 = 4              ; Compare Match Output B Mode bits bit 0
		COM0B1 = 5              ; Compare Match Output B Mode bits bit 1
		COM0A0 = 6              ; Compare Match Output A Mode bits bit 0
		COM0A1 = 7              ; Compare Match Output A Mode bits bit 1
	}
	TCNT0(0x32)             ; Timer/Counter0
	TCCR0B(0x33) {          ; Timer/Counter Control Register B
		CS00 = 0                ; Clock Select bits bit 0
		CS01 = 1                ; Clock Select bits bit 1
		CS02 = 2                ; Clock Select bits bit 2
		WGM02 = 3               ; Waveform Generation Mode bit 2
		FOC0B = 6               ; Force Output Compare B
		FOC0A = 7               ; Force Output Compare A
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		ISC00 = 0               ; Interrupt Sense Control 0 Bit 0
		ISC00 = 0               ; Interrupt Sense Control 0 bits bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 Bit 1
		ISC01 = 1               ; Interrupt Sense Control 0 bits bit 1
		SM0 = 3                 ; Sleep Mode Select Bits bit 0
		SM1 = 4                 ; Sleep Mode Select Bits bit 1
		SE = 5                  ; Sleep Enable
	}
	OCR0A(0x36)             ; Timer/Counter0 Output Compare Register A
	SPMCSR(0x37) {          ; Store Program Memory Control and Status Register
		SPMEN = 0               ; Store program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		RFLB = 3                ; Read Fuse and Lock Bits
		CTPB = 4                ; Clear Temporary Page Buffer
		RSIG = 5                ; Read Device Signature Imprint Table
	}
	TIFR0(0x38) {           ; Timer/Counter0 Interrupt Flag Register
		TOV0 = 0                ; Timer/Counter0 Overflow Flag
		OCF0A = 1               ; Timer/Counter0 Output Compare Flag A
		OCF0B = 2               ; Timer/Counter0 Output Compare Flag B
	}
	TIMSK0(0x39) {          ; Timer/Counter Interrupt Mask Register
		TOIE0 = 0               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0A = 1              ; Timer/Counter0 Output Compare Match A Interrupt Enable
		OCIE0B = 2              ; Timer/Counter0 Output Compare Match B Interrupt Enable
	}
	GIFR(0x3a) {            ; General Interrupt Flag register
		PCIF0 = 4               ; Pin Change Interrupt Flags bit 0
		PCIF1 = 5               ; Pin Change Interrupt Flags bit 1
		INTF0 = 6               ; External Interrupt Flag 0
	}
	GIMSK(0x3b) {           ; General Interrupt Mask Register
		PCIE0 = 4               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 5               ; Pin Change Interrupt Enables bit 1
		INT0 = 6                ; External Interrupt Request 0 Enable
	}
	OCR0B(0x3c)             ; Timer/Counter0 Output Compare Register B
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	DIDR0(0x60) {           ; Digital Input Disable Register 0
		ADC0D = 0               ; ADC0/AREF Digital input Disable
		ADC1D = 1               ; ADC1/AIN00 Digital input Disable
		ADC2D = 2               ; ADC2/AIN01 Digital input Disable
		ADC3D = 3               ; ADC3/AIN10 Digital Input Disable
		ADC4D = 4               ; ADC4/AIN11 Digital input Disable
		ADC5D = 5               ; ADC5 Digital input Disable
		ADC6D = 6               ; ADC6 Digital input Disable
		ADC7D = 7               ; ADC7 Digital input Disable
	}
	DIDR1(0x61) {           ; Digital Input Disable Register 1
		ADC11D = 0              ; ADC11 Digital input Disable
		ADC10D = 1              ; ADC10 Digital input Disable
		ADC8D = 2               ; ADC8 Digital input Disable
		ADC9D = 3               ; ADC9 Digital Input Disable
	}
	PUEB(0x62)              ; Pull-up Enable Control Register
	PUEA(0x63)              ; Pull-up Enable Control Register
	PORTCR(0x64) {          ; Port Control Register
		BBMA = 0                ; Break-Before-Make Mode Enable
		BBMB = 1                ; Break-Before-Make Mode Enable
	}
	REMAP(0x65) {           ; Remap Port Pins
		U0MAP = 0               ; USART0 Pin Mapping
		SPIMAP = 1              ; SPI Pin Mapping
	}
	TOCPMCOE(0x66) {        ; Timer Output Compare Pin Mux Channel Output Enable
		TOCC0OE = 0             ; Timer Output Compare Channel 0 Output Enable
		TOCC1OE = 1             ; Timer Output Compare Channel 1 Output Enable
		TOCC2OE = 2             ; Timer Output Compare Channel 2 Output Enable
		TOCC3OE = 3             ; Timer Output Compare Channel 3 Output Enable
		TOCC4OE = 4             ; Timer Output Compare Channel 4 Output Enable
		TOCC5OE = 5             ; Timer Output Compare Channel 5 Output Enable
		TOCC6OE = 6             ; Timer Output Compare Channel 6 Output Enable
		TOCC7OE = 7             ; Timer Output Compare Channel 7 Output Enable
	}
	TOCPMSA0(0x67) {        ; Timer Output Compare Pin Mux Selection 0
		TOCC0S0 = 0             ; Timer Output Compare Channel 0 Selection Bits bit 0
		TOCC0S1 = 1             ; Timer Output Compare Channel 0 Selection Bits bit 1
		TOCC1S0 = 2             ; Timer Output Compare Channel 1 Selection Bits bit 0
		TOCC1S1 = 3             ; Timer Output Compare Channel 1 Selection Bits bit 1
		TOCC2S0 = 4             ; Timer Output Compare Channel 2 Selection Bits bit 0
		TOCC2S1 = 5             ; Timer Output Compare Channel 2 Selection Bits bit 1
		TOCC3S0 = 6             ; Timer Output Compare Channel 3 Selection Bits bit 0
		TOCC3S1 = 7             ; Timer Output Compare Channel 3 Selection Bits bit 1
	}
	TOCPMSA1(0x68) {        ; Timer Output Compare Pin Mux Selection 1
		TOCC4S0 = 0             ; Timer Output Compare Channel 4 Selection Bits bit 0
		TOCC4S1 = 1             ; Timer Output Compare Channel 4 Selection Bits bit 1
		TOCC5S0 = 2             ; Timer Output Compare Channel 5 Selection Bits bit 0
		TOCC5S1 = 3             ; Timer Output Compare Channel 5 Selection Bits bit 1
		TOCC6S0 = 4             ; Timer Output Compare Channel 6 Selection Bits bit 0
		TOCC6S1 = 5             ; Timer Output Compare Channel 6 Selection Bits bit 1
		TOCC7S0 = 6             ; Timer Output Compare Channel 7 Selection Bits bit 0
		TOCC7S1 = 7             ; Timer Output Compare Channel 7 Selection Bits bit 1
	}
	PHDE(0x6a) {            ; Port High Drive Enable Register
		PHDEA0 = 0              ; PortA High Drive Enable bit 0
		PHDEA1 = 1              ; PortA High Drive Enable bit 1
	}
	PRR(0x70) {             ; Power Reduction Register
		PRADC = 0               ; Power Reduction ADC
		PRTIM0 = 1              ; Power Reduction Timer/Counter0
		PRTIM1 = 2              ; Power Reduction Timer/Counter1
		PRTIM2 = 3              ; Power Reduction Timer/Counter2
		PRSPI = 4               ; Power Reduction SPI
		PRUSART0 = 5            ; Power Reduction USART0
		PRUSART1 = 6            ; Power Reduction USART1
		PRTWI = 7               ; Power Reduction TWI
	}
	CCP(0x71)               ; Configuration Change Protection
	CLKCR(0x72) {           ; Clock Control Register
		CKSEL0 = 0              ; Clock Select Bits bit 0
		CKSEL1 = 1              ; Clock Select Bits bit 1
		CKSEL2 = 2              ; Clock Select Bits bit 2
		CKSEL3 = 3              ; Clock Select Bits bit 3
		SUT = 4                 ; Start-up Time
		CKOUTC = 5              ; Clock Output (Copy). Active low.
		CSTR = 6                ; Clock Switch Trigger
		OSCRDY = 7              ; Oscillator Ready
	}
	CLKPR(0x73) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
	}
	OSCCAL0(0x74)           ; Oscillator Calibration Register 8MHz
	OSCTCAL0A(0x75)         ; Oscillator Temperature Calibration Register A
	OSCTCAL0B(0x76)         ; Oscillator Temperature Calibration Register B
	OSCCAL1(0x77)           ; Oscillator Calibration Register 32kHz
	UDR0(0x80)              ; USART I/O Data Register
	UBRR0(0x81, 0x82)       ; USART Baud Rate Register  Bytes
	UCSR0D(0x83) {          ; USART Control and Status Register D
		SFDE0 = 5               ; USART RX Start Frame Detection Enable
		RXS0 = 6                ; USART RX Start Flag
		RXSIE0 = 7              ; USART RX Start Interrupt Enable
	}
	UCSR0C(0x84) {          ; USART Control and Status Register C
		UCPOL0 = 0              ; Clock Polarity
		UCSZ00 = 1              ; Character Size bit 0
		UCSZ01 = 2              ; Character Size bit 1
		USBS0 = 3               ; Stop Bit Select
		UPM00 = 4               ; Parity Mode Bits bit 0
		UPM01 = 5               ; Parity Mode Bits bit 1
		UMSEL00 = 6             ; USART Mode Select bit 0
		UMSEL01 = 7             ; USART Mode Select bit 1
	}
	UCSR0B(0x85) {          ; USART Control and Status Register B
		TXB80 = 0               ; Transmit Data Bit 8
		RXB80 = 1               ; Receive Data Bit 8
		UCSZ02 = 2              ; Character Size
		TXEN0 = 3               ; Transmitter Enable
		RXEN0 = 4               ; Receiver Enable
		UDRIE0 = 5              ; USART Data register Empty Interrupt Enable
		TXCIE0 = 6              ; TX Complete Interrupt Enable
		RXCIE0 = 7              ; RX Complete Interrupt Enable
	}
	UCSR0A(0x86) {          ; USART Control and Status Register A
		MPCM0 = 0               ; Multi-processor Communication Mode
		U2X0 = 1                ; Double the USART transmission speed
		UPE0 = 2                ; Parity Error
		DOR0 = 3                ; Data overRun
		FE0 = 4                 ; Framing Error
		UDRE0 = 5               ; USART Data Register Empty
		TXC0 = 6                ; USART Transmitt Complete
		RXC0 = 7                ; USART Receive Complete
	}
	UDR1(0x90)              ; USART I/O Data Register
	UBRR1(0x91, 0x92)       ; USART Baud Rate Register  Bytes
	UCSR1D(0x93) {          ; USART Control and Status Register D
		SFDE1 = 5               ; USART RX Start Frame Detection Enable
		RXS1 = 6                ; USART RX Start Flag
		RXSIE1 = 7              ; USART RX Start Interrupt Enable
	}
	UCSR1C(0x94) {          ; USART Control and Status Register C
		UCPOL1 = 0              ; Clock Polarity
		UCSZ10 = 1              ; Character Size bit 0
		UCSZ11 = 2              ; Character Size bit 1
		USBS1 = 3               ; Stop Bit Select
		UPM10 = 4               ; Parity Mode Bits bit 0
		UPM11 = 5               ; Parity Mode Bits bit 1
		UMSEL10 = 6             ; USART Mode Select bit 0
		UMSEL11 = 7             ; USART Mode Select bit 1
	}
	UCSR1B(0x95) {          ; USART Control and Status Register B
		TXB81 = 0               ; Transmit Data Bit 8
		RXB81 = 1               ; Receive Data Bit 8
		UCSZ12 = 2              ; Character Size
		TXEN1 = 3               ; Transmitter Enable
		RXEN1 = 4               ; Receiver Enable
		UDRIE1 = 5              ; USART Data register Empty Interrupt Enable
		TXCIE1 = 6              ; TX Complete Interrupt Enable
		RXCIE1 = 7              ; RX Complete Interrupt Enable
	}
	UCSR1A(0x96) {          ; USART Control and Status Register A
		MPCM1 = 0               ; Multi-processor Communication Mode
		U2X1 = 1                ; Double the USART transmission speed
		UPE1 = 2                ; Parity Error
		DOR1 = 3                ; Data overRun
		FE1 = 4                 ; Framing Error
		UDRE1 = 5               ; USART Data Register Empty
		TXC1 = 6                ; USART Transmitt Complete
		RXC1 = 7                ; USART Receive Complete
	}
	TWSD(0xa0) {            ; TWI Slave Data Register
		TWSD0 = 0               ; TWI slave data bit bit 0
		TWSD1 = 1               ; TWI slave data bit bit 1
		TWSD2 = 2               ; TWI slave data bit bit 2
		TWSD3 = 3               ; TWI slave data bit bit 3
		TWSD4 = 4               ; TWI slave data bit bit 4
		TWSD5 = 5               ; TWI slave data bit bit 5
		TWSD6 = 6               ; TWI slave data bit bit 6
		TWSD7 = 7               ; TWI slave data bit bit 7
	}
	TWSAM(0xa1) {           ; TWI Slave Address Mask Register
		TWAE = 0                ; TWI Address Enable
		TWSAM0 = 1              ; TWI Address Mask Bits bit 0
		TWSAM1 = 2              ; TWI Address Mask Bits bit 1
		TWSAM2 = 3              ; TWI Address Mask Bits bit 2
		TWSAM3 = 4              ; TWI Address Mask Bits bit 3
		TWSAM4 = 5              ; TWI Address Mask Bits bit 4
		TWSAM5 = 6              ; TWI Address Mask Bits bit 5
		TWSAM6 = 7              ; TWI Address Mask Bits bit 6
	}
	TWSA(0xa2)              ; TWI Slave Address Register
	TWSSRA(0xa3) {          ; TWI Slave Status Register A
		TWAS = 0                ; TWI Address or Stop
		TWDIR = 1               ; TWI Read/Write Direction
		TWBE = 2                ; TWI Bus Error
		TWC = 3                 ; TWI Collision
		TWRA = 4                ; TWI Receive Acknowledge
		TWCH = 5                ; TWI Clock Hold
		TWASIF = 6              ; TWI Address/Stop Interrupt Flag
		TWDIF = 7               ; TWI Data Interrupt Flag.
	}
	TWSCRB(0xa4) {          ; TWI Slave Control Register B
		TWCMD0 = 0              ; 
		TWCMD1 = 1              ; 
		TWAA = 2                ; TWI Acknowledge Action
		TWHNM = 3               ; TWI High Noise Mode
	}
	TWSCRA(0xa5) {          ; TWI Slave Control Register A
		TWSME = 0               ; TWI Smart Mode Enable
		TWPME = 1               ; TWI Promiscuous Mode Enable
		TWSIE = 2               ; TWI Stop Interrupt Enable
		TWEN = 3                ; Two-Wire Interface Enable
		TWASIE = 4              ; TWI Address/Stop Interrupt Enable
		TWDIE = 5               ; TWI Data Interrupt Enable
		TWSHE = 7               ; TWI SDA Hold Time Enable
	}
	SPDR(0xb0)              ; SPI Data Register
	SPSR(0xb1) {            ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPCR(0xb2) {            ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Selects bit 0
		SPR1 = 1                ; SPI Clock Rate Selects bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	ICR2(0xc0, 0xc1)        ; Timer/Counter2 Input Capture Register  Bytes
	OCR2B(0xc2, 0xc3)       ; Timer/Counter2 Output Compare Register B  Bytes
	OCR2A(0xc4, 0xc5)       ; Timer/Counter2 Output Compare Register A  Bytes
	TCNT2(0xc6, 0xc7)       ; Timer/Counter2  Bytes
	TCCR2C(0xc8) {          ; Timer/Counter2 Control Register C
		FOC2B = 6               ; Force Output Compare for Channel B
		FOC2A = 7               ; Force Output Compare for Channel A
	}
	TCCR2B(0xc9) {          ; Timer/Counter2 Control Register B
		CS20 = 0                ; Clock Select bits bit 0
		CS21 = 1                ; Clock Select bits bit 1
		CS22 = 2                ; Clock Select bits bit 2
		WGM20 = 3               ; Waveform Generation Mode Bits bit 0
		WGM21 = 4               ; Waveform Generation Mode Bits bit 1
		ICES2 = 6               ; Input Capture 2 Edge Select
		ICNC2 = 7               ; Input Capture 2 Noise Canceler
	}
	TCCR2A(0xca) {          ; Timer/Counter2 Control Register A
		WGM20 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM21 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM2B0 = 4              ; Compare Output Mode 2B, bits bit 0
		COM2B1 = 5              ; Compare Output Mode 2B, bits bit 1
		COM2A0 = 6              ; Compare Output Mode 2A, bits bit 0
		COM2A1 = 7              ; Compare Output Mode 2A, bits bit 1
	}
}

