Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Thu Feb  1 12:43:42 2018
| Host             : Promero running 64-bit major release  (build 9200)
| Command          : report_power -file definitive_wrapper_power_routed.rpt -pb definitive_wrapper_power_summary_routed.pb -rpx definitive_wrapper_power_routed.rpx
| Design           : definitive_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.792        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.665        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |      607 |       --- |             --- |
|   LUT as Logic |    <0.001 |      102 |     17600 |            0.58 |
|   Register     |    <0.001 |      238 |     35200 |            0.68 |
|   CARRY4       |    <0.001 |       16 |      4400 |            0.36 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      181 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       27 |     17600 |            0.15 |
| Signals        |    <0.001 |      383 |       --- |             --- |
| Block RAM      |    <0.001 |     10.5 |        60 |           17.50 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.003 |       36 |       100 |           36.00 |
| PS7            |     1.554 |        1 |       --- |             --- |
| Static Power   |     0.127 |          |           |                 |
| Total          |     1.792 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.010 |       0.003 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.733 |       0.701 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                        | Constraint (ns) |
+---------------------------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0                      | definitive_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                      | definitive_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_definitive_clk_wiz_0_0 | definitive_i/clk_wiz_0/inst/clk_out1_definitive_clk_wiz_0_0   |            20.0 |
| clk_out2_definitive_clk_wiz_0_0 | definitive_i/clk_wiz_0/inst/clk_out2_definitive_clk_wiz_0_0   |            40.0 |
| clkfbout_definitive_clk_wiz_0_0 | definitive_i/clk_wiz_0/inst/clkfbout_definitive_clk_wiz_0_0   |            10.0 |
+---------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| definitive_wrapper                             |     1.665 |
|   definitive_i                                 |     1.662 |
|     blk_mem_gen_0                              |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               has_mux_b.B                      |     0.000 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|     clk_wiz_0                                  |     0.106 |
|       inst                                     |     0.106 |
|     debounce_0                                 |    <0.001 |
|       U0                                       |    <0.001 |
|     ground                                     |     0.000 |
|     ov7670_capture_0                           |    <0.001 |
|       U0                                       |    <0.001 |
|     ov7670_controller_0                        |    <0.001 |
|       U0                                       |    <0.001 |
|         Inst_i2c_sender                        |    <0.001 |
|         Inst_ov7670_registers                  |    <0.001 |
|     ov7670_vga_0                               |    <0.001 |
|       U0                                       |    <0.001 |
|     processing_system7_0                       |     1.554 |
|       inst                                     |     1.554 |
+------------------------------------------------+-----------+


