#! /usr/local/bin/vvp -v
:ivl_version "10.2 (stable)" "(v10_2-61-g27cac593)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c9bf783330 .scope module, "mips_tb" "mips_tb" 2 23;
 .timescale -9 -12;
v0x55c9bf7d0440_0 .net "MemAddr", 31 0, v0x55c9bf7c7ba0_0;  1 drivers
v0x55c9bf7d0520_0 .net "MemData", 31 0, L_0x55c9bf7e0e20;  1 drivers
v0x55c9bf7d05e0_0 .net "MemWriteData", 31 0, v0x55c9bf7c9790_0;  1 drivers
v0x55c9bf7d0680_0 .var "clk", 0 0;
v0x55c9bf7d0720_0 .net "memoryRead", 0 0, v0x55c9bf7c1050_0;  1 drivers
v0x55c9bf7d07c0_0 .net "memoryWrite", 0 0, v0x55c9bf7c1110_0;  1 drivers
v0x55c9bf7d0860_0 .var "rst", 0 0;
S_0x55c9bf78a6d0 .scope module, "UUT" "mips" 2 44, 3 23 0, S_0x55c9bf783330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "MemData"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 32 "MemWriteData"
    .port_info 6 /OUTPUT 32 "MemAddr"
v0x55c9bf7c1e10_0 .net "ALUOp", 1 0, v0x55c9bf7913b0_0;  1 drivers
v0x55c9bf7ce1f0_0 .net "ALUSrcA", 0 0, v0x55c9bf799f30_0;  1 drivers
v0x55c9bf7ce2b0_0 .net "ALUSrcB", 1 0, v0x55c9bf790600_0;  1 drivers
v0x55c9bf7ce350_0 .net "IRWrite", 0 0, v0x55c9bf76e9a0_0;  1 drivers
v0x55c9bf7ce3f0_0 .net "IorD", 0 0, v0x55c9bf7c0f40_0;  1 drivers
v0x55c9bf7ce4e0_0 .net "MemAddr", 31 0, v0x55c9bf7c7ba0_0;  alias, 1 drivers
v0x55c9bf7ce5d0_0 .net "MemData", 31 0, L_0x55c9bf7e0e20;  alias, 1 drivers
v0x55c9bf7ce690_0 .net "MemRead", 0 0, v0x55c9bf7c1050_0;  alias, 1 drivers
v0x55c9bf7ce730_0 .net "MemWrite", 0 0, v0x55c9bf7c1110_0;  alias, 1 drivers
v0x55c9bf7ce7d0_0 .net "MemWriteData", 31 0, v0x55c9bf7c9790_0;  alias, 1 drivers
v0x55c9bf7ce870_0 .net "MemtoReg", 0 0, v0x55c9bf7c11d0_0;  1 drivers
v0x55c9bf7ce910_0 .net "PCSource", 1 0, v0x55c9bf7c1290_0;  1 drivers
v0x55c9bf7ce9b0_0 .net "PCWrite", 0 0, v0x55c9bf7c1370_0;  1 drivers
v0x55c9bf7cea50_0 .net "PCWriteCond", 0 0, v0x55c9bf7c1430_0;  1 drivers
v0x55c9bf7ceaf0_0 .net "RegDst", 0 0, v0x55c9bf7c14f0_0;  1 drivers
v0x55c9bf7ceb90_0 .net "RegWrite", 0 0, v0x55c9bf7c15b0_0;  1 drivers
v0x55c9bf7cec30_0 .net "aluControl", 3 0, v0x55c9bf788e40_0;  1 drivers
v0x55c9bf7cee00_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  1 drivers
v0x55c9bf7ceea0_0 .net "instruction", 31 0, L_0x55c9bf7e2c50;  1 drivers
v0x55c9bf7cef60_0 .net "mipsOut", 31 0, L_0x55c9bf7e31d0;  1 drivers
v0x55c9bf7cf000_0 .net "overflow", 0 0, v0x55c9bf7c29c0_0;  1 drivers
v0x55c9bf7cf0f0_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  1 drivers
L_0x55c9bf7e3240 .part L_0x55c9bf7e2c50, 0, 6;
L_0x55c9bf7e32e0 .part L_0x55c9bf7e2c50, 26, 6;
S_0x55c9bf79bcc0 .scope module, "aluControl_1" "aluControl" 3 68, 4 23 0, S_0x55c9bf78a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluOp"
    .port_info 1 /INPUT 6 "inst"
    .port_info 2 /OUTPUT 4 "aluControl"
v0x55c9bf788e40_0 .var "aluControl", 3 0;
v0x55c9bf7894e0_0 .net "aluOp", 1 0, v0x55c9bf7913b0_0;  alias, 1 drivers
v0x55c9bf791d80_0 .net "inst", 5 0, L_0x55c9bf7e3240;  1 drivers
E_0x55c9bf764d10 .event edge, v0x55c9bf7894e0_0, v0x55c9bf791d80_0;
S_0x55c9bf7bfd50 .scope module, "control_1" "control" 3 73, 5 23 0, S_0x55c9bf78a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "PCWriteCond"
    .port_info 4 /OUTPUT 1 "PCWrite"
    .port_info 5 /OUTPUT 1 "IorD"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "IRWrite"
    .port_info 10 /OUTPUT 1 "RegWrite"
    .port_info 11 /OUTPUT 1 "RegDst"
    .port_info 12 /OUTPUT 1 "ALUSrcA"
    .port_info 13 /OUTPUT 2 "PCSource"
    .port_info 14 /OUTPUT 2 "ALUSrcB"
    .port_info 15 /OUTPUT 2 "ALUOp"
P_0x55c9bf7bff20 .param/l "addi" 0 5 54, C4<001000>;
P_0x55c9bf7bff60 .param/l "addiExecute" 0 5 45, C4<1001>;
P_0x55c9bf7bffa0 .param/l "addiWriteback" 0 5 46, C4<1010>;
P_0x55c9bf7bffe0 .param/l "aluWriteback" 0 5 43, C4<0111>;
P_0x55c9bf7c0020 .param/l "beq" 0 5 52, C4<000100>;
P_0x55c9bf7c0060 .param/l "bne" 0 5 53, C4<000101>;
P_0x55c9bf7c00a0 .param/l "branch" 0 5 44, C4<1000>;
P_0x55c9bf7c00e0 .param/l "branch_2" 0 5 48, C4<1100>;
P_0x55c9bf7c0120 .param/l "decode" 0 5 37, C4<0001>;
P_0x55c9bf7c0160 .param/l "execute" 0 5 42, C4<0110>;
P_0x55c9bf7c01a0 .param/l "fetch" 0 5 36, C4<0000>;
P_0x55c9bf7c01e0 .param/l "j" 0 5 55, C4<000010>;
P_0x55c9bf7c0220 .param/l "jump" 0 5 47, C4<1011>;
P_0x55c9bf7c0260 .param/l "lw" 0 5 51, C4<100011>;
P_0x55c9bf7c02a0 .param/l "memAdr" 0 5 38, C4<0010>;
P_0x55c9bf7c02e0 .param/l "memRead" 0 5 39, C4<0011>;
P_0x55c9bf7c0320 .param/l "memWrite" 0 5 41, C4<0101>;
P_0x55c9bf7c0360 .param/l "memWriteback" 0 5 40, C4<0100>;
P_0x55c9bf7c03a0 .param/l "r" 0 5 56, C4<000000>;
P_0x55c9bf7c03e0 .param/l "sw" 0 5 50, C4<101011>;
v0x55c9bf7913b0_0 .var "ALUOp", 1 0;
v0x55c9bf799f30_0 .var "ALUSrcA", 0 0;
v0x55c9bf790600_0 .var "ALUSrcB", 1 0;
v0x55c9bf76e9a0_0 .var "IRWrite", 0 0;
v0x55c9bf7c0f40_0 .var "IorD", 0 0;
v0x55c9bf7c1050_0 .var "MemRead", 0 0;
v0x55c9bf7c1110_0 .var "MemWrite", 0 0;
v0x55c9bf7c11d0_0 .var "MemtoReg", 0 0;
v0x55c9bf7c1290_0 .var "PCSource", 1 0;
v0x55c9bf7c1370_0 .var "PCWrite", 0 0;
v0x55c9bf7c1430_0 .var "PCWriteCond", 0 0;
v0x55c9bf7c14f0_0 .var "RegDst", 0 0;
v0x55c9bf7c15b0_0 .var "RegWrite", 0 0;
v0x55c9bf7c1670_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c1730_0 .var "nextState", 3 0;
v0x55c9bf7c1810_0 .net "op", 5 0, L_0x55c9bf7e32e0;  1 drivers
v0x55c9bf7c18f0_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
v0x55c9bf7c19b0_0 .var "state", 3 0;
E_0x55c9bf7652f0 .event edge, v0x55c9bf7c19b0_0, v0x55c9bf7c1810_0;
E_0x55c9bf764f80 .event posedge, v0x55c9bf7c1670_0;
S_0x55c9bf7c1c90 .scope module, "datapath_1" "datapath" 3 47, 6 2 0, S_0x55c9bf78a6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "PCSource"
    .port_info 3 /INPUT 2 "ALUSrcB"
    .port_info 4 /INPUT 1 "ALUSrcA"
    .port_info 5 /INPUT 1 "RegWrite"
    .port_info 6 /INPUT 1 "RegDst"
    .port_info 7 /INPUT 1 "PCWriteCond"
    .port_info 8 /INPUT 1 "PCWrite"
    .port_info 9 /INPUT 1 "IorD"
    .port_info 10 /INPUT 1 "MemToReg"
    .port_info 11 /INPUT 1 "IRWrite"
    .port_info 12 /INPUT 4 "ALUControl"
    .port_info 13 /INPUT 32 "RD"
    .port_info 14 /OUTPUT 32 "B"
    .port_info 15 /OUTPUT 32 "Adr"
    .port_info 16 /OUTPUT 32 "instruction"
    .port_info 17 /OUTPUT 1 "overflow"
    .port_info 18 /OUTPUT 32 "ALUOut"
L_0x55c9bf7e2c50 .functor BUFZ 32, v0x55c9bf7ca5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c9bf7e31d0 .functor BUFZ 32, v0x55c9bf7c8980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c9bf7cb6e0_0 .net "A", 31 0, v0x55c9bf7c90e0_0;  1 drivers
v0x55c9bf7cb7f0_0 .net "A3", 4 0, v0x55c9bf7c7420_0;  1 drivers
v0x55c9bf7cb900_0 .net "ALUControl", 3 0, v0x55c9bf788e40_0;  alias, 1 drivers
v0x55c9bf7cb9f0_0 .net "ALUOut", 31 0, L_0x55c9bf7e31d0;  alias, 1 drivers
v0x55c9bf7cbab0_0 .net "ALUOut_aux", 31 0, v0x55c9bf7c8980_0;  1 drivers
v0x55c9bf7cbba0_0 .net "ALUResult", 31 0, v0x55c9bf7c2a80_0;  1 drivers
v0x55c9bf7cbc60_0 .net "ALUSrcA", 0 0, v0x55c9bf799f30_0;  alias, 1 drivers
v0x55c9bf7cbd50_0 .net "ALUSrcB", 1 0, v0x55c9bf790600_0;  alias, 1 drivers
v0x55c9bf7cbe60_0 .net "Adr", 31 0, v0x55c9bf7c7ba0_0;  alias, 1 drivers
v0x55c9bf7cbf20_0 .net "B", 31 0, v0x55c9bf7c9790_0;  alias, 1 drivers
v0x55c9bf7cbfc0_0 .net "Data", 31 0, v0x55c9bf7c9e80_0;  1 drivers
v0x55c9bf7cc0d0_0 .net "IRWrite", 0 0, v0x55c9bf76e9a0_0;  alias, 1 drivers
v0x55c9bf7cc1c0_0 .net "Instr", 31 0, v0x55c9bf7ca5b0_0;  1 drivers
v0x55c9bf7cc280_0 .net "IorD", 0 0, v0x55c9bf7c0f40_0;  alias, 1 drivers
v0x55c9bf7cc370_0 .net "MemToReg", 0 0, v0x55c9bf7c11d0_0;  alias, 1 drivers
v0x55c9bf7cc460_0 .net "PC", 31 0, v0x55c9bf7cacc0_0;  1 drivers
v0x55c9bf7cc500_0 .net "PCEn", 0 0, L_0x55c9bf746760;  1 drivers
v0x55c9bf7cc700_0 .net "PCSource", 1 0, v0x55c9bf7c1290_0;  alias, 1 drivers
v0x55c9bf7cc810_0 .net "PCWrite", 0 0, v0x55c9bf7c1370_0;  alias, 1 drivers
v0x55c9bf7cc900_0 .net "PCWriteCond", 0 0, v0x55c9bf7c1430_0;  alias, 1 drivers
v0x55c9bf7cc9f0_0 .net "PC_prima", 31 0, v0x55c9bf7c5bc0_0;  1 drivers
v0x55c9bf7ccb00_0 .net "RD", 31 0, L_0x55c9bf7e0e20;  alias, 1 drivers
v0x55c9bf7ccc10_0 .net "RD1", 31 0, L_0x55c9bf7e1790;  1 drivers
v0x55c9bf7ccd20_0 .net "RD2", 31 0, L_0x55c9bf7e1dc0;  1 drivers
v0x55c9bf7cce30_0 .net "RegDst", 0 0, v0x55c9bf7c14f0_0;  alias, 1 drivers
v0x55c9bf7ccf20_0 .net "RegWrite", 0 0, v0x55c9bf7c15b0_0;  alias, 1 drivers
v0x55c9bf7cd010_0 .net "SignImm", 31 0, L_0x55c9bf7e26b0;  1 drivers
v0x55c9bf7cd0d0_0 .net "SignImm_shift2", 31 0, L_0x55c9bf7e2890;  1 drivers
v0x55c9bf7cd1e0_0 .net "SrcA", 31 0, v0x55c9bf7c6380_0;  1 drivers
v0x55c9bf7cd2f0_0 .net "SrcB", 31 0, v0x55c9bf7c6c70_0;  1 drivers
v0x55c9bf7cd400_0 .net "WD3", 31 0, v0x55c9bf7c82d0_0;  1 drivers
v0x55c9bf7cd510_0 .net "Zero", 0 0, v0x55c9bf7c2b60_0;  1 drivers
v0x55c9bf7cd600_0 .net *"_s21", 3 0, L_0x55c9bf7e2d60;  1 drivers
v0x55c9bf7cd8f0_0 .net *"_s23", 25 0, L_0x55c9bf7e2e40;  1 drivers
L_0x7f56c62065b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cd9d0_0 .net/2u *"_s24", 1 0, L_0x7f56c62065b8;  1 drivers
v0x55c9bf7cdab0_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7cdb50_0 .net "instruction", 31 0, L_0x55c9bf7e2c50;  alias, 1 drivers
v0x55c9bf7cdc30_0 .net "overflow", 0 0, v0x55c9bf7c29c0_0;  alias, 1 drivers
v0x55c9bf7cdcd0_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
L_0x55c9bf7e1110 .part v0x55c9bf7ca5b0_0, 16, 5;
L_0x55c9bf7e1200 .part v0x55c9bf7ca5b0_0, 11, 5;
L_0x55c9bf7e1f60 .part v0x55c9bf7ca5b0_0, 21, 5;
L_0x55c9bf7e2090 .part v0x55c9bf7ca5b0_0, 16, 5;
L_0x55c9bf7e2750 .part v0x55c9bf7ca5b0_0, 0, 16;
L_0x55c9bf7e2d60 .part v0x55c9bf7cacc0_0, 28, 4;
L_0x55c9bf7e2e40 .part v0x55c9bf7ca5b0_0, 0, 26;
L_0x55c9bf7e2ee0 .concat [ 2 26 4 0], L_0x7f56c62065b8, L_0x55c9bf7e2e40, L_0x55c9bf7e2d60;
S_0x55c9bf7c2080 .scope module, "ALU" "alu" 6 137, 7 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluInA"
    .port_info 1 /INPUT 32 "aluInB"
    .port_info 2 /INPUT 4 "aluControl"
    .port_info 3 /OUTPUT 32 "aluResult"
    .port_info 4 /OUTPUT 1 "aluZero"
    .port_info 5 /OUTPUT 1 "aluOverflow"
L_0x7f56c62064e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c2390_0 .net/2u *"_s0", 0 0, L_0x7f56c62064e0;  1 drivers
v0x55c9bf7c2490_0 .net *"_s2", 32 0, L_0x55c9bf7e29d0;  1 drivers
L_0x7f56c6206528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c2570_0 .net/2u *"_s4", 0 0, L_0x7f56c6206528;  1 drivers
v0x55c9bf7c2630_0 .net *"_s6", 32 0, L_0x55c9bf7e2ac0;  1 drivers
v0x55c9bf7c2710_0 .net "aluControl", 3 0, v0x55c9bf788e40_0;  alias, 1 drivers
v0x55c9bf7c2820_0 .net "aluInA", 31 0, v0x55c9bf7c6380_0;  alias, 1 drivers
v0x55c9bf7c28e0_0 .net "aluInB", 31 0, v0x55c9bf7c6c70_0;  alias, 1 drivers
v0x55c9bf7c29c0_0 .var "aluOverflow", 0 0;
v0x55c9bf7c2a80_0 .var "aluResult", 31 0;
v0x55c9bf7c2b60_0 .var "aluZero", 0 0;
v0x55c9bf7c2c20_0 .net "aux_over", 32 0, L_0x55c9bf7e2bb0;  1 drivers
E_0x55c9bf7a7aa0 .event edge, v0x55c9bf788e40_0, v0x55c9bf7c2820_0, v0x55c9bf7c28e0_0;
E_0x55c9bf7c2330 .event edge, v0x55c9bf7c2c20_0;
L_0x55c9bf7e29d0 .concat [ 32 1 0 0], v0x55c9bf7c6380_0, L_0x7f56c62064e0;
L_0x55c9bf7e2ac0 .concat [ 32 1 0 0], v0x55c9bf7c6c70_0, L_0x7f56c6206528;
L_0x55c9bf7e2bb0 .arith/sum 33, L_0x55c9bf7e29d0, L_0x55c9bf7e2ac0;
S_0x55c9bf7c2e00 .scope module, "PC_En" "nextPCLogic" 6 43, 8 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "pcwrite"
    .port_info 3 /OUTPUT 1 "pcen"
L_0x55c9bf746dc0 .functor AND 1, v0x55c9bf7c1430_0, v0x55c9bf7c2b60_0, C4<1>, C4<1>;
L_0x55c9bf746760 .functor OR 1, L_0x55c9bf746dc0, v0x55c9bf7c1370_0, C4<0>, C4<0>;
v0x55c9bf7c2fa0_0 .net *"_s0", 0 0, L_0x55c9bf746dc0;  1 drivers
v0x55c9bf7c3080_0 .net "branch", 0 0, v0x55c9bf7c1430_0;  alias, 1 drivers
v0x55c9bf7c3170_0 .net "pcen", 0 0, L_0x55c9bf746760;  alias, 1 drivers
v0x55c9bf7c3240_0 .net "pcwrite", 0 0, v0x55c9bf7c1370_0;  alias, 1 drivers
v0x55c9bf7c3310_0 .net "zero", 0 0, v0x55c9bf7c2b60_0;  alias, 1 drivers
S_0x55c9bf7c3430 .scope module, "RegisterFile" "regfile" 6 88, 9 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "dataWrite"
    .port_info 1 /INPUT 5 "addrReadReg1"
    .port_info 2 /INPUT 5 "addrReadReg2"
    .port_info 3 /INPUT 5 "addrWriteReg"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rst"
    .port_info 7 /OUTPUT 32 "data1"
    .port_info 8 /OUTPUT 32 "data2"
v0x55c9bf7c3730_0 .net *"_s0", 31 0, L_0x55c9bf7e12a0;  1 drivers
v0x55c9bf7c3810_0 .net *"_s10", 6 0, L_0x55c9bf7e1570;  1 drivers
L_0x7f56c6206210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c38f0_0 .net *"_s13", 1 0, L_0x7f56c6206210;  1 drivers
L_0x7f56c6206258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c39e0_0 .net/2u *"_s14", 31 0, L_0x7f56c6206258;  1 drivers
v0x55c9bf7c3ac0_0 .net *"_s18", 31 0, L_0x55c9bf7e18d0;  1 drivers
L_0x7f56c62062a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c3bf0_0 .net *"_s21", 26 0, L_0x7f56c62062a0;  1 drivers
L_0x7f56c62062e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c3cd0_0 .net/2u *"_s22", 31 0, L_0x7f56c62062e8;  1 drivers
v0x55c9bf7c3db0_0 .net *"_s24", 0 0, L_0x55c9bf7e1a00;  1 drivers
v0x55c9bf7c3e70_0 .net *"_s26", 31 0, L_0x55c9bf7e1b40;  1 drivers
v0x55c9bf7c3f50_0 .net *"_s28", 6 0, L_0x55c9bf7e1c30;  1 drivers
L_0x7f56c6206180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c4030_0 .net *"_s3", 26 0, L_0x7f56c6206180;  1 drivers
L_0x7f56c6206330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c4110_0 .net *"_s31", 1 0, L_0x7f56c6206330;  1 drivers
L_0x7f56c6206378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c41f0_0 .net/2u *"_s32", 31 0, L_0x7f56c6206378;  1 drivers
L_0x7f56c62061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c42d0_0 .net/2u *"_s4", 31 0, L_0x7f56c62061c8;  1 drivers
v0x55c9bf7c43b0_0 .net *"_s6", 0 0, L_0x55c9bf7e1390;  1 drivers
v0x55c9bf7c4470_0 .net *"_s8", 31 0, L_0x55c9bf7e14d0;  1 drivers
v0x55c9bf7c4550_0 .net "addrReadReg1", 4 0, L_0x55c9bf7e1f60;  1 drivers
v0x55c9bf7c4630_0 .net "addrReadReg2", 4 0, L_0x55c9bf7e2090;  1 drivers
v0x55c9bf7c4710_0 .net "addrWriteReg", 4 0, v0x55c9bf7c7420_0;  alias, 1 drivers
v0x55c9bf7c47f0_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c4890_0 .net "data1", 31 0, L_0x55c9bf7e1790;  alias, 1 drivers
v0x55c9bf7c4950_0 .net "data2", 31 0, L_0x55c9bf7e1dc0;  alias, 1 drivers
v0x55c9bf7c4a30_0 .net "dataWrite", 31 0, v0x55c9bf7c82d0_0;  alias, 1 drivers
v0x55c9bf7c4b10_0 .var/i "i", 31 0;
v0x55c9bf7c4bf0_0 .net "regWrite", 0 0, v0x55c9bf7c15b0_0;  alias, 1 drivers
v0x55c9bf7c4cc0 .array "regfile_mem", 0 31, 31 0;
v0x55c9bf7c4d60_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
L_0x55c9bf7e12a0 .concat [ 5 27 0 0], L_0x55c9bf7e1f60, L_0x7f56c6206180;
L_0x55c9bf7e1390 .cmp/ne 32, L_0x55c9bf7e12a0, L_0x7f56c62061c8;
L_0x55c9bf7e14d0 .array/port v0x55c9bf7c4cc0, L_0x55c9bf7e1570;
L_0x55c9bf7e1570 .concat [ 5 2 0 0], L_0x55c9bf7e1f60, L_0x7f56c6206210;
L_0x55c9bf7e1790 .functor MUXZ 32, L_0x7f56c6206258, L_0x55c9bf7e14d0, L_0x55c9bf7e1390, C4<>;
L_0x55c9bf7e18d0 .concat [ 5 27 0 0], L_0x55c9bf7e2090, L_0x7f56c62062a0;
L_0x55c9bf7e1a00 .cmp/ne 32, L_0x55c9bf7e18d0, L_0x7f56c62062e8;
L_0x55c9bf7e1b40 .array/port v0x55c9bf7c4cc0, L_0x55c9bf7e1c30;
L_0x55c9bf7e1c30 .concat [ 5 2 0 0], L_0x55c9bf7e2090, L_0x7f56c6206330;
L_0x55c9bf7e1dc0 .functor MUXZ 32, L_0x7f56c6206378, L_0x55c9bf7e1b40, L_0x55c9bf7e1a00, C4<>;
S_0x55c9bf7c4f30 .scope module, "Sign_Extend" "signExtend" 6 120, 10 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "din"
    .port_info 1 /OUTPUT 32 "dout"
v0x55c9bf7c50d0_0 .net *"_s1", 0 0, L_0x55c9bf7e2130;  1 drivers
v0x55c9bf7c51d0_0 .net *"_s2", 15 0, L_0x55c9bf7e21d0;  1 drivers
v0x55c9bf7c52b0_0 .net "din", 15 0, L_0x55c9bf7e2750;  1 drivers
v0x55c9bf7c53a0_0 .net "dout", 31 0, L_0x55c9bf7e26b0;  alias, 1 drivers
L_0x55c9bf7e2130 .part L_0x55c9bf7e2750, 15, 1;
LS_0x55c9bf7e21d0_0_0 .concat [ 1 1 1 1], L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130;
LS_0x55c9bf7e21d0_0_4 .concat [ 1 1 1 1], L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130;
LS_0x55c9bf7e21d0_0_8 .concat [ 1 1 1 1], L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130;
LS_0x55c9bf7e21d0_0_12 .concat [ 1 1 1 1], L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130, L_0x55c9bf7e2130;
L_0x55c9bf7e21d0 .concat [ 4 4 4 4], LS_0x55c9bf7e21d0_0_0, LS_0x55c9bf7e21d0_0_4, LS_0x55c9bf7e21d0_0_8, LS_0x55c9bf7e21d0_0_12;
L_0x55c9bf7e26b0 .concat [ 16 16 0 0], L_0x55c9bf7e2750, L_0x55c9bf7e21d0;
S_0x55c9bf7c54e0 .scope module, "mux_ALU_final" "mux4to1" 6 152, 11 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "din0"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 32 "din3"
    .port_info 5 /OUTPUT 32 "dout"
v0x55c9bf7c5850_0 .net "din0", 31 0, v0x55c9bf7c2a80_0;  alias, 1 drivers
v0x55c9bf7c5930_0 .net "din1", 31 0, v0x55c9bf7c8980_0;  alias, 1 drivers
v0x55c9bf7c59f0_0 .net "din2", 31 0, L_0x55c9bf7e2ee0;  1 drivers
L_0x7f56c6206600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c5ae0_0 .net "din3", 31 0, L_0x7f56c6206600;  1 drivers
v0x55c9bf7c5bc0_0 .var "dout", 31 0;
v0x55c9bf7c5cf0_0 .net "sel", 1 0, v0x55c9bf7c1290_0;  alias, 1 drivers
E_0x55c9bf7c57e0/0 .event edge, v0x55c9bf7c1290_0, v0x55c9bf7c2a80_0, v0x55c9bf7c5930_0, v0x55c9bf7c59f0_0;
E_0x55c9bf7c57e0/1 .event edge, v0x55c9bf7c5ae0_0;
E_0x55c9bf7c57e0 .event/or E_0x55c9bf7c57e0/0, E_0x55c9bf7c57e0/1;
S_0x55c9bf7c5e90 .scope module, "mux_PC_A" "mux2to1" 6 113, 12 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "din0"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /OUTPUT 32 "dout"
P_0x55c9bf7c6060 .param/l "N" 0 12 1, +C4<00000000000000000000000000100000>;
v0x55c9bf7c61a0_0 .net "din0", 31 0, v0x55c9bf7cacc0_0;  alias, 1 drivers
v0x55c9bf7c62a0_0 .net "din1", 31 0, v0x55c9bf7c90e0_0;  alias, 1 drivers
v0x55c9bf7c6380_0 .var "dout", 31 0;
v0x55c9bf7c6480_0 .net "sel", 0 0, v0x55c9bf799f30_0;  alias, 1 drivers
E_0x55c9bf7c5700 .event edge, v0x55c9bf799f30_0, v0x55c9bf7c61a0_0, v0x55c9bf7c62a0_0;
S_0x55c9bf7c65c0 .scope module, "mux_SrcB" "mux4to1" 6 129, 11 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "din0"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 32 "din3"
    .port_info 5 /OUTPUT 32 "dout"
v0x55c9bf7c6900_0 .net "din0", 31 0, v0x55c9bf7c9790_0;  alias, 1 drivers
L_0x7f56c6206498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c6a00_0 .net "din1", 31 0, L_0x7f56c6206498;  1 drivers
v0x55c9bf7c6ae0_0 .net "din2", 31 0, L_0x55c9bf7e26b0;  alias, 1 drivers
v0x55c9bf7c6bb0_0 .net "din3", 31 0, L_0x55c9bf7e2890;  alias, 1 drivers
v0x55c9bf7c6c70_0 .var "dout", 31 0;
v0x55c9bf7c6d80_0 .net "sel", 1 0, v0x55c9bf790600_0;  alias, 1 drivers
E_0x55c9bf7c6870/0 .event edge, v0x55c9bf790600_0, v0x55c9bf7c6900_0, v0x55c9bf7c6a00_0, v0x55c9bf7c53a0_0;
E_0x55c9bf7c6870/1 .event edge, v0x55c9bf7c6bb0_0;
E_0x55c9bf7c6870 .event/or E_0x55c9bf7c6870/0, E_0x55c9bf7c6870/1;
S_0x55c9bf7c6f30 .scope module, "mux_a3" "mux2to1" 6 74, 12 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 5 "din0"
    .port_info 2 /INPUT 5 "din1"
    .port_info 3 /OUTPUT 5 "dout"
P_0x55c9bf7c7100 .param/l "N" 0 12 1, +C4<00000000000000000000000000000101>;
v0x55c9bf7c7240_0 .net "din0", 4 0, L_0x55c9bf7e1110;  1 drivers
v0x55c9bf7c7340_0 .net "din1", 4 0, L_0x55c9bf7e1200;  1 drivers
v0x55c9bf7c7420_0 .var "dout", 4 0;
v0x55c9bf7c7520_0 .net "sel", 0 0, v0x55c9bf7c14f0_0;  alias, 1 drivers
E_0x55c9bf7c6790 .event edge, v0x55c9bf7c14f0_0, v0x55c9bf7c7240_0, v0x55c9bf7c7340_0;
S_0x55c9bf7c7660 .scope module, "mux_adr" "mux2to1" 6 56, 12 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "din0"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /OUTPUT 32 "dout"
P_0x55c9bf7c56b0 .param/l "N" 0 12 1, +C4<00000000000000000000000000100000>;
v0x55c9bf7c79c0_0 .net "din0", 31 0, v0x55c9bf7cacc0_0;  alias, 1 drivers
v0x55c9bf7c7ad0_0 .net "din1", 31 0, v0x55c9bf7c8980_0;  alias, 1 drivers
v0x55c9bf7c7ba0_0 .var "dout", 31 0;
v0x55c9bf7c7c70_0 .net "sel", 0 0, v0x55c9bf7c0f40_0;  alias, 1 drivers
E_0x55c9bf7c7940 .event edge, v0x55c9bf7c0f40_0, v0x55c9bf7c61a0_0, v0x55c9bf7c5930_0;
S_0x55c9bf7c7dd0 .scope module, "mux_wd3" "mux2to1" 6 81, 12 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "din0"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /OUTPUT 32 "dout"
P_0x55c9bf7c7fa0 .param/l "N" 0 12 1, +C4<00000000000000000000000000100000>;
v0x55c9bf7c80f0_0 .net "din0", 31 0, L_0x55c9bf7e31d0;  alias, 1 drivers
v0x55c9bf7c81f0_0 .net "din1", 31 0, v0x55c9bf7c9e80_0;  alias, 1 drivers
v0x55c9bf7c82d0_0 .var "dout", 31 0;
v0x55c9bf7c83d0_0 .net "sel", 0 0, v0x55c9bf7c11d0_0;  alias, 1 drivers
E_0x55c9bf7c8070 .event edge, v0x55c9bf7c11d0_0, v0x55c9bf7c80f0_0, v0x55c9bf7c81f0_0;
S_0x55c9bf7c8510 .scope module, "reg_salida" "register" 6 145, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7c8760_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c8870_0 .net "din", 31 0, v0x55c9bf7c2a80_0;  alias, 1 drivers
v0x55c9bf7c8980_0 .var "dout", 31 0;
L_0x7f56c6206570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c8a70_0 .net "en", 0 0, L_0x7f56c6206570;  1 drivers
v0x55c9bf7c8b30_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7c8d10 .scope module, "registro_A" "register" 6 99, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7c8f60_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c9020_0 .net "din", 31 0, L_0x55c9bf7e1790;  alias, 1 drivers
v0x55c9bf7c90e0_0 .var "dout", 31 0;
L_0x7f56c62063c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c9180_0 .net "en", 0 0, L_0x7f56c62063c0;  1 drivers
v0x55c9bf7c9220_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7c9390 .scope module, "registro_B" "register" 6 106, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7c95e0_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c96a0_0 .net "din", 31 0, L_0x55c9bf7e1dc0;  alias, 1 drivers
v0x55c9bf7c9790_0 .var "dout", 31 0;
L_0x7f56c6206408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c9890_0 .net "en", 0 0, L_0x7f56c6206408;  1 drivers
v0x55c9bf7c9930_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7c9ae0 .scope module, "registro_Data" "register" 6 67, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7c9ce0_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7c9da0_0 .net "din", 31 0, L_0x55c9bf7e0e20;  alias, 1 drivers
v0x55c9bf7c9e80_0 .var "dout", 31 0;
L_0x7f56c6206138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7c9f80_0 .net "en", 0 0, L_0x7f56c6206138;  1 drivers
v0x55c9bf7ca020_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7ca1b0 .scope module, "registro_Instr" "register" 6 60, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7ca400_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7ca4c0_0 .net "din", 31 0, L_0x55c9bf7e0e20;  alias, 1 drivers
v0x55c9bf7ca5b0_0 .var "dout", 31 0;
v0x55c9bf7ca680_0 .net "en", 0 0, v0x55c9bf76e9a0_0;  alias, 1 drivers
v0x55c9bf7ca750_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7ca8c0 .scope module, "registro_PC" "register" 6 50, 13 2 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "dout"
v0x55c9bf7cab10_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7cabd0_0 .net "din", 31 0, v0x55c9bf7c5bc0_0;  alias, 1 drivers
v0x55c9bf7cacc0_0 .var "dout", 31 0;
v0x55c9bf7cade0_0 .net "en", 0 0, L_0x55c9bf746760;  alias, 1 drivers
v0x55c9bf7cae80_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
S_0x55c9bf7cafd0 .scope module, "shifLeft" "shiftLeft2" 6 124, 14 1 0, S_0x55c9bf7c1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "din"
    .port_info 1 /OUTPUT 32 "dout"
v0x55c9bf7cb310_0 .net *"_s1", 29 0, L_0x55c9bf7e27f0;  1 drivers
L_0x7f56c6206450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cb410_0 .net/2u *"_s2", 1 0, L_0x7f56c6206450;  1 drivers
v0x55c9bf7cb4f0_0 .net "din", 31 0, L_0x55c9bf7e26b0;  alias, 1 drivers
v0x55c9bf7cb5e0_0 .net "dout", 31 0, L_0x55c9bf7e2890;  alias, 1 drivers
L_0x55c9bf7e27f0 .part L_0x55c9bf7e26b0, 0, 30;
L_0x55c9bf7e2890 .concat [ 2 30 0 0], L_0x7f56c6206450, L_0x55c9bf7e27f0;
S_0x55c9bf7cf2b0 .scope module, "memoria_externa" "memory" 2 33, 15 22 0, S_0x55c9bf783330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memoryWrite"
    .port_info 2 /INPUT 1 "memoryRead"
    .port_info 3 /INPUT 32 "memoryWriteData"
    .port_info 4 /INPUT 32 "memoryAddress"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 32 "memoryOutData"
v0x55c9bf7cf4a0_0 .net *"_s0", 31 0, L_0x55c9bf7d0900;  1 drivers
v0x55c9bf7cf580_0 .net *"_s11", 7 0, L_0x55c9bf7e0bf0;  1 drivers
v0x55c9bf7cf660_0 .net *"_s12", 9 0, L_0x55c9bf7e0c90;  1 drivers
L_0x7f56c62060a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cf720_0 .net *"_s15", 1 0, L_0x7f56c62060a8;  1 drivers
L_0x7f56c62060f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cf800_0 .net/2u *"_s16", 31 0, L_0x7f56c62060f0;  1 drivers
L_0x7f56c6206018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cf930_0 .net *"_s3", 30 0, L_0x7f56c6206018;  1 drivers
L_0x7f56c6206060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9bf7cfa10_0 .net/2u *"_s4", 31 0, L_0x7f56c6206060;  1 drivers
v0x55c9bf7cfaf0_0 .net *"_s6", 0 0, L_0x55c9bf7e0a60;  1 drivers
v0x55c9bf7cfbb0_0 .net *"_s8", 31 0, L_0x55c9bf7e0b50;  1 drivers
v0x55c9bf7cfc90_0 .net "clk", 0 0, v0x55c9bf7d0680_0;  alias, 1 drivers
v0x55c9bf7cfd30 .array "memoria", 0 255, 31 0;
v0x55c9bf7cfdf0_0 .net "memoryAddress", 31 0, v0x55c9bf7c7ba0_0;  alias, 1 drivers
v0x55c9bf7cfeb0_0 .net "memoryOutData", 31 0, L_0x55c9bf7e0e20;  alias, 1 drivers
v0x55c9bf7cff70_0 .net "memoryRead", 0 0, v0x55c9bf7c1050_0;  alias, 1 drivers
v0x55c9bf7d0010_0 .net "memoryWrite", 0 0, v0x55c9bf7c1110_0;  alias, 1 drivers
v0x55c9bf7d00b0_0 .net "memoryWriteData", 31 0, v0x55c9bf7c9790_0;  alias, 1 drivers
v0x55c9bf7d0170_0 .net "rst", 0 0, v0x55c9bf7d0860_0;  alias, 1 drivers
L_0x55c9bf7d0900 .concat [ 1 31 0 0], v0x55c9bf7c1050_0, L_0x7f56c6206018;
L_0x55c9bf7e0a60 .cmp/ne 32, L_0x55c9bf7d0900, L_0x7f56c6206060;
L_0x55c9bf7e0b50 .array/port v0x55c9bf7cfd30, L_0x55c9bf7e0c90;
L_0x55c9bf7e0bf0 .part v0x55c9bf7c7ba0_0, 2, 8;
L_0x55c9bf7e0c90 .concat [ 8 2 0 0], L_0x55c9bf7e0bf0, L_0x7f56c62060a8;
L_0x55c9bf7e0e20 .functor MUXZ 32, L_0x7f56c62060f0, L_0x55c9bf7e0b50, L_0x55c9bf7e0a60, C4<>;
    .scope S_0x55c9bf7cf2b0;
T_0 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7d0010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55c9bf7d00b0_0;
    %ix/getv 3, v0x55c9bf7cfdf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c9bf7cf2b0;
T_1 ;
    %pushi/vec4 570949635, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 571015175, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 19419170, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 19419172, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 19419173, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 19419174, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 19419175, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 2903048219, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 2349531256, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 352911365, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7cfd30, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x55c9bf7ca8c0;
T_2 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7cae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7cacc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c9bf7cade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55c9bf7cabd0_0;
    %assign/vec4 v0x55c9bf7cacc0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c9bf7c7660;
T_3 ;
    %wait E_0x55c9bf7c7940;
    %load/vec4 v0x55c9bf7c7c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x55c9bf7c79c0_0;
    %store/vec4 v0x55c9bf7c7ba0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x55c9bf7c79c0_0;
    %store/vec4 v0x55c9bf7c7ba0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x55c9bf7c7ad0_0;
    %store/vec4 v0x55c9bf7c7ba0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c9bf7ca1b0;
T_4 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7ca750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7ca5b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c9bf7ca680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c9bf7ca4c0_0;
    %assign/vec4 v0x55c9bf7ca5b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c9bf7c9ae0;
T_5 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7ca020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7c9e80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c9bf7c9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c9bf7c9da0_0;
    %assign/vec4 v0x55c9bf7c9e80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c9bf7c6f30;
T_6 ;
    %wait E_0x55c9bf7c6790;
    %load/vec4 v0x55c9bf7c7520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x55c9bf7c7240_0;
    %store/vec4 v0x55c9bf7c7420_0, 0, 5;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x55c9bf7c7240_0;
    %store/vec4 v0x55c9bf7c7420_0, 0, 5;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x55c9bf7c7340_0;
    %store/vec4 v0x55c9bf7c7420_0, 0, 5;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c9bf7c7dd0;
T_7 ;
    %wait E_0x55c9bf7c8070;
    %load/vec4 v0x55c9bf7c83d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0x55c9bf7c80f0_0;
    %store/vec4 v0x55c9bf7c82d0_0, 0, 32;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55c9bf7c80f0_0;
    %store/vec4 v0x55c9bf7c82d0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x55c9bf7c81f0_0;
    %store/vec4 v0x55c9bf7c82d0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c9bf7c3430;
T_8 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7c4d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9bf7c4b10_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x55c9bf7c4b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c9bf7c4b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7c4cc0, 0, 4;
    %load/vec4 v0x55c9bf7c4b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9bf7c4b10_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c9bf7c4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55c9bf7c4a30_0;
    %load/vec4 v0x55c9bf7c4710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9bf7c4cc0, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c9bf7c8d10;
T_9 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7c9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7c90e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c9bf7c9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55c9bf7c9020_0;
    %assign/vec4 v0x55c9bf7c90e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c9bf7c9390;
T_10 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7c9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7c9790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c9bf7c9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55c9bf7c96a0_0;
    %assign/vec4 v0x55c9bf7c9790_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c9bf7c5e90;
T_11 ;
    %wait E_0x55c9bf7c5700;
    %load/vec4 v0x55c9bf7c6480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v0x55c9bf7c61a0_0;
    %store/vec4 v0x55c9bf7c6380_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x55c9bf7c61a0_0;
    %store/vec4 v0x55c9bf7c6380_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x55c9bf7c62a0_0;
    %store/vec4 v0x55c9bf7c6380_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c9bf7c65c0;
T_12 ;
    %wait E_0x55c9bf7c6870;
    %load/vec4 v0x55c9bf7c6d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %load/vec4 v0x55c9bf7c6900_0;
    %store/vec4 v0x55c9bf7c6c70_0, 0, 32;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0x55c9bf7c6900_0;
    %store/vec4 v0x55c9bf7c6c70_0, 0, 32;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0x55c9bf7c6a00_0;
    %store/vec4 v0x55c9bf7c6c70_0, 0, 32;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x55c9bf7c6ae0_0;
    %store/vec4 v0x55c9bf7c6c70_0, 0, 32;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x55c9bf7c6bb0_0;
    %store/vec4 v0x55c9bf7c6c70_0, 0, 32;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c9bf7c2080;
T_13 ;
    %wait E_0x55c9bf7c2330;
    %load/vec4 v0x55c9bf7c2c20_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c29c0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c29c0_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c9bf7c2080;
T_14 ;
    %wait E_0x55c9bf7a7aa0;
    %load/vec4 v0x55c9bf7c2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %add;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %and;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %or;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %add;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
T_14.10 ;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %cmp/ne;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
T_14.12 ;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %sub;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %or;
    %inv;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x55c9bf7c2820_0;
    %load/vec4 v0x55c9bf7c28e0_0;
    %xor;
    %store/vec4 v0x55c9bf7c2a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c2b60_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c9bf7c8510;
T_15 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7c8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c9bf7c8980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c9bf7c8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55c9bf7c8870_0;
    %assign/vec4 v0x55c9bf7c8980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c9bf7c54e0;
T_16 ;
    %wait E_0x55c9bf7c57e0;
    %load/vec4 v0x55c9bf7c5cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0x55c9bf7c5850_0;
    %store/vec4 v0x55c9bf7c5bc0_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x55c9bf7c5850_0;
    %store/vec4 v0x55c9bf7c5bc0_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x55c9bf7c5930_0;
    %store/vec4 v0x55c9bf7c5bc0_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x55c9bf7c59f0_0;
    %store/vec4 v0x55c9bf7c5bc0_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x55c9bf7c5ae0_0;
    %store/vec4 v0x55c9bf7c5bc0_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55c9bf79bcc0;
T_17 ;
    %wait E_0x55c9bf764d10;
    %load/vec4 v0x55c9bf7894e0_0;
    %load/vec4 v0x55c9bf791d80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 63, 8;
    %cmp/z;
    %jmp/1 T_17.0, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_17.1, 4;
    %dup/vec4;
    %pushi/vec4 192, 63, 8;
    %cmp/z;
    %jmp/1 T_17.2, 4;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/z;
    %jmp/1 T_17.3, 4;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/z;
    %jmp/1 T_17.4, 4;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/z;
    %jmp/1 T_17.5, 4;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/z;
    %jmp/1 T_17.6, 4;
    %dup/vec4;
    %pushi/vec4 167, 0, 8;
    %cmp/z;
    %jmp/1 T_17.7, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.1 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c9bf788e40_0, 0, 4;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55c9bf7bfd50;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c9bf7c19b0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x55c9bf7bfd50;
T_19 ;
    %wait E_0x55c9bf764f80;
    %load/vec4 v0x55c9bf7c18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c9bf7c19b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55c9bf7c1730_0;
    %assign/vec4 v0x55c9bf7c19b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c9bf7bfd50;
T_20 ;
    %wait E_0x55c9bf7652f0;
    %load/vec4 v0x55c9bf7c19b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c0f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf76e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7c1290_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7c1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf76e9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf76e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %load/vec4 v0x55c9bf7c1810_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c9bf7c1810_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.16;
T_20.15 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_20.17, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.18;
T_20.17 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_20.19, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.20;
T_20.19 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_20.21, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.22;
T_20.21 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_20.23, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.24;
T_20.23 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_20.25, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
T_20.25 ;
T_20.24 ;
T_20.22 ;
T_20.20 ;
T_20.18 ;
T_20.16 ;
    %jmp T_20.14;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_20.27, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.28;
T_20.27 ;
    %load/vec4 v0x55c9bf7c1810_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_20.29, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
T_20.29 ;
T_20.28 ;
    %jmp T_20.14;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c0f40_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c14f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c11d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c0f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1110_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c11d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c9bf7c1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7c11d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c9bf7c1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf799f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9bf790600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c9bf7913b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c9bf7c1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7c1430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9bf7c1730_0, 0, 4;
    %jmp T_20.14;
T_20.14 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55c9bf783330;
T_21 ;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55c9bf7d0680_0;
    %inv;
    %store/vec4 v0x55c9bf7d0680_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x55c9bf783330;
T_22 ;
    %vpi_call 2 60 "$dumpfile", "mips_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c9bf783330 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7d0680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9bf7d0860_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9bf7d0860_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55c9bf783330;
T_23 ;
    %vpi_call 2 70 "$monitor", "At time %t, value = %h (%0d)", $time, v0x55c9bf7d0440_0, v0x55c9bf7d0440_0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./rtl/mips_tb.v";
    "./rtl/mips.v";
    "./rtl/aluControl.v";
    "./rtl/control.v";
    "./rtl/datapath.v";
    "./rtl/alu.v";
    "./rtl/nextPCLogic.v";
    "./rtl/regfile.v";
    "./rtl/signExtend.v";
    "./rtl/mux4to1.v";
    "./rtl/mux2to1.v";
    "./rtl/register.v";
    "./rtl/shiftLeft2.v";
    "./rtl/memory.v";
