Warning (10268): Verilog HDL information at DLD_Lab1_ABRCKT.v(50): always construct contains both blocking and non-blocking assignments File: D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v Line: 50
