<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/x86/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/x86/isa.cc</h1>  </div>
</div>
<div class="contents">
<a href="x86_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;<a class="code" href="x86_2decoder_8hh.html">arch/x86/decoder.hh</a>&quot;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &quot;<a class="code" href="x86_2isa_8hh.html">arch/x86/isa.hh</a>&quot;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2tlb_8hh.html">arch/x86/tlb.hh</a>&quot;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;params/X86ISA.hh&quot;</span>
<a name="l00037"></a><a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">00037</a> <span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="keyword">namespace </span>X86ISA
<a name="l00040"></a>00040 {
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="keywordtype">void</span>
<a name="l00043"></a>00043 <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">ISA::updateHandyM5Reg</a>(Efer efer, CR0 cr0,
<a name="l00044"></a>00044                       SegAttr csAttr, SegAttr ssAttr, RFLAGS rflags,
<a name="l00045"></a>00045                       <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00046"></a>00046 {
<a name="l00047"></a>00047     HandyM5Reg m5reg = 0;
<a name="l00048"></a>00048     <span class="keywordflow">if</span> (efer.lma) {
<a name="l00049"></a>00049         m5reg.mode = LongMode;
<a name="l00050"></a>00050         <span class="keywordflow">if</span> (csAttr.longMode)
<a name="l00051"></a>00051             m5reg.submode = SixtyFourBitMode;
<a name="l00052"></a>00052         <span class="keywordflow">else</span>
<a name="l00053"></a>00053             m5reg.submode = CompatabilityMode;
<a name="l00054"></a>00054     } <span class="keywordflow">else</span> {
<a name="l00055"></a>00055         m5reg.mode = LegacyMode;
<a name="l00056"></a>00056         <span class="keywordflow">if</span> (cr0.pe) {
<a name="l00057"></a>00057             <span class="keywordflow">if</span> (rflags.vm)
<a name="l00058"></a>00058                 m5reg.submode = Virtual8086Mode;
<a name="l00059"></a>00059             <span class="keywordflow">else</span>
<a name="l00060"></a>00060                 m5reg.submode = ProtectedMode;
<a name="l00061"></a>00061         } <span class="keywordflow">else</span> {
<a name="l00062"></a>00062             m5reg.submode = RealMode;
<a name="l00063"></a>00063         }
<a name="l00064"></a>00064     }
<a name="l00065"></a>00065     m5reg.cpl = csAttr.dpl;
<a name="l00066"></a>00066     m5reg.paging = cr0.pg;
<a name="l00067"></a>00067     m5reg.prot = cr0.pe;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="comment">// Compute the default and alternate operand size.</span>
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a> || csAttr.defaultSize) {
<a name="l00071"></a>00071         m5reg.defOp = 2;
<a name="l00072"></a>00072         m5reg.altOp = 1;
<a name="l00073"></a>00073     } <span class="keywordflow">else</span> {
<a name="l00074"></a>00074         m5reg.defOp = 1;
<a name="l00075"></a>00075         m5reg.altOp = 2;
<a name="l00076"></a>00076     }
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">// Compute the default and alternate address size.</span>
<a name="l00079"></a>00079     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>) {
<a name="l00080"></a>00080         m5reg.defAddr = 3;
<a name="l00081"></a>00081         m5reg.altAddr = 2;
<a name="l00082"></a>00082     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (csAttr.defaultSize) {
<a name="l00083"></a>00083         m5reg.defAddr = 2;
<a name="l00084"></a>00084         m5reg.altAddr = 1;
<a name="l00085"></a>00085     } <span class="keywordflow">else</span> {
<a name="l00086"></a>00086         m5reg.defAddr = 1;
<a name="l00087"></a>00087         m5reg.altAddr = 2;
<a name="l00088"></a>00088     }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090     <span class="comment">// Compute the stack size</span>
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (m5reg.submode == <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>) {
<a name="l00092"></a>00092         m5reg.stack = 3;
<a name="l00093"></a>00093     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ssAttr.defaultSize) {
<a name="l00094"></a>00094         m5reg.stack = 2;
<a name="l00095"></a>00095     } <span class="keywordflow">else</span> {
<a name="l00096"></a>00096         m5reg.stack = 1;
<a name="l00097"></a>00097     }
<a name="l00098"></a>00098 
<a name="l00099"></a><a class="code" href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">00099</a>     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_M5_REG] = m5reg;
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (tc)
<a name="l00101"></a>00101         tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setM5Reg(m5reg);
<a name="l00102"></a>00102 }
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="keywordtype">void</span>
<a name="l00105"></a>00105 <a class="code" href="classX86ISA_1_1ISA.html#ad6b96cb6791cc1b3e17dca52a7ded435">ISA::clear</a>()
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107     <span class="comment">// Blank everything. 0 might not be an appropriate value for some things,</span>
<a name="l00108"></a><a class="code" href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">00108</a>     <span class="comment">// but it is for most.</span>
<a name="l00109"></a>00109     memset(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>, 0, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a> * <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>));
<a name="l00110"></a>00110     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DR6] = (<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(8) &lt;&lt; 4) | (<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(16) &lt;&lt; 16);
<a name="l00111"></a>00111     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DR7] = 1 &lt;&lt; 10;
<a name="l00112"></a>00112 }
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <a class="code" href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">ISA::ISA</a>(<a class="code" href="namespaceThePipeline.html#aa93998cbab17d7a8eb0acb0c9153b70a">Params</a> *<a class="code" href="namespaceX86ISA.html#a0fe9b6b82bde08715ddb4a863bf5483a">p</a>)
<a name="l00115"></a><a class="code" href="classX86ISA_1_1ISA.html#ad8f7545409ed5da082ccb3b67714f8d2">00115</a>     : <a class="code" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a>(p)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     clear();
<a name="l00118"></a>00118 }
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="keyword">const</span> X86ISAParams *
<a name="l00121"></a><a class="code" href="classX86ISA_1_1ISA.html#a02645055437d6be23293b7af028b9a5f">00121</a> <a class="code" href="classX86ISA_1_1ISA.html#ad8f7545409ed5da082ccb3b67714f8d2">ISA::params</a>()<span class="keyword"> const</span>
<a name="l00122"></a>00122 <span class="keyword"></span>{
<a name="l00123"></a>00123     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classX86ISA_1_1ISA.html#a03e34b994247faf9f1bd983480504474">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8" title="Cached copy of the object parameters.">_params</a>);
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>
<a name="l00127"></a>00127 <a class="code" href="classX86ISA_1_1ISA.html#a02645055437d6be23293b7af028b9a5f">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> miscReg)
<a name="l00128"></a>00128 {
<a name="l00129"></a>00129     <span class="comment">// Make sure we&#39;re not dealing with an illegal control register.</span>
<a name="l00130"></a>00130     <span class="comment">// Instructions should filter out these indexes, and nothing else should</span>
<a name="l00131"></a>00131     <span class="comment">// attempt to read them directly.</span>
<a name="l00132"></a>00132     assert( miscReg != <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac858df171541f893452ba317f4a22d64">MISCREG_CR1</a> &amp;&amp;
<a name="l00133"></a>00133             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a> &amp;&amp;
<a name="l00134"></a>00134               miscReg &lt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>) &amp;&amp;
<a name="l00135"></a>00135             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a> &amp;&amp;
<a name="l00136"></a><a class="code" href="classX86ISA_1_1ISA.html#a6703130c65cadb06159858bdf840ad1a">00136</a>               miscReg &lt;= <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa43c9a5c8acd0cb35e9529e74260b5d57">MISCREG_CR15</a>));
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[miscReg];
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a>
<a name="l00142"></a>00142 <a class="code" href="classX86ISA_1_1ISA.html#a6703130c65cadb06159858bdf840ad1a">ISA::readMiscReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc)
<a name="l00143"></a>00143 {
<a name="l00144"></a>00144     <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>) {
<a name="l00145"></a>00145         <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_TSC] + tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00146"></a>00146     }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="keywordflow">if</span> (miscReg == <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>) {
<a name="l00149"></a>00149         <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> fsw = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_FSW];
<a name="l00150"></a>00150         <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> top = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_X87_TOP];
<a name="l00151"></a>00151         <span class="keywordflow">return</span> (fsw &amp; (~(7<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a> &lt;&lt; 11))) + (top &lt;&lt; 11);
<a name="l00152"></a><a class="code" href="classX86ISA_1_1ISA.html#aa2f0955e787bac5417e583c741dc0fb1">00152</a>     }
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1ISA.html#a02645055437d6be23293b7af028b9a5f">readMiscRegNoEffect</a>(miscReg);
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="keywordtype">void</span>
<a name="l00158"></a>00158 <a class="code" href="classX86ISA_1_1ISA.html#aa2f0955e787bac5417e583c741dc0fb1">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="comment">// Make sure we&#39;re not dealing with an illegal control register.</span>
<a name="l00161"></a>00161     <span class="comment">// Instructions should filter out these indexes, and nothing else should</span>
<a name="l00162"></a>00162     <span class="comment">// attempt to write to them directly.</span>
<a name="l00163"></a>00163     assert( miscReg != <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac858df171541f893452ba317f4a22d64">MISCREG_CR1</a> &amp;&amp;
<a name="l00164"></a>00164             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a> &amp;&amp;
<a name="l00165"></a>00165               miscReg &lt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>) &amp;&amp;
<a name="l00166"></a><a class="code" href="classX86ISA_1_1ISA.html#a28bbb26f06af35d99be0978482be5930">00166</a>             !(miscReg &gt; <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a> &amp;&amp;
<a name="l00167"></a>00167               miscReg &lt;= <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa43c9a5c8acd0cb35e9529e74260b5d57">MISCREG_CR15</a>));
<a name="l00168"></a>00168     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[miscReg] = val;
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="keywordtype">void</span>
<a name="l00172"></a>00172 <a class="code" href="classX86ISA_1_1ISA.html#a28bbb26f06af35d99be0978482be5930">ISA::setMiscReg</a>(<span class="keywordtype">int</span> miscReg, <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> val, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <a class="code" href="namespaceX86ISA.html#a86cd714c5fb375add9dbe17911d85f22">MiscReg</a> newVal = val;
<a name="l00175"></a>00175     <span class="keywordflow">switch</span>(miscReg)
<a name="l00176"></a>00176     {
<a name="l00177"></a>00177       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>:
<a name="l00178"></a>00178         {
<a name="l00179"></a>00179             CR0 toggled = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[miscReg] ^ val;
<a name="l00180"></a>00180             CR0 newCR0 = val;
<a name="l00181"></a>00181             Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_EFER];
<a name="l00182"></a>00182             <span class="keywordflow">if</span> (toggled.pg &amp;&amp; efer.lme) {
<a name="l00183"></a>00183                 <span class="keywordflow">if</span> (newCR0.pg) {
<a name="l00184"></a>00184                     <span class="comment">//Turning on long mode</span>
<a name="l00185"></a>00185                     efer.lma = 1;
<a name="l00186"></a>00186                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_EFER] = efer;
<a name="l00187"></a>00187                 } <span class="keywordflow">else</span> {
<a name="l00188"></a>00188                     <span class="comment">//Turning off long mode</span>
<a name="l00189"></a>00189                     efer.lma = 0;
<a name="l00190"></a>00190                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_EFER] = efer;
<a name="l00191"></a>00191                 }
<a name="l00192"></a>00192             }
<a name="l00193"></a>00193             <span class="keywordflow">if</span> (toggled.pg) {
<a name="l00194"></a>00194                 tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00195"></a>00195                 tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00196"></a>00196             }
<a name="l00197"></a>00197             <span class="comment">//This must always be 1.</span>
<a name="l00198"></a>00198             newCR0.et = 1;
<a name="l00199"></a>00199             newVal = newCR0;
<a name="l00200"></a>00200             <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],
<a name="l00201"></a>00201                              newCR0,
<a name="l00202"></a>00202                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],
<a name="l00203"></a>00203                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],
<a name="l00204"></a>00204                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],
<a name="l00205"></a>00205                              tc);
<a name="l00206"></a>00206         }
<a name="l00207"></a>00207         <span class="keywordflow">break</span>;
<a name="l00208"></a>00208       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>:
<a name="l00209"></a>00209         <span class="keywordflow">break</span>;
<a name="l00210"></a>00210       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>:
<a name="l00211"></a>00211         tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushNonGlobal();
<a name="l00212"></a>00212         tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushNonGlobal();
<a name="l00213"></a>00213         <span class="keywordflow">break</span>;
<a name="l00214"></a>00214       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>:
<a name="l00215"></a>00215         {
<a name="l00216"></a>00216             CR4 toggled = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[miscReg] ^ val;
<a name="l00217"></a>00217             <span class="keywordflow">if</span> (toggled.pae || toggled.pse || toggled.pge) {
<a name="l00218"></a>00218                 tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00219"></a>00219                 tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00220"></a>00220             }
<a name="l00221"></a>00221         }
<a name="l00222"></a>00222         <span class="keywordflow">break</span>;
<a name="l00223"></a>00223       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>:
<a name="l00224"></a>00224         <span class="keywordflow">break</span>;
<a name="l00225"></a>00225       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>:
<a name="l00226"></a>00226         {
<a name="l00227"></a>00227             SegAttr toggled = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[miscReg] ^ val;
<a name="l00228"></a>00228             SegAttr newCSAttr = val;
<a name="l00229"></a>00229             <span class="keywordflow">if</span> (toggled.longMode) {
<a name="l00230"></a>00230                 <span class="keywordflow">if</span> (newCSAttr.longMode) {
<a name="l00231"></a>00231                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_ES_EFF_BASE] = 0;
<a name="l00232"></a>00232                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_CS_EFF_BASE] = 0;
<a name="l00233"></a>00233                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_SS_EFF_BASE] = 0;
<a name="l00234"></a>00234                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DS_EFF_BASE] = 0;
<a name="l00235"></a>00235                 } <span class="keywordflow">else</span> {
<a name="l00236"></a>00236                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_ES_EFF_BASE] = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_ES_BASE];
<a name="l00237"></a>00237                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_CS_EFF_BASE] = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_CS_BASE];
<a name="l00238"></a>00238                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_SS_EFF_BASE] = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_SS_BASE];
<a name="l00239"></a>00239                     <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DS_EFF_BASE] = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DS_BASE];
<a name="l00240"></a>00240                 }
<a name="l00241"></a>00241             }
<a name="l00242"></a>00242             <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],
<a name="l00243"></a>00243                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],
<a name="l00244"></a>00244                              newCSAttr,
<a name="l00245"></a>00245                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],
<a name="l00246"></a>00246                              <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],
<a name="l00247"></a>00247                              tc);
<a name="l00248"></a>00248         }
<a name="l00249"></a>00249         <span class="keywordflow">break</span>;
<a name="l00250"></a>00250       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>:
<a name="l00251"></a>00251         <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],
<a name="l00252"></a>00252                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],
<a name="l00253"></a>00253                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],
<a name="l00254"></a>00254                          val,
<a name="l00255"></a>00255                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],
<a name="l00256"></a>00256                          tc);
<a name="l00257"></a>00257         <span class="keywordflow">break</span>;
<a name="l00258"></a>00258       <span class="comment">// These segments always actually use their bases, or in other words</span>
<a name="l00259"></a>00259       <span class="comment">// their effective bases must stay equal to their actual bases.</span>
<a name="l00260"></a>00260       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">MISCREG_FS_BASE</a>:
<a name="l00261"></a>00261       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">MISCREG_GS_BASE</a>:
<a name="l00262"></a>00262       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c">MISCREG_HS_BASE</a>:
<a name="l00263"></a>00263       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">MISCREG_TSL_BASE</a>:
<a name="l00264"></a>00264       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>:
<a name="l00265"></a>00265       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>:
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>:
<a name="l00267"></a>00267         <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">MISCREG_SEG_BASE_BASE</a>)] = val;
<a name="l00268"></a>00268         <span class="keywordflow">break</span>;
<a name="l00269"></a>00269       <span class="comment">// These segments ignore their bases in 64 bit mode.</span>
<a name="l00270"></a>00270       <span class="comment">// their effective bases must stay equal to their actual bases.</span>
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0">MISCREG_ES_BASE</a>:
<a name="l00272"></a>00272       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>:
<a name="l00273"></a>00273       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906">MISCREG_SS_BASE</a>:
<a name="l00274"></a>00274       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed">MISCREG_DS_BASE</a>:
<a name="l00275"></a>00275         {
<a name="l00276"></a>00276             Efer efer = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_EFER];
<a name="l00277"></a>00277             SegAttr csAttr = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_CS_ATTR];
<a name="l00278"></a>00278             <span class="keywordflow">if</span> (!efer.lma || !csAttr.longMode) <span class="comment">// Check for non 64 bit mode.</span>
<a name="l00279"></a>00279                 <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(miscReg -
<a name="l00280"></a>00280                         <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">MISCREG_SEG_BASE_BASE</a>)] = val;
<a name="l00281"></a>00281         }
<a name="l00282"></a>00282         <span class="keywordflow">break</span>;
<a name="l00283"></a>00283       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>:
<a name="l00284"></a>00284         <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_TSC] = val - tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626" title="Determine the current cycle, corresponding to a tick aligned to a clock edge.">curCycle</a>();
<a name="l00285"></a>00285         <span class="keywordflow">return</span>;
<a name="l00286"></a>00286       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>:
<a name="l00287"></a>00287       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>:
<a name="l00288"></a>00288       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>:
<a name="l00289"></a>00289       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>:
<a name="l00290"></a>00290         <span class="comment">/* These should eventually set up breakpoints. */</span>
<a name="l00291"></a>00291         <span class="keywordflow">break</span>;
<a name="l00292"></a>00292       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e">MISCREG_DR4</a>:
<a name="l00293"></a>00293         miscReg = MISCREG_DR6;
<a name="l00294"></a>00294         <span class="comment">/* Fall through to have the same effects as DR6. */</span>
<a name="l00295"></a>00295       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>:
<a name="l00296"></a>00296         {
<a name="l00297"></a>00297             DR6 dr6 = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DR6];
<a name="l00298"></a>00298             DR6 newDR6 = val;
<a name="l00299"></a>00299             dr6.b0 = newDR6.b0;
<a name="l00300"></a>00300             dr6.b1 = newDR6.b1;
<a name="l00301"></a>00301             dr6.b2 = newDR6.b2;
<a name="l00302"></a>00302             dr6.b3 = newDR6.b3;
<a name="l00303"></a>00303             dr6.bd = newDR6.bd;
<a name="l00304"></a>00304             dr6.bs = newDR6.bs;
<a name="l00305"></a>00305             dr6.bt = newDR6.bt;
<a name="l00306"></a>00306             newVal = dr6;
<a name="l00307"></a>00307         }
<a name="l00308"></a>00308         <span class="keywordflow">break</span>;
<a name="l00309"></a>00309       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93">MISCREG_DR5</a>:
<a name="l00310"></a>00310         miscReg = MISCREG_DR7;
<a name="l00311"></a>00311         <span class="comment">/* Fall through to have the same effects as DR7. */</span>
<a name="l00312"></a>00312       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>:
<a name="l00313"></a>00313         {
<a name="l00314"></a>00314             DR7 dr7 = <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[MISCREG_DR7];
<a name="l00315"></a>00315             DR7 newDR7 = val;
<a name="l00316"></a>00316             dr7.l0 = newDR7.l0;
<a name="l00317"></a>00317             dr7.g0 = newDR7.g0;
<a name="l00318"></a>00318             <span class="keywordflow">if</span> (dr7.l0 || dr7.g0) {
<a name="l00319"></a>00319                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00320"></a>00320             } <span class="keywordflow">else</span> {
<a name="l00321"></a>00321                 <span class="comment">/* Disable breakpoint 0. */</span>
<a name="l00322"></a>00322             }
<a name="l00323"></a>00323             dr7.l1 = newDR7.l1;
<a name="l00324"></a>00324             dr7.g1 = newDR7.g1;
<a name="l00325"></a>00325             <span class="keywordflow">if</span> (dr7.l1 || dr7.g1) {
<a name="l00326"></a>00326                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00327"></a>00327             } <span class="keywordflow">else</span> {
<a name="l00328"></a>00328                 <span class="comment">/* Disable breakpoint 1. */</span>
<a name="l00329"></a>00329             }
<a name="l00330"></a>00330             dr7.l2 = newDR7.l2;
<a name="l00331"></a>00331             dr7.g2 = newDR7.g2;
<a name="l00332"></a>00332             <span class="keywordflow">if</span> (dr7.l2 || dr7.g2) {
<a name="l00333"></a>00333                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00334"></a>00334             } <span class="keywordflow">else</span> {
<a name="l00335"></a>00335                 <span class="comment">/* Disable breakpoint 2. */</span>
<a name="l00336"></a>00336             }
<a name="l00337"></a>00337             dr7.l3 = newDR7.l3;
<a name="l00338"></a>00338             dr7.g3 = newDR7.g3;
<a name="l00339"></a>00339             <span class="keywordflow">if</span> (dr7.l3 || dr7.g3) {
<a name="l00340"></a>00340                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Debug register breakpoints not implemented.\n&quot;</span>);
<a name="l00341"></a>00341             } <span class="keywordflow">else</span> {
<a name="l00342"></a>00342                 <span class="comment">/* Disable breakpoint 3. */</span>
<a name="l00343"></a>00343             }
<a name="l00344"></a>00344             dr7.gd = newDR7.gd;
<a name="l00345"></a>00345             dr7.rw0 = newDR7.rw0;
<a name="l00346"></a>00346             dr7.len0 = newDR7.len0;
<a name="l00347"></a>00347             dr7.rw1 = newDR7.rw1;
<a name="l00348"></a>00348             dr7.len1 = newDR7.len1;
<a name="l00349"></a>00349             dr7.rw2 = newDR7.rw2;
<a name="l00350"></a>00350             dr7.len2 = newDR7.len2;
<a name="l00351"></a>00351             dr7.rw3 = newDR7.rw3;
<a name="l00352"></a>00352             dr7.len3 = newDR7.len3;
<a name="l00353"></a>00353         }
<a name="l00354"></a>00354         <span class="keywordflow">break</span>;
<a name="l00355"></a>00355       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>:
<a name="l00356"></a>00356         <span class="comment">// Writing anything to the m5reg with side effects makes it update</span>
<a name="l00357"></a>00357         <span class="comment">// based on the current values of the relevant registers. The actual</span>
<a name="l00358"></a>00358         <span class="comment">// value written is discarded.</span>
<a name="l00359"></a>00359         <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],
<a name="l00360"></a>00360                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],
<a name="l00361"></a>00361                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],
<a name="l00362"></a>00362                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],
<a name="l00363"></a>00363                          <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],
<a name="l00364"></a>00364                          tc);
<a name="l00365"></a>00365         <span class="keywordflow">return</span>;
<a name="l00366"></a>00366       <span class="keywordflow">default</span>:
<a name="l00367"></a><a class="code" href="classX86ISA_1_1ISA.html#a0bf56df28fb032f4d0ddafeffdcb4e3a">00367</a>         <span class="keywordflow">break</span>;
<a name="l00368"></a>00368     }
<a name="l00369"></a>00369     <a class="code" href="classX86ISA_1_1ISA.html#aa2f0955e787bac5417e583c741dc0fb1">setMiscRegNoEffect</a>(miscReg, newVal);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 <span class="keywordtype">void</span>
<a name="l00373"></a><a class="code" href="classX86ISA_1_1ISA.html#a2c800174bd72f2546f345ef3b3b5aa50">00373</a> <a class="code" href="classX86ISA_1_1ISA.html#a0bf56df28fb032f4d0ddafeffdcb4e3a">ISA::serialize</a>(std::ostream &amp; <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00374"></a>00374 {
<a name="l00375"></a>00375     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a>);
<a name="l00376"></a>00376 }
<a name="l00377"></a>00377 
<a name="l00378"></a>00378 <span class="keywordtype">void</span>
<a name="l00379"></a>00379 <a class="code" href="classX86ISA_1_1ISA.html#a2c800174bd72f2546f345ef3b3b5aa50">ISA::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> * cp, <span class="keyword">const</span> std::string &amp; section)
<a name="l00380"></a>00380 {
<a name="l00381"></a>00381     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>, <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a>);
<a name="l00382"></a>00382     <a class="code" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">updateHandyM5Reg</a>(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>],
<a name="l00383"></a>00383                      <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>],
<a name="l00384"></a>00384                      <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>],
<a name="l00385"></a><a class="code" href="classX86ISA_1_1ISA.html#a20c6563893e4ddbbbee320968fb1b025">00385</a>                      <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>],
<a name="l00386"></a>00386                      <a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>],
<a name="l00387"></a>00387                      NULL);
<a name="l00388"></a>00388 }
<a name="l00389"></a>00389 
<a name="l00390"></a>00390 <span class="keywordtype">void</span>
<a name="l00391"></a>00391 <a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4" title="startup() is the final initialization call before simulation.">ISA::startup</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393     tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setM5Reg(<a class="code" href="classX86ISA_1_1ISA.html#afd70b7ab9bac53475a9ce05206c7e7d4">regVal</a>[<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>]);
<a name="l00394"></a>00394 }
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <a class="code" href="classX86ISA_1_1ISA.html">X86ISA::ISA</a> *
<a name="l00399"></a>00399 X86ISAParams::create()
<a name="l00400"></a>00400 {
<a name="l00401"></a>00401     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1ISA.html#a9ade155fbf6fab4fa02d2f8d3a722941">X86ISA::ISA</a>(<span class="keyword">this</span>);
<a name="l00402"></a>00402 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:49 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
