

================================================================
== Vitis HLS Report for 'Macro_MAC_Acc4_top'
================================================================
* Date:           Fri Mar 28 16:44:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2742|     2742|  13.710 us|  13.710 us|  2732|  2732|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |entry_proc_U0                  |entry_proc                  |        0|        0|       0 ns|       0 ns|     0|     0|                                              no|
        |Loop_VITIS_LOOP_324_2_proc_U0  |Loop_VITIS_LOOP_324_2_proc  |     2731|     2731|  13.655 us|  13.655 us|  2731|  2731|                                              no|
        |Loop_VITIS_LOOP_337_3_proc_U0  |Loop_VITIS_LOOP_337_3_proc  |        9|        9|  45.000 ns|  45.000 ns|     8|     8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|    3762|    2546|    -|
|Instance         |        -|   384|  106642|   93992|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   384|  110405|   96553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    30|      47|      82|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP |   FF   |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |Loop_VITIS_LOOP_324_2_proc_U0  |Loop_VITIS_LOOP_324_2_proc  |        0|  384|  106497|  93138|    0|
    |Loop_VITIS_LOOP_337_3_proc_U0  |Loop_VITIS_LOOP_337_3_proc  |        0|    0|     142|    780|    0|
    |entry_proc_U0                  |entry_proc                  |        0|    0|       3|     74|    0|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |Total                          |                            |        0|  384|  106642|  93992|    0|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |mro0_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro1_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro2_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro3_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |pout_local0_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_U    |        0|  99|   0|    -|     2|   32|       64|
    |row_c_U          |        0|  99|   0|    -|     3|   16|       48|
    |xi_c_U           |        0|  99|   0|    -|     3|  128|      384|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0|3762|   0|    0|    82| 1680|     4016|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_pout_local3_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_pout_local3_7  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|   6|           3|           3|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_pout_local3_7  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_pout_local3_7  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|out_r         |  out|  128|      ap_vld|               out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|               out_r|       pointer|
|xi            |   in|  128|     ap_none|                  xi|       pointer|
|mro0          |   in|  128|     ap_none|                mro0|       pointer|
|mro1          |   in|  128|     ap_none|                mro1|       pointer|
|mro2          |   in|  128|     ap_none|                mro2|       pointer|
|mro3          |   in|  128|     ap_none|                mro3|       pointer|
|row           |   in|   16|     ap_none|                 row|        scalar|
|ap_clk        |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
+--------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %row" [src/awq_macro.cpp:316]   --->   Operation 5 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 6 'alloca' 'row_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mro3_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 7 'alloca' 'mro3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mro2_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 8 'alloca' 'mro2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mro1_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 9 'alloca' 'mro1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mro0_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 10 'alloca' 'mro0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xi_c = alloca i64 1" [src/awq_macro.cpp:316]   --->   Operation 11 'alloca' 'xi_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%call_ln316 = call void @entry_proc, i128 %xi, i128 %xi_c, i128 %mro0, i128 %mro0_c, i128 %mro1, i128 %mro1_c, i128 %mro2, i128 %mro2_c, i128 %mro3, i128 %mro3_c, i16 %row_read, i16 %row_c" [src/awq_macro.cpp:316]   --->   Operation 12 'call' 'call_ln316' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [2/2] (1.82ns)   --->   "%call_ret = call i1024 @Loop_VITIS_LOOP_324_2_proc, i16 %row_c, i128 %xi_c, i128 %mro0_c, i128 %mro1_c, i128 %mro2_c, i128 %mro3_c, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7" [src/awq_macro.cpp:324]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 14 [1/2] (0.85ns)   --->   "%call_ret = call i1024 @Loop_VITIS_LOOP_324_2_proc, i16 %row_c, i128 %xi_c, i128 %mro0_c, i128 %mro1_c, i128 %mro2_c, i128 %mro3_c, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %xi3_s_M_elems_V_2, i32 %xi3_s_M_elems_V_6, i32 %xi3_s_M_elems_V_1, i32 %xi3_s_M_elems_V_5, i32 %xi3_s_M_elems_V_0, i32 %xi3_s_M_elems_V_4, i32 %xi2_s_M_elems_V_2, i32 %xi2_s_M_elems_V_6, i32 %xi2_s_M_elems_V_1, i32 %xi2_s_M_elems_V_5, i32 %xi2_s_M_elems_V_0, i32 %xi2_s_M_elems_V_4, i32 %xi1_s_M_elems_V_2, i32 %xi1_s_M_elems_V_6, i32 %xi1_s_M_elems_V_1, i32 %xi1_s_M_elems_V_5, i32 %xi1_s_M_elems_V_0, i32 %xi1_s_M_elems_V_4, i32 %xi0_s_M_elems_V_3, i32 %xi1_s_M_elems_V_3, i32 %xi2_s_M_elems_V_3, i32 %xi3_s_M_elems_V_3, i32 %xi0_s_M_elems_V_7, i32 %xi1_s_M_elems_V_7, i32 %xi2_s_M_elems_V_7, i32 %xi3_s_M_elems_V_7, i32 %xi0_s_M_elems_V_2, i32 %xi0_s_M_elems_V_6, i32 %xi0_s_M_elems_V_1, i32 %xi0_s_M_elems_V_5, i32 %xi0_s_M_elems_V_0, i32 %xi0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_3, i32 %mro0_s_M_elems_V_2, i32 %mro0_s_M_elems_V_1, i32 %mro0_s_M_elems_V_0, i32 %mro0_s_M_elems_V_4, i32 %mro0_s_M_elems_V_5, i32 %mro0_s_M_elems_V_6, i32 %mro0_s_M_elems_V_7, i32 %mro1_s_M_elems_V_3, i32 %mro1_s_M_elems_V_2, i32 %mro1_s_M_elems_V_1, i32 %mro1_s_M_elems_V_0, i32 %mro1_s_M_elems_V_4, i32 %mro1_s_M_elems_V_5, i32 %mro1_s_M_elems_V_6, i32 %mro1_s_M_elems_V_7, i32 %mro2_s_M_elems_V_3, i32 %mro2_s_M_elems_V_2, i32 %mro2_s_M_elems_V_1, i32 %mro2_s_M_elems_V_0, i32 %mro2_s_M_elems_V_4, i32 %mro2_s_M_elems_V_5, i32 %mro2_s_M_elems_V_6, i32 %mro2_s_M_elems_V_7, i32 %mro3_s_M_elems_V_3, i32 %mro3_s_M_elems_V_2, i32 %mro3_s_M_elems_V_1, i32 %mro3_s_M_elems_V_0, i32 %mro3_s_M_elems_V_4, i32 %mro3_s_M_elems_V_5, i32 %mro3_s_M_elems_V_6, i32 %mro3_s_M_elems_V_7" [src/awq_macro.cpp:324]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%pout_local0 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 15 'extractvalue' 'pout_local0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%pout_local0_1 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 16 'extractvalue' 'pout_local0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%pout_local0_2 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 17 'extractvalue' 'pout_local0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%pout_local0_3 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 18 'extractvalue' 'pout_local0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%pout_local0_4 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 19 'extractvalue' 'pout_local0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%pout_local0_5 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 20 'extractvalue' 'pout_local0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pout_local0_6 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 21 'extractvalue' 'pout_local0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%pout_local0_7 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 22 'extractvalue' 'pout_local0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pout_local1 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 23 'extractvalue' 'pout_local1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%pout_local1_1 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 24 'extractvalue' 'pout_local1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%pout_local1_2 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 25 'extractvalue' 'pout_local1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%pout_local1_3 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 26 'extractvalue' 'pout_local1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pout_local1_4 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 27 'extractvalue' 'pout_local1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%pout_local1_5 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 28 'extractvalue' 'pout_local1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%pout_local1_6 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 29 'extractvalue' 'pout_local1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%pout_local1_7 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 30 'extractvalue' 'pout_local1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%pout_local2 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 31 'extractvalue' 'pout_local2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%pout_local2_1 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 32 'extractvalue' 'pout_local2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pout_local2_2 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 33 'extractvalue' 'pout_local2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%pout_local2_3 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 34 'extractvalue' 'pout_local2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%pout_local2_4 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 35 'extractvalue' 'pout_local2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%pout_local2_5 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 36 'extractvalue' 'pout_local2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%pout_local2_6 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 37 'extractvalue' 'pout_local2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%pout_local2_7 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 38 'extractvalue' 'pout_local2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%pout_local3 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 39 'extractvalue' 'pout_local3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%pout_local3_1 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 40 'extractvalue' 'pout_local3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pout_local3_2 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 41 'extractvalue' 'pout_local3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%pout_local3_3 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 42 'extractvalue' 'pout_local3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pout_local3_4 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 43 'extractvalue' 'pout_local3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pout_local3_5 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 44 'extractvalue' 'pout_local3_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pout_local3_6 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 45 'extractvalue' 'pout_local3_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%pout_local3_7 = extractvalue i1024 %call_ret" [src/awq_macro.cpp:324]   --->   Operation 46 'extractvalue' 'pout_local3_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 47 [2/2] (2.27ns)   --->   "%call_ln337 = call void @Loop_VITIS_LOOP_337_3_proc, i32 %pout_local3, i32 %pout_local3_4, i32 %pout_local3_1, i32 %pout_local3_5, i32 %pout_local3_2, i32 %pout_local3_6, i32 %pout_local3_3, i32 %pout_local3_7, i32 %pout_local2, i32 %pout_local2_4, i32 %pout_local2_1, i32 %pout_local2_5, i32 %pout_local2_2, i32 %pout_local2_6, i32 %pout_local2_3, i32 %pout_local2_7, i32 %pout_local1, i32 %pout_local1_4, i32 %pout_local1_1, i32 %pout_local1_5, i32 %pout_local1_2, i32 %pout_local1_6, i32 %pout_local1_3, i32 %pout_local1_7, i32 %pout_local0, i32 %pout_local0_4, i32 %pout_local0_1, i32 %pout_local0_5, i32 %pout_local0_2, i32 %pout_local0_6, i32 %pout_local0_3, i32 %pout_local0_7, i128 %out_r" [src/awq_macro.cpp:337]   --->   Operation 47 'call' 'call_ln337' <Predicate = true> <Delay = 2.27> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @row_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %row_c, i16 %row_c" [src/awq_macro.cpp:316]   --->   Operation 48 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i16 %row_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 49 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @mro3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %mro3_c, i128 %mro3_c" [src/awq_macro.cpp:316]   --->   Operation 50 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i128 %mro3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 51 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @mro2_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %mro2_c, i128 %mro2_c" [src/awq_macro.cpp:316]   --->   Operation 52 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i128 %mro2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 53 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @mro1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %mro1_c, i128 %mro1_c" [src/awq_macro.cpp:316]   --->   Operation 54 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i128 %mro1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 55 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @mro0_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %mro0_c, i128 %mro0_c" [src/awq_macro.cpp:316]   --->   Operation 56 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i128 %mro0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 57 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @xi_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i128 %xi_c, i128 %xi_c" [src/awq_macro.cpp:316]   --->   Operation 58 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln316 = specinterface void @_ssdm_op_SpecInterface, i128 %xi_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [src/awq_macro.cpp:316]   --->   Operation 59 'specinterface' 'specinterface_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln316 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8" [src/awq_macro.cpp:316]   --->   Operation 60 'specdataflowpipeline' 'specdataflowpipeline_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln264 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/awq_macro.cpp:264]   --->   Operation 125 'spectopmodule' 'spectopmodule_ln264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %out_r"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %xi"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %xi, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mro0"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mro1"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro1, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mro2"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro2, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mro3"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mro3, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %row"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %row, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (2.79ns)   --->   "%call_ln337 = call void @Loop_VITIS_LOOP_337_3_proc, i32 %pout_local3, i32 %pout_local3_4, i32 %pout_local3_1, i32 %pout_local3_5, i32 %pout_local3_2, i32 %pout_local3_6, i32 %pout_local3_3, i32 %pout_local3_7, i32 %pout_local2, i32 %pout_local2_4, i32 %pout_local2_1, i32 %pout_local2_5, i32 %pout_local2_2, i32 %pout_local2_6, i32 %pout_local2_3, i32 %pout_local2_7, i32 %pout_local1, i32 %pout_local1_4, i32 %pout_local1_1, i32 %pout_local1_5, i32 %pout_local1_2, i32 %pout_local1_6, i32 %pout_local1_3, i32 %pout_local1_7, i32 %pout_local0, i32 %pout_local0_4, i32 %pout_local0_1, i32 %pout_local0_5, i32 %pout_local0_2, i32 %pout_local0_6, i32 %pout_local0_3, i32 %pout_local0_7, i128 %out_r" [src/awq_macro.cpp:337]   --->   Operation 140 'call' 'call_ln337' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln356 = ret" [src/awq_macro.cpp:356]   --->   Operation 141 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mro0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mro1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mro2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mro3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xi3_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro0_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro1_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro2_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mro3_s_M_elems_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_read                   (read                ) [ 00000]
row_c                      (alloca              ) [ 01111]
mro3_c                     (alloca              ) [ 01111]
mro2_c                     (alloca              ) [ 01111]
mro1_c                     (alloca              ) [ 01111]
mro0_c                     (alloca              ) [ 01111]
xi_c                       (alloca              ) [ 01111]
call_ln316                 (call                ) [ 00000]
call_ret                   (call                ) [ 00000]
pout_local0                (extractvalue        ) [ 00001]
pout_local0_1              (extractvalue        ) [ 00001]
pout_local0_2              (extractvalue        ) [ 00001]
pout_local0_3              (extractvalue        ) [ 00001]
pout_local0_4              (extractvalue        ) [ 00001]
pout_local0_5              (extractvalue        ) [ 00001]
pout_local0_6              (extractvalue        ) [ 00001]
pout_local0_7              (extractvalue        ) [ 00001]
pout_local1                (extractvalue        ) [ 00001]
pout_local1_1              (extractvalue        ) [ 00001]
pout_local1_2              (extractvalue        ) [ 00001]
pout_local1_3              (extractvalue        ) [ 00001]
pout_local1_4              (extractvalue        ) [ 00001]
pout_local1_5              (extractvalue        ) [ 00001]
pout_local1_6              (extractvalue        ) [ 00001]
pout_local1_7              (extractvalue        ) [ 00001]
pout_local2                (extractvalue        ) [ 00001]
pout_local2_1              (extractvalue        ) [ 00001]
pout_local2_2              (extractvalue        ) [ 00001]
pout_local2_3              (extractvalue        ) [ 00001]
pout_local2_4              (extractvalue        ) [ 00001]
pout_local2_5              (extractvalue        ) [ 00001]
pout_local2_6              (extractvalue        ) [ 00001]
pout_local2_7              (extractvalue        ) [ 00001]
pout_local3                (extractvalue        ) [ 00001]
pout_local3_1              (extractvalue        ) [ 00001]
pout_local3_2              (extractvalue        ) [ 00001]
pout_local3_3              (extractvalue        ) [ 00001]
pout_local3_4              (extractvalue        ) [ 00001]
pout_local3_5              (extractvalue        ) [ 00001]
pout_local3_6              (extractvalue        ) [ 00001]
pout_local3_7              (extractvalue        ) [ 00001]
empty                      (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
empty_44                   (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
empty_45                   (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
empty_46                   (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
empty_47                   (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
empty_48                   (specchannel         ) [ 00000]
specinterface_ln316        (specinterface       ) [ 00000]
specdataflowpipeline_ln316 (specdataflowpipeline) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
spectopmodule_ln264        (spectopmodule       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
call_ln337                 (call                ) [ 00000]
ret_ln356                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mro0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mro1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mro2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mro3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xi3_s_M_elems_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xi3_s_M_elems_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xi3_s_M_elems_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xi3_s_M_elems_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xi3_s_M_elems_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xi3_s_M_elems_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xi2_s_M_elems_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xi2_s_M_elems_V_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xi2_s_M_elems_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xi2_s_M_elems_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xi2_s_M_elems_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xi2_s_M_elems_V_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xi1_s_M_elems_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xi1_s_M_elems_V_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xi1_s_M_elems_V_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xi1_s_M_elems_V_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xi1_s_M_elems_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xi1_s_M_elems_V_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="xi0_s_M_elems_V_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="xi1_s_M_elems_V_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xi2_s_M_elems_V_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="xi3_s_M_elems_V_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xi0_s_M_elems_V_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xi1_s_M_elems_V_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="xi2_s_M_elems_V_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="xi3_s_M_elems_V_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="xi0_s_M_elems_V_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="xi0_s_M_elems_V_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="xi0_s_M_elems_V_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="xi0_s_M_elems_V_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="xi0_s_M_elems_V_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="xi0_s_M_elems_V_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="mro0_s_M_elems_V_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="mro0_s_M_elems_V_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="mro0_s_M_elems_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="mro0_s_M_elems_V_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="mro0_s_M_elems_V_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="mro0_s_M_elems_V_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="mro0_s_M_elems_V_6">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="mro0_s_M_elems_V_7">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="mro1_s_M_elems_V_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="mro1_s_M_elems_V_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="mro1_s_M_elems_V_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="mro1_s_M_elems_V_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="mro1_s_M_elems_V_4">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="mro1_s_M_elems_V_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="mro1_s_M_elems_V_6">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="mro1_s_M_elems_V_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="mro2_s_M_elems_V_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="mro2_s_M_elems_V_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="mro2_s_M_elems_V_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="mro2_s_M_elems_V_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="mro2_s_M_elems_V_4">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="mro2_s_M_elems_V_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="mro2_s_M_elems_V_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="mro2_s_M_elems_V_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="mro3_s_M_elems_V_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="mro3_s_M_elems_V_2">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="mro3_s_M_elems_V_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="mro3_s_M_elems_V_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="mro3_s_M_elems_V_4">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="mro3_s_M_elems_V_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="mro3_s_M_elems_V_6">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="mro3_s_M_elems_V_7">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_324_2_proc"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_337_3_proc"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_c_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro3_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro2_c_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro1_c_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro0_c_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi_c_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="row_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mro3_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mro3_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mro2_c_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mro2_c/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mro1_c_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mro1_c/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mro0_c_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mro0_c/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xi_c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xi_c/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="row_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="call_ln316_entry_proc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="0" index="2" bw="128" slack="0"/>
<pin id="232" dir="0" index="3" bw="128" slack="0"/>
<pin id="233" dir="0" index="4" bw="128" slack="0"/>
<pin id="234" dir="0" index="5" bw="128" slack="0"/>
<pin id="235" dir="0" index="6" bw="128" slack="0"/>
<pin id="236" dir="0" index="7" bw="128" slack="0"/>
<pin id="237" dir="0" index="8" bw="128" slack="0"/>
<pin id="238" dir="0" index="9" bw="128" slack="0"/>
<pin id="239" dir="0" index="10" bw="128" slack="0"/>
<pin id="240" dir="0" index="11" bw="16" slack="0"/>
<pin id="241" dir="0" index="12" bw="16" slack="0"/>
<pin id="242" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_Loop_VITIS_LOOP_324_2_proc_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1024" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="1"/>
<pin id="253" dir="0" index="2" bw="128" slack="1"/>
<pin id="254" dir="0" index="3" bw="128" slack="1"/>
<pin id="255" dir="0" index="4" bw="128" slack="1"/>
<pin id="256" dir="0" index="5" bw="128" slack="1"/>
<pin id="257" dir="0" index="6" bw="128" slack="1"/>
<pin id="258" dir="0" index="7" bw="32" slack="0"/>
<pin id="259" dir="0" index="8" bw="32" slack="0"/>
<pin id="260" dir="0" index="9" bw="32" slack="0"/>
<pin id="261" dir="0" index="10" bw="32" slack="0"/>
<pin id="262" dir="0" index="11" bw="32" slack="0"/>
<pin id="263" dir="0" index="12" bw="32" slack="0"/>
<pin id="264" dir="0" index="13" bw="32" slack="0"/>
<pin id="265" dir="0" index="14" bw="32" slack="0"/>
<pin id="266" dir="0" index="15" bw="32" slack="0"/>
<pin id="267" dir="0" index="16" bw="32" slack="0"/>
<pin id="268" dir="0" index="17" bw="32" slack="0"/>
<pin id="269" dir="0" index="18" bw="32" slack="0"/>
<pin id="270" dir="0" index="19" bw="32" slack="0"/>
<pin id="271" dir="0" index="20" bw="32" slack="0"/>
<pin id="272" dir="0" index="21" bw="32" slack="0"/>
<pin id="273" dir="0" index="22" bw="32" slack="0"/>
<pin id="274" dir="0" index="23" bw="32" slack="0"/>
<pin id="275" dir="0" index="24" bw="32" slack="0"/>
<pin id="276" dir="0" index="25" bw="32" slack="0"/>
<pin id="277" dir="0" index="26" bw="32" slack="0"/>
<pin id="278" dir="0" index="27" bw="32" slack="0"/>
<pin id="279" dir="0" index="28" bw="32" slack="0"/>
<pin id="280" dir="0" index="29" bw="32" slack="0"/>
<pin id="281" dir="0" index="30" bw="32" slack="0"/>
<pin id="282" dir="0" index="31" bw="32" slack="0"/>
<pin id="283" dir="0" index="32" bw="32" slack="0"/>
<pin id="284" dir="0" index="33" bw="32" slack="0"/>
<pin id="285" dir="0" index="34" bw="32" slack="0"/>
<pin id="286" dir="0" index="35" bw="32" slack="0"/>
<pin id="287" dir="0" index="36" bw="32" slack="0"/>
<pin id="288" dir="0" index="37" bw="32" slack="0"/>
<pin id="289" dir="0" index="38" bw="32" slack="0"/>
<pin id="290" dir="0" index="39" bw="32" slack="0"/>
<pin id="291" dir="0" index="40" bw="32" slack="0"/>
<pin id="292" dir="0" index="41" bw="32" slack="0"/>
<pin id="293" dir="0" index="42" bw="32" slack="0"/>
<pin id="294" dir="0" index="43" bw="32" slack="0"/>
<pin id="295" dir="0" index="44" bw="32" slack="0"/>
<pin id="296" dir="0" index="45" bw="32" slack="0"/>
<pin id="297" dir="0" index="46" bw="32" slack="0"/>
<pin id="298" dir="0" index="47" bw="32" slack="0"/>
<pin id="299" dir="0" index="48" bw="32" slack="0"/>
<pin id="300" dir="0" index="49" bw="32" slack="0"/>
<pin id="301" dir="0" index="50" bw="32" slack="0"/>
<pin id="302" dir="0" index="51" bw="32" slack="0"/>
<pin id="303" dir="0" index="52" bw="32" slack="0"/>
<pin id="304" dir="0" index="53" bw="32" slack="0"/>
<pin id="305" dir="0" index="54" bw="32" slack="0"/>
<pin id="306" dir="0" index="55" bw="32" slack="0"/>
<pin id="307" dir="0" index="56" bw="32" slack="0"/>
<pin id="308" dir="0" index="57" bw="32" slack="0"/>
<pin id="309" dir="0" index="58" bw="32" slack="0"/>
<pin id="310" dir="0" index="59" bw="32" slack="0"/>
<pin id="311" dir="0" index="60" bw="32" slack="0"/>
<pin id="312" dir="0" index="61" bw="32" slack="0"/>
<pin id="313" dir="0" index="62" bw="32" slack="0"/>
<pin id="314" dir="0" index="63" bw="32" slack="0"/>
<pin id="315" dir="0" index="64" bw="32" slack="0"/>
<pin id="316" dir="0" index="65" bw="32" slack="0"/>
<pin id="317" dir="0" index="66" bw="32" slack="0"/>
<pin id="318" dir="0" index="67" bw="32" slack="0"/>
<pin id="319" dir="0" index="68" bw="32" slack="0"/>
<pin id="320" dir="0" index="69" bw="32" slack="0"/>
<pin id="321" dir="0" index="70" bw="32" slack="0"/>
<pin id="322" dir="0" index="71" bw="32" slack="0"/>
<pin id="323" dir="0" index="72" bw="32" slack="0"/>
<pin id="324" dir="0" index="73" bw="32" slack="0"/>
<pin id="325" dir="0" index="74" bw="32" slack="0"/>
<pin id="326" dir="0" index="75" bw="32" slack="0"/>
<pin id="327" dir="0" index="76" bw="32" slack="0"/>
<pin id="328" dir="0" index="77" bw="32" slack="0"/>
<pin id="329" dir="0" index="78" bw="32" slack="0"/>
<pin id="330" dir="0" index="79" bw="32" slack="0"/>
<pin id="331" dir="0" index="80" bw="32" slack="0"/>
<pin id="332" dir="0" index="81" bw="32" slack="0"/>
<pin id="333" dir="0" index="82" bw="32" slack="0"/>
<pin id="334" dir="0" index="83" bw="32" slack="0"/>
<pin id="335" dir="0" index="84" bw="32" slack="0"/>
<pin id="336" dir="0" index="85" bw="32" slack="0"/>
<pin id="337" dir="0" index="86" bw="32" slack="0"/>
<pin id="338" dir="0" index="87" bw="32" slack="0"/>
<pin id="339" dir="0" index="88" bw="32" slack="0"/>
<pin id="340" dir="0" index="89" bw="32" slack="0"/>
<pin id="341" dir="0" index="90" bw="32" slack="0"/>
<pin id="342" dir="0" index="91" bw="32" slack="0"/>
<pin id="343" dir="0" index="92" bw="32" slack="0"/>
<pin id="344" dir="0" index="93" bw="32" slack="0"/>
<pin id="345" dir="0" index="94" bw="32" slack="0"/>
<pin id="346" dir="0" index="95" bw="32" slack="0"/>
<pin id="347" dir="0" index="96" bw="32" slack="0"/>
<pin id="348" dir="0" index="97" bw="32" slack="0"/>
<pin id="349" dir="0" index="98" bw="32" slack="0"/>
<pin id="350" dir="0" index="99" bw="32" slack="0"/>
<pin id="351" dir="0" index="100" bw="32" slack="0"/>
<pin id="352" dir="0" index="101" bw="32" slack="0"/>
<pin id="353" dir="0" index="102" bw="32" slack="0"/>
<pin id="354" dir="1" index="103" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_Loop_VITIS_LOOP_337_3_proc_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="32" slack="0"/>
<pin id="457" dir="0" index="4" bw="32" slack="0"/>
<pin id="458" dir="0" index="5" bw="32" slack="0"/>
<pin id="459" dir="0" index="6" bw="32" slack="0"/>
<pin id="460" dir="0" index="7" bw="32" slack="0"/>
<pin id="461" dir="0" index="8" bw="32" slack="0"/>
<pin id="462" dir="0" index="9" bw="32" slack="0"/>
<pin id="463" dir="0" index="10" bw="32" slack="0"/>
<pin id="464" dir="0" index="11" bw="32" slack="0"/>
<pin id="465" dir="0" index="12" bw="32" slack="0"/>
<pin id="466" dir="0" index="13" bw="32" slack="0"/>
<pin id="467" dir="0" index="14" bw="32" slack="0"/>
<pin id="468" dir="0" index="15" bw="32" slack="0"/>
<pin id="469" dir="0" index="16" bw="32" slack="0"/>
<pin id="470" dir="0" index="17" bw="32" slack="0"/>
<pin id="471" dir="0" index="18" bw="32" slack="0"/>
<pin id="472" dir="0" index="19" bw="32" slack="0"/>
<pin id="473" dir="0" index="20" bw="32" slack="0"/>
<pin id="474" dir="0" index="21" bw="32" slack="0"/>
<pin id="475" dir="0" index="22" bw="32" slack="0"/>
<pin id="476" dir="0" index="23" bw="32" slack="0"/>
<pin id="477" dir="0" index="24" bw="32" slack="0"/>
<pin id="478" dir="0" index="25" bw="32" slack="0"/>
<pin id="479" dir="0" index="26" bw="32" slack="0"/>
<pin id="480" dir="0" index="27" bw="32" slack="0"/>
<pin id="481" dir="0" index="28" bw="32" slack="0"/>
<pin id="482" dir="0" index="29" bw="32" slack="0"/>
<pin id="483" dir="0" index="30" bw="32" slack="0"/>
<pin id="484" dir="0" index="31" bw="32" slack="0"/>
<pin id="485" dir="0" index="32" bw="32" slack="0"/>
<pin id="486" dir="0" index="33" bw="128" slack="0"/>
<pin id="487" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln337/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="pout_local0_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1024" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="pout_local0_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1024" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_1/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pout_local0_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1024" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="pout_local0_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1024" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_3/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pout_local0_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1024" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_4/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="pout_local0_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1024" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_5/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="pout_local0_6_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1024" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_6/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="pout_local0_7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1024" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local0_7/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pout_local1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1024" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="pout_local1_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1024" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_1/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="pout_local1_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1024" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="pout_local1_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1024" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_3/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="pout_local1_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1024" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_4/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="pout_local1_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1024" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_5/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="pout_local1_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1024" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_6/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="pout_local1_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1024" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local1_7/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="pout_local2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1024" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="pout_local2_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1024" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="pout_local2_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1024" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_2/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="pout_local2_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1024" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="pout_local2_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1024" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_4/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="pout_local2_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1024" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_5/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="pout_local2_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1024" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_6/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="pout_local2_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1024" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local2_7/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="pout_local3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1024" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="pout_local3_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1024" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_1/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="pout_local3_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1024" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_2/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="pout_local3_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1024" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_3/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="pout_local3_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1024" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_4/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="pout_local3_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1024" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_5/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="pout_local3_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1024" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_6/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="pout_local3_7_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1024" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pout_local3_7/3 "/>
</bind>
</comp>

<comp id="650" class="1005" name="row_c_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="row_c "/>
</bind>
</comp>

<comp id="656" class="1005" name="mro3_c_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="128" slack="0"/>
<pin id="658" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="mro3_c "/>
</bind>
</comp>

<comp id="662" class="1005" name="mro2_c_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="128" slack="0"/>
<pin id="664" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="mro2_c "/>
</bind>
</comp>

<comp id="668" class="1005" name="mro1_c_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="128" slack="0"/>
<pin id="670" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="mro1_c "/>
</bind>
</comp>

<comp id="674" class="1005" name="mro0_c_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="128" slack="0"/>
<pin id="676" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="mro0_c "/>
</bind>
</comp>

<comp id="680" class="1005" name="xi_c_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="128" slack="0"/>
<pin id="682" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="xi_c "/>
</bind>
</comp>

<comp id="686" class="1005" name="pout_local0_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0 "/>
</bind>
</comp>

<comp id="691" class="1005" name="pout_local0_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="pout_local0_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="pout_local0_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="pout_local0_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="pout_local0_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="pout_local0_6_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_6 "/>
</bind>
</comp>

<comp id="721" class="1005" name="pout_local0_7_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local0_7 "/>
</bind>
</comp>

<comp id="726" class="1005" name="pout_local1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="pout_local1_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="pout_local1_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="pout_local1_3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="pout_local1_4_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="pout_local1_5_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_5 "/>
</bind>
</comp>

<comp id="756" class="1005" name="pout_local1_6_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_6 "/>
</bind>
</comp>

<comp id="761" class="1005" name="pout_local1_7_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local1_7 "/>
</bind>
</comp>

<comp id="766" class="1005" name="pout_local2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="pout_local2_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="pout_local2_2_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="pout_local2_3_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="pout_local2_4_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_4 "/>
</bind>
</comp>

<comp id="791" class="1005" name="pout_local2_5_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_5 "/>
</bind>
</comp>

<comp id="796" class="1005" name="pout_local2_6_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_6 "/>
</bind>
</comp>

<comp id="801" class="1005" name="pout_local2_7_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local2_7 "/>
</bind>
</comp>

<comp id="806" class="1005" name="pout_local3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3 "/>
</bind>
</comp>

<comp id="811" class="1005" name="pout_local3_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="pout_local3_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="pout_local3_3_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="pout_local3_4_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_4 "/>
</bind>
</comp>

<comp id="831" class="1005" name="pout_local3_5_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_5 "/>
</bind>
</comp>

<comp id="836" class="1005" name="pout_local3_6_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_6 "/>
</bind>
</comp>

<comp id="841" class="1005" name="pout_local3_7_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_local3_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="144" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="144" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="144" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="144" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="144" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="144" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="142" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="243"><net_src comp="146" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="228" pin=9"/></net>

<net id="249"><net_src comp="222" pin="2"/><net_sink comp="228" pin=11"/></net>

<net id="355"><net_src comp="148" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="356"><net_src comp="150" pin="0"/><net_sink comp="250" pin=7"/></net>

<net id="357"><net_src comp="150" pin="0"/><net_sink comp="250" pin=8"/></net>

<net id="358"><net_src comp="150" pin="0"/><net_sink comp="250" pin=9"/></net>

<net id="359"><net_src comp="150" pin="0"/><net_sink comp="250" pin=10"/></net>

<net id="360"><net_src comp="150" pin="0"/><net_sink comp="250" pin=11"/></net>

<net id="361"><net_src comp="150" pin="0"/><net_sink comp="250" pin=12"/></net>

<net id="362"><net_src comp="150" pin="0"/><net_sink comp="250" pin=13"/></net>

<net id="363"><net_src comp="150" pin="0"/><net_sink comp="250" pin=14"/></net>

<net id="364"><net_src comp="150" pin="0"/><net_sink comp="250" pin=15"/></net>

<net id="365"><net_src comp="150" pin="0"/><net_sink comp="250" pin=16"/></net>

<net id="366"><net_src comp="150" pin="0"/><net_sink comp="250" pin=17"/></net>

<net id="367"><net_src comp="150" pin="0"/><net_sink comp="250" pin=18"/></net>

<net id="368"><net_src comp="150" pin="0"/><net_sink comp="250" pin=19"/></net>

<net id="369"><net_src comp="150" pin="0"/><net_sink comp="250" pin=20"/></net>

<net id="370"><net_src comp="150" pin="0"/><net_sink comp="250" pin=21"/></net>

<net id="371"><net_src comp="150" pin="0"/><net_sink comp="250" pin=22"/></net>

<net id="372"><net_src comp="150" pin="0"/><net_sink comp="250" pin=23"/></net>

<net id="373"><net_src comp="150" pin="0"/><net_sink comp="250" pin=24"/></net>

<net id="374"><net_src comp="150" pin="0"/><net_sink comp="250" pin=25"/></net>

<net id="375"><net_src comp="150" pin="0"/><net_sink comp="250" pin=26"/></net>

<net id="376"><net_src comp="150" pin="0"/><net_sink comp="250" pin=27"/></net>

<net id="377"><net_src comp="150" pin="0"/><net_sink comp="250" pin=28"/></net>

<net id="378"><net_src comp="150" pin="0"/><net_sink comp="250" pin=29"/></net>

<net id="379"><net_src comp="150" pin="0"/><net_sink comp="250" pin=30"/></net>

<net id="380"><net_src comp="150" pin="0"/><net_sink comp="250" pin=31"/></net>

<net id="381"><net_src comp="150" pin="0"/><net_sink comp="250" pin=32"/></net>

<net id="382"><net_src comp="150" pin="0"/><net_sink comp="250" pin=33"/></net>

<net id="383"><net_src comp="150" pin="0"/><net_sink comp="250" pin=34"/></net>

<net id="384"><net_src comp="150" pin="0"/><net_sink comp="250" pin=35"/></net>

<net id="385"><net_src comp="150" pin="0"/><net_sink comp="250" pin=36"/></net>

<net id="386"><net_src comp="150" pin="0"/><net_sink comp="250" pin=37"/></net>

<net id="387"><net_src comp="150" pin="0"/><net_sink comp="250" pin=38"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="250" pin=39"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="250" pin=40"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="250" pin=41"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="250" pin=42"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="250" pin=43"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="250" pin=44"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="250" pin=45"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="250" pin=46"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="250" pin=47"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="250" pin=48"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="250" pin=49"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="250" pin=50"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="250" pin=51"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="250" pin=52"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="250" pin=53"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="250" pin=54"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="250" pin=55"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="250" pin=56"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="250" pin=57"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="250" pin=58"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="250" pin=59"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="250" pin=60"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="250" pin=61"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="250" pin=62"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="250" pin=63"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="250" pin=64"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="250" pin=65"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="250" pin=66"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="250" pin=67"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="250" pin=68"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="250" pin=69"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="250" pin=70"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="250" pin=71"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="250" pin=72"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="250" pin=73"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="250" pin=74"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="250" pin=75"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="250" pin=76"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="250" pin=77"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="250" pin=78"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="250" pin=79"/></net>

<net id="429"><net_src comp="96" pin="0"/><net_sink comp="250" pin=80"/></net>

<net id="430"><net_src comp="98" pin="0"/><net_sink comp="250" pin=81"/></net>

<net id="431"><net_src comp="100" pin="0"/><net_sink comp="250" pin=82"/></net>

<net id="432"><net_src comp="102" pin="0"/><net_sink comp="250" pin=83"/></net>

<net id="433"><net_src comp="104" pin="0"/><net_sink comp="250" pin=84"/></net>

<net id="434"><net_src comp="106" pin="0"/><net_sink comp="250" pin=85"/></net>

<net id="435"><net_src comp="108" pin="0"/><net_sink comp="250" pin=86"/></net>

<net id="436"><net_src comp="110" pin="0"/><net_sink comp="250" pin=87"/></net>

<net id="437"><net_src comp="112" pin="0"/><net_sink comp="250" pin=88"/></net>

<net id="438"><net_src comp="114" pin="0"/><net_sink comp="250" pin=89"/></net>

<net id="439"><net_src comp="116" pin="0"/><net_sink comp="250" pin=90"/></net>

<net id="440"><net_src comp="118" pin="0"/><net_sink comp="250" pin=91"/></net>

<net id="441"><net_src comp="120" pin="0"/><net_sink comp="250" pin=92"/></net>

<net id="442"><net_src comp="122" pin="0"/><net_sink comp="250" pin=93"/></net>

<net id="443"><net_src comp="124" pin="0"/><net_sink comp="250" pin=94"/></net>

<net id="444"><net_src comp="126" pin="0"/><net_sink comp="250" pin=95"/></net>

<net id="445"><net_src comp="128" pin="0"/><net_sink comp="250" pin=96"/></net>

<net id="446"><net_src comp="130" pin="0"/><net_sink comp="250" pin=97"/></net>

<net id="447"><net_src comp="132" pin="0"/><net_sink comp="250" pin=98"/></net>

<net id="448"><net_src comp="134" pin="0"/><net_sink comp="250" pin=99"/></net>

<net id="449"><net_src comp="136" pin="0"/><net_sink comp="250" pin=100"/></net>

<net id="450"><net_src comp="138" pin="0"/><net_sink comp="250" pin=101"/></net>

<net id="451"><net_src comp="140" pin="0"/><net_sink comp="250" pin=102"/></net>

<net id="488"><net_src comp="152" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="452" pin=33"/></net>

<net id="493"><net_src comp="250" pin="103"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="452" pin=25"/></net>

<net id="498"><net_src comp="250" pin="103"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="452" pin=27"/></net>

<net id="503"><net_src comp="250" pin="103"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="452" pin=29"/></net>

<net id="508"><net_src comp="250" pin="103"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="452" pin=31"/></net>

<net id="513"><net_src comp="250" pin="103"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="452" pin=26"/></net>

<net id="518"><net_src comp="250" pin="103"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="452" pin=28"/></net>

<net id="523"><net_src comp="250" pin="103"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="452" pin=30"/></net>

<net id="528"><net_src comp="250" pin="103"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="452" pin=32"/></net>

<net id="533"><net_src comp="250" pin="103"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="452" pin=17"/></net>

<net id="538"><net_src comp="250" pin="103"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="452" pin=19"/></net>

<net id="543"><net_src comp="250" pin="103"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="452" pin=21"/></net>

<net id="548"><net_src comp="250" pin="103"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="452" pin=23"/></net>

<net id="553"><net_src comp="250" pin="103"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="452" pin=18"/></net>

<net id="558"><net_src comp="250" pin="103"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="452" pin=20"/></net>

<net id="563"><net_src comp="250" pin="103"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="452" pin=22"/></net>

<net id="568"><net_src comp="250" pin="103"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="452" pin=24"/></net>

<net id="573"><net_src comp="250" pin="103"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="452" pin=9"/></net>

<net id="578"><net_src comp="250" pin="103"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="452" pin=11"/></net>

<net id="583"><net_src comp="250" pin="103"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="452" pin=13"/></net>

<net id="588"><net_src comp="250" pin="103"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="452" pin=15"/></net>

<net id="593"><net_src comp="250" pin="103"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="452" pin=10"/></net>

<net id="598"><net_src comp="250" pin="103"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="452" pin=12"/></net>

<net id="603"><net_src comp="250" pin="103"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="452" pin=14"/></net>

<net id="608"><net_src comp="250" pin="103"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="452" pin=16"/></net>

<net id="613"><net_src comp="250" pin="103"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="618"><net_src comp="250" pin="103"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="452" pin=3"/></net>

<net id="623"><net_src comp="250" pin="103"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="452" pin=5"/></net>

<net id="628"><net_src comp="250" pin="103"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="452" pin=7"/></net>

<net id="633"><net_src comp="250" pin="103"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="638"><net_src comp="250" pin="103"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="643"><net_src comp="250" pin="103"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="452" pin=6"/></net>

<net id="648"><net_src comp="250" pin="103"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="452" pin=8"/></net>

<net id="653"><net_src comp="198" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="228" pin=12"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="659"><net_src comp="202" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="228" pin=10"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="665"><net_src comp="206" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="228" pin=8"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="671"><net_src comp="210" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="228" pin=6"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="677"><net_src comp="214" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="683"><net_src comp="218" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="689"><net_src comp="490" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="452" pin=25"/></net>

<net id="694"><net_src comp="495" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="452" pin=27"/></net>

<net id="699"><net_src comp="500" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="452" pin=29"/></net>

<net id="704"><net_src comp="505" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="452" pin=31"/></net>

<net id="709"><net_src comp="510" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="452" pin=26"/></net>

<net id="714"><net_src comp="515" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="452" pin=28"/></net>

<net id="719"><net_src comp="520" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="452" pin=30"/></net>

<net id="724"><net_src comp="525" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="452" pin=32"/></net>

<net id="729"><net_src comp="530" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="452" pin=17"/></net>

<net id="734"><net_src comp="535" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="452" pin=19"/></net>

<net id="739"><net_src comp="540" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="452" pin=21"/></net>

<net id="744"><net_src comp="545" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="452" pin=23"/></net>

<net id="749"><net_src comp="550" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="452" pin=18"/></net>

<net id="754"><net_src comp="555" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="452" pin=20"/></net>

<net id="759"><net_src comp="560" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="452" pin=22"/></net>

<net id="764"><net_src comp="565" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="452" pin=24"/></net>

<net id="769"><net_src comp="570" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="452" pin=9"/></net>

<net id="774"><net_src comp="575" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="452" pin=11"/></net>

<net id="779"><net_src comp="580" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="452" pin=13"/></net>

<net id="784"><net_src comp="585" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="452" pin=15"/></net>

<net id="789"><net_src comp="590" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="452" pin=10"/></net>

<net id="794"><net_src comp="595" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="452" pin=12"/></net>

<net id="799"><net_src comp="600" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="452" pin=14"/></net>

<net id="804"><net_src comp="605" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="452" pin=16"/></net>

<net id="809"><net_src comp="610" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="814"><net_src comp="615" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="452" pin=3"/></net>

<net id="819"><net_src comp="620" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="452" pin=5"/></net>

<net id="824"><net_src comp="625" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="452" pin=7"/></net>

<net id="829"><net_src comp="630" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="834"><net_src comp="635" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="839"><net_src comp="640" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="452" pin=6"/></net>

<net id="844"><net_src comp="645" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="452" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
	Port: xi3_s_M_elems_V_2 | {2 3 }
	Port: xi3_s_M_elems_V_6 | {2 3 }
	Port: xi3_s_M_elems_V_1 | {2 3 }
	Port: xi3_s_M_elems_V_5 | {2 3 }
	Port: xi3_s_M_elems_V_0 | {2 3 }
	Port: xi3_s_M_elems_V_4 | {2 3 }
	Port: xi2_s_M_elems_V_2 | {2 3 }
	Port: xi2_s_M_elems_V_6 | {2 3 }
	Port: xi2_s_M_elems_V_1 | {2 3 }
	Port: xi2_s_M_elems_V_5 | {2 3 }
	Port: xi2_s_M_elems_V_0 | {2 3 }
	Port: xi2_s_M_elems_V_4 | {2 3 }
	Port: xi1_s_M_elems_V_2 | {2 3 }
	Port: xi1_s_M_elems_V_6 | {2 3 }
	Port: xi1_s_M_elems_V_1 | {2 3 }
	Port: xi1_s_M_elems_V_5 | {2 3 }
	Port: xi1_s_M_elems_V_0 | {2 3 }
	Port: xi1_s_M_elems_V_4 | {2 3 }
	Port: xi0_s_M_elems_V_3 | {2 3 }
	Port: xi1_s_M_elems_V_3 | {2 3 }
	Port: xi2_s_M_elems_V_3 | {2 3 }
	Port: xi3_s_M_elems_V_3 | {2 3 }
	Port: xi0_s_M_elems_V_7 | {2 3 }
	Port: xi1_s_M_elems_V_7 | {2 3 }
	Port: xi2_s_M_elems_V_7 | {2 3 }
	Port: xi3_s_M_elems_V_7 | {2 3 }
	Port: xi0_s_M_elems_V_2 | {2 3 }
	Port: xi0_s_M_elems_V_6 | {2 3 }
	Port: xi0_s_M_elems_V_1 | {2 3 }
	Port: xi0_s_M_elems_V_5 | {2 3 }
	Port: xi0_s_M_elems_V_0 | {2 3 }
	Port: xi0_s_M_elems_V_4 | {2 3 }
	Port: mro0_s_M_elems_V_3 | {2 3 }
	Port: mro0_s_M_elems_V_2 | {2 3 }
	Port: mro0_s_M_elems_V_1 | {2 3 }
	Port: mro0_s_M_elems_V_0 | {2 3 }
	Port: mro0_s_M_elems_V_4 | {2 3 }
	Port: mro0_s_M_elems_V_5 | {2 3 }
	Port: mro0_s_M_elems_V_6 | {2 3 }
	Port: mro0_s_M_elems_V_7 | {2 3 }
	Port: mro1_s_M_elems_V_3 | {2 3 }
	Port: mro1_s_M_elems_V_2 | {2 3 }
	Port: mro1_s_M_elems_V_1 | {2 3 }
	Port: mro1_s_M_elems_V_0 | {2 3 }
	Port: mro1_s_M_elems_V_4 | {2 3 }
	Port: mro1_s_M_elems_V_5 | {2 3 }
	Port: mro1_s_M_elems_V_6 | {2 3 }
	Port: mro1_s_M_elems_V_7 | {2 3 }
	Port: mro2_s_M_elems_V_3 | {2 3 }
	Port: mro2_s_M_elems_V_2 | {2 3 }
	Port: mro2_s_M_elems_V_1 | {2 3 }
	Port: mro2_s_M_elems_V_0 | {2 3 }
	Port: mro2_s_M_elems_V_4 | {2 3 }
	Port: mro2_s_M_elems_V_5 | {2 3 }
	Port: mro2_s_M_elems_V_6 | {2 3 }
	Port: mro2_s_M_elems_V_7 | {2 3 }
	Port: mro3_s_M_elems_V_3 | {2 3 }
	Port: mro3_s_M_elems_V_2 | {2 3 }
	Port: mro3_s_M_elems_V_1 | {2 3 }
	Port: mro3_s_M_elems_V_0 | {2 3 }
	Port: mro3_s_M_elems_V_4 | {2 3 }
	Port: mro3_s_M_elems_V_5 | {2 3 }
	Port: mro3_s_M_elems_V_6 | {2 3 }
	Port: mro3_s_M_elems_V_7 | {2 3 }
 - Input state : 
	Port: Macro_MAC_Acc4_top : xi | {1 }
	Port: Macro_MAC_Acc4_top : mro0 | {1 }
	Port: Macro_MAC_Acc4_top : mro1 | {1 }
	Port: Macro_MAC_Acc4_top : mro2 | {1 }
	Port: Macro_MAC_Acc4_top : mro3 | {1 }
	Port: Macro_MAC_Acc4_top : row | {1 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi1_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi2_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi3_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : xi0_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro0_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro1_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro2_s_M_elems_V_7 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_3 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_2 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_1 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_0 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_4 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_5 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_6 | {2 3 }
	Port: Macro_MAC_Acc4_top : mro3_s_M_elems_V_7 | {2 3 }
  - Chain level:
	State 1
		call_ln316 : 1
	State 2
	State 3
		pout_local0 : 1
		pout_local0_1 : 1
		pout_local0_2 : 1
		pout_local0_3 : 1
		pout_local0_4 : 1
		pout_local0_5 : 1
		pout_local0_6 : 1
		pout_local0_7 : 1
		pout_local1 : 1
		pout_local1_1 : 1
		pout_local1_2 : 1
		pout_local1_3 : 1
		pout_local1_4 : 1
		pout_local1_5 : 1
		pout_local1_6 : 1
		pout_local1_7 : 1
		pout_local2 : 1
		pout_local2_1 : 1
		pout_local2_2 : 1
		pout_local2_3 : 1
		pout_local2_4 : 1
		pout_local2_5 : 1
		pout_local2_6 : 1
		pout_local2_7 : 1
		pout_local3 : 1
		pout_local3_1 : 1
		pout_local3_2 : 1
		pout_local3_3 : 1
		pout_local3_4 : 1
		pout_local3_5 : 1
		pout_local3_6 : 1
		pout_local3_7 : 1
		call_ln337 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |      call_ln316_entry_proc_fu_228     |    0    |    0    |    0    |    0    |
|   call   | grp_Loop_VITIS_LOOP_324_2_proc_fu_250 |   384   |  472.64 |  124619 |  79604  |
|          | grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |    0    |    0    |   141   |   574   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   read   |          row_read_read_fu_222         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           pout_local0_fu_490          |    0    |    0    |    0    |    0    |
|          |          pout_local0_1_fu_495         |    0    |    0    |    0    |    0    |
|          |          pout_local0_2_fu_500         |    0    |    0    |    0    |    0    |
|          |          pout_local0_3_fu_505         |    0    |    0    |    0    |    0    |
|          |          pout_local0_4_fu_510         |    0    |    0    |    0    |    0    |
|          |          pout_local0_5_fu_515         |    0    |    0    |    0    |    0    |
|          |          pout_local0_6_fu_520         |    0    |    0    |    0    |    0    |
|          |          pout_local0_7_fu_525         |    0    |    0    |    0    |    0    |
|          |           pout_local1_fu_530          |    0    |    0    |    0    |    0    |
|          |          pout_local1_1_fu_535         |    0    |    0    |    0    |    0    |
|          |          pout_local1_2_fu_540         |    0    |    0    |    0    |    0    |
|          |          pout_local1_3_fu_545         |    0    |    0    |    0    |    0    |
|          |          pout_local1_4_fu_550         |    0    |    0    |    0    |    0    |
|          |          pout_local1_5_fu_555         |    0    |    0    |    0    |    0    |
|          |          pout_local1_6_fu_560         |    0    |    0    |    0    |    0    |
|extractvalue|          pout_local1_7_fu_565         |    0    |    0    |    0    |    0    |
|          |           pout_local2_fu_570          |    0    |    0    |    0    |    0    |
|          |          pout_local2_1_fu_575         |    0    |    0    |    0    |    0    |
|          |          pout_local2_2_fu_580         |    0    |    0    |    0    |    0    |
|          |          pout_local2_3_fu_585         |    0    |    0    |    0    |    0    |
|          |          pout_local2_4_fu_590         |    0    |    0    |    0    |    0    |
|          |          pout_local2_5_fu_595         |    0    |    0    |    0    |    0    |
|          |          pout_local2_6_fu_600         |    0    |    0    |    0    |    0    |
|          |          pout_local2_7_fu_605         |    0    |    0    |    0    |    0    |
|          |           pout_local3_fu_610          |    0    |    0    |    0    |    0    |
|          |          pout_local3_1_fu_615         |    0    |    0    |    0    |    0    |
|          |          pout_local3_2_fu_620         |    0    |    0    |    0    |    0    |
|          |          pout_local3_3_fu_625         |    0    |    0    |    0    |    0    |
|          |          pout_local3_4_fu_630         |    0    |    0    |    0    |    0    |
|          |          pout_local3_5_fu_635         |    0    |    0    |    0    |    0    |
|          |          pout_local3_6_fu_640         |    0    |    0    |    0    |    0    |
|          |          pout_local3_7_fu_645         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |   384   |  472.64 |  124760 |  80178  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    mro0_c_reg_674   |   128  |
|    mro1_c_reg_668   |   128  |
|    mro2_c_reg_662   |   128  |
|    mro3_c_reg_656   |   128  |
|pout_local0_1_reg_691|   32   |
|pout_local0_2_reg_696|   32   |
|pout_local0_3_reg_701|   32   |
|pout_local0_4_reg_706|   32   |
|pout_local0_5_reg_711|   32   |
|pout_local0_6_reg_716|   32   |
|pout_local0_7_reg_721|   32   |
| pout_local0_reg_686 |   32   |
|pout_local1_1_reg_731|   32   |
|pout_local1_2_reg_736|   32   |
|pout_local1_3_reg_741|   32   |
|pout_local1_4_reg_746|   32   |
|pout_local1_5_reg_751|   32   |
|pout_local1_6_reg_756|   32   |
|pout_local1_7_reg_761|   32   |
| pout_local1_reg_726 |   32   |
|pout_local2_1_reg_771|   32   |
|pout_local2_2_reg_776|   32   |
|pout_local2_3_reg_781|   32   |
|pout_local2_4_reg_786|   32   |
|pout_local2_5_reg_791|   32   |
|pout_local2_6_reg_796|   32   |
|pout_local2_7_reg_801|   32   |
| pout_local2_reg_766 |   32   |
|pout_local3_1_reg_811|   32   |
|pout_local3_2_reg_816|   32   |
|pout_local3_3_reg_821|   32   |
|pout_local3_4_reg_826|   32   |
|pout_local3_5_reg_831|   32   |
|pout_local3_6_reg_836|   32   |
|pout_local3_7_reg_841|   32   |
| pout_local3_reg_806 |   32   |
|    row_c_reg_650    |   16   |
|     xi_c_reg_680    |   128  |
+---------------------+--------+
|        Total        |  1680  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p6  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p7  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p8  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p9  |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p10 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p11 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p12 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p13 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p14 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p15 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p16 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p17 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p18 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p19 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p20 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p21 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p22 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p23 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p24 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p25 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p26 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p27 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p28 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p29 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p30 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p31 |   2  |  32  |   64   ||    0    ||    9    |
| grp_Loop_VITIS_LOOP_337_3_proc_fu_452 |  p32 |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                 |      |      |      |  2048  ||  13.664 ||    0    ||   288   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   384  |   472  | 124760 |  80178 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    0   |   288  |
|  Register |    -   |    -   |  1680  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   384  |   486  | 126440 |  80466 |
+-----------+--------+--------+--------+--------+
