# Projects
This folder contains all the projects I done in VerilogÂ® HDL.
<br>

Each Project has its own 
- dsrc (design source codes are here) 
- tsrc (test source codes are here) 
- docs (project description, block diagram and waveforms)

## Projects list
concise list of projects.

|**Name of the Project** | **Project tags** | **pending status tags** |
|---|---|---|
| testing column 1 |testing column 2| testing column 3 |


## tags abbreviations

- Project tags
    - empty - new / coding in process.
    - parameterized.
    - combi - combinational.
    - 
<br>

- Status tags
    - empty - new project / code in process.
    - doc -  pending documentations.
    - tsrc - pending testbench source code files.
    - dsrc - pending design source code files.


