Analysis & Synthesis report for FPGA_MIPS
Fri Apr 27 15:32:13 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated
 13. Source assignments for top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated
 14. Source assignments for lpm_counter0:inst1|lpm_counter:lpm_counter_component
 15. Parameter Settings for User Entity Instance: top_cycloneii:inst
 16. Parameter Settings for User Entity Instance: top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom
 17. Parameter Settings for User Entity Instance: top_cycloneii:inst|LPM_ROM:format_rom
 18. Parameter Settings for User Entity Instance: lpm_counter0:inst1|lpm_counter:lpm_counter_component
 19. Port Connectivity Checks: "top_cycloneii:inst|dmemory:MEM"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 27 15:32:13 2012        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; FPGA_MIPS                                    ;
; Top-level Entity Name              ; MIPS_DE2                                     ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 487                                          ;
;     Total combinational functions  ; 430                                          ;
;     Dedicated logic registers      ; 150                                          ;
; Total registers                    ; 150                                          ;
; Total pins                         ; 36                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 4,456                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MIPS_DE2           ; FPGA_MIPS          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+
; control.vhd                      ; yes             ; User VHDL File                         ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd            ;
; execute.vhd                      ; yes             ; User VHDL File                         ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd            ;
; ifetch.vhd                       ; yes             ; User VHDL File                         ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd             ;
; MIPS_DE2.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf           ;
; top_cycloneii.vhd                ; yes             ; Auto-Found VHDL File                   ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd      ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf                                  ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf                                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                               ;
; db/altsyncram_6401.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/tcgrom.mif             ;
; db/altsyncram_c201.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_c201.tdf ;
; format.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/format.mif             ;
; idecode.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd            ;
; dmemory.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd            ;
; lpm_counter0.vhd                 ; yes             ; Auto-Found Wizard-Generated File       ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf                              ;
; db/cntr_g3i.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf        ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 487                                   ;
;                                             ;                                       ;
; Total combinational functions               ; 430                                   ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 230                                   ;
;     -- 3 input functions                    ; 92                                    ;
;     -- <=2 input functions                  ; 108                                   ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 372                                   ;
;     -- arithmetic mode                      ; 58                                    ;
;                                             ;                                       ;
; Total registers                             ; 150                                   ;
;     -- Dedicated logic registers            ; 150                                   ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 36                                    ;
; Total memory bits                           ; 4456                                  ;
; Maximum fan-out node                        ; top_cycloneii:inst|PB1_debounced_Sync ;
; Maximum fan-out                             ; 80                                    ;
; Total fan-out                               ; 1965                                  ;
; Average fan-out                             ; 3.12                                  ;
+---------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS_DE2                                       ; 430 (0)           ; 150 (0)      ; 4456        ; 0            ; 0       ; 0         ; 36   ; 0            ; |MIPS_DE2                                                                                                              ; work         ;
;    |lpm_counter0:inst1|                         ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|lpm_counter0:inst1                                                                                           ;              ;
;       |lpm_counter:lpm_counter_component|       ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|lpm_counter0:inst1|lpm_counter:lpm_counter_component                                                         ;              ;
;          |cntr_g3i:auto_generated|              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated                                 ;              ;
;    |top_cycloneii:inst|                         ; 428 (219)         ; 149 (71)     ; 4456        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst                                                                                           ;              ;
;       |Execute:EXE|                             ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|Execute:EXE                                                                               ;              ;
;       |Idecode:ID|                              ; 85 (85)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID                                                                                ;              ;
;       |Ifetch:IFE|                              ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|Ifetch:IFE                                                                                ;              ;
;       |control:CTL|                             ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|control:CTL                                                                               ;              ;
;       |dmemory:MEM|                             ; 39 (39)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|dmemory:MEM                                                                               ;              ;
;       |lpm_rom:format_rom|                      ; 0 (0)             ; 0 (0)        ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:format_rom                                                                        ;              ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:format_rom|altrom:srom                                                            ;              ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:format_rom|altrom:srom|altsyncram:rom_block                                       ;              ;
;                |altsyncram_c201:auto_generated| ; 0 (0)             ; 0 (0)        ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated        ;              ;
;       |lpm_rom:tiny_char_gen_rom|               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:tiny_char_gen_rom                                                                 ;              ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom                                                     ;              ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block                                ;              ;
;                |altsyncram_6401:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_DE2|top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; top_cycloneii:inst|lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 60           ; 6            ; --           ; --           ; 360  ; format.mif ;
; top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; top_cycloneii:inst|Power_On            ; Stuck at VCC due to stuck port data_in ;
; top_cycloneii:inst|Ifetch:IFE|PC[0..1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3  ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 150   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Ifetch:IFE|PC[3]      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|row_address[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|dmemory:MEM|mem0[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|dmemory:MEM|mem1[0]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|pixel_col_count[5]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg2[6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg4[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg6[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg1[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg3[4]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg5[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|reg7[3]    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS_DE2|top_cycloneii:inst|pixel_row_count[0]    ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |MIPS_DE2|top_cycloneii:inst|Execute:EXE|Add1      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MIPS_DE2|top_cycloneii:inst|Execute:EXE|Add1      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|Mux4       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_DE2|top_cycloneii:inst|Idecode:ID|Mux10      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MIPS_DE2|top_cycloneii:inst|dmemory:MEM|rd_bus[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for lpm_counter0:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------+
; Assignment                ; Value ; From ; To                               ;
+---------------------------+-------+------+----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                ;
+---------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_cycloneii:inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 12    ; Untyped                                ;
; data_width     ; 1     ; Untyped                                ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom ;
+------------------------+--------------+---------------------------------------------------+
; Parameter Name         ; Value        ; Type                                              ;
+------------------------+--------------+---------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                    ;
; LPM_WIDTHAD            ; 9            ; Signed Integer                                    ;
; LPM_NUMWORDS           ; 512          ; Signed Integer                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                           ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                           ;
; LPM_FILE               ; tcgrom.mif   ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                    ;
+------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_cycloneii:inst|LPM_ROM:format_rom ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                             ;
; LPM_WIDTHAD            ; 6            ; Signed Integer                             ;
; LPM_NUMWORDS           ; 60           ; Signed Integer                             ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                    ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                    ;
; LPM_FILE               ; format.mif   ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 1           ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_g3i    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_cycloneii:inst|dmemory:MEM"                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; map_io_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; map_io_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 27 15:32:07 2012
Info: Command: quartus_map --lower_priority --read_settings_files=on --write_settings_files=off FPGA_MIPS -c FPGA_MIPS
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-behavior
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file execute.vhd
    Info: Found design unit 1: Execute-behavior
    Info: Found entity 1: Execute
Info: Found 2 design units, including 1 entities, in source file ifetch.vhd
    Info: Found design unit 1: Ifetch-behavior
    Info: Found entity 1: Ifetch
Info: Found 1 design units, including 1 entities, in source file mips_emb.bdf
    Info: Found entity 1: MIPS_EMB
Info: Found 1 design units, including 1 entities, in source file mips_de2.bdf
    Info: Found entity 1: MIPS_DE2
Warning (10645): VHDL type inferencing warning at execute.vhd(46): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at execute.vhd(69): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at execute.vhd(71): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at execute.vhd(78): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at execute.vhd(80): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at execute.vhd(82): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(39): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(41): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(43): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(45): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(47): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(49): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(51): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(53): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(56): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(58): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(60): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(62): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(64): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(66): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(68): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(70): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(86): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at ifetch.vhd(110): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Info: Elaborating entity "MIPS_DE2" for the top level hierarchy
Warning: Using design file top_cycloneii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: top_cycloneii-behavior
    Info: Found entity 1: top_cycloneii
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(340): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(342): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(359): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(361): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(412): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(414): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(640): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(642): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(644): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(646): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(648): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(650): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(652): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(654): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(656): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(658): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(660): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(662): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(664): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(666): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(668): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(670): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(675): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(677): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(679): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(681): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(683): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(685): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(687): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(689): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(691): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(693): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(695): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(697): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(699): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(701): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(703): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(705): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(707): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Info: Elaborating entity "top_cycloneii" for hierarchy "top_cycloneii:inst"
Warning (10036): Verilog HDL or VHDL warning at top_cycloneii.vhd(171): object "PB2_Single_Pulse" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_cycloneii.vhd(171): object "PB1_Single_Pulse" assigned a value but never read
Info: Elaborating entity "LPM_ROM" for hierarchy "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom"
Info: Instantiated megafunction "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "9"
    Info: Parameter "LPM_NUMWORDS" = "512"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "tcgrom.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom", which is child of megafunction instantiation "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom"
Info: Elaborating entity "altsyncram" for hierarchy "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf
    Info: Found entity 1: altsyncram_6401
Info: Elaborating entity "altsyncram_6401" for hierarchy "top_cycloneii:inst|LPM_ROM:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated"
Info: Elaborating entity "LPM_ROM" for hierarchy "top_cycloneii:inst|LPM_ROM:format_rom"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:format_rom"
Info: Instantiated megafunction "top_cycloneii:inst|LPM_ROM:format_rom" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_WIDTHAD" = "6"
    Info: Parameter "LPM_NUMWORDS" = "60"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_FILE" = "format.mif"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom", which is child of megafunction instantiation "top_cycloneii:inst|LPM_ROM:format_rom"
Info: Elaborating entity "altsyncram" for hierarchy "top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "top_cycloneii:inst|LPM_ROM:format_rom"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c201.tdf
    Info: Found entity 1: altsyncram_c201
Info: Elaborating entity "altsyncram_c201" for hierarchy "top_cycloneii:inst|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated"
Info: Elaborating entity "Ifetch" for hierarchy "top_cycloneii:inst|Ifetch:IFE"
Warning: Using design file idecode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Idecode-behavior
    Info: Found entity 1: Idecode
Warning (10645): VHDL type inferencing warning at idecode.vhd(53): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(61): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(65): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(73): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(82): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(83): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(84): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(85): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(86): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(87): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at idecode.vhd(88): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Info: Elaborating entity "Idecode" for hierarchy "top_cycloneii:inst|Idecode:ID"
Info: Elaborating entity "control" for hierarchy "top_cycloneii:inst|control:CTL"
Info: Elaborating entity "Execute" for hierarchy "top_cycloneii:inst|Execute:EXE"
Warning: Using design file dmemory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: dmemory-behavior
    Info: Found entity 1: dmemory
Warning (10645): VHDL type inferencing warning at dmemory.vhd(51): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(50): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(49): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(48): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(47): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(67): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Warning (10645): VHDL type inferencing warning at dmemory.vhd(68): two visible identifiers match "To_StdLogicVector" because the actual at position 0 has an ambiguous type - it could be "bit_vector" or "std_ulogic_vector", assuming "bit_vector"
Info: Elaborating entity "dmemory" for hierarchy "top_cycloneii:inst|dmemory:MEM"
Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter0:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter0:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g3i.tdf
    Info: Found entity 1: cntr_g3i
Info: Elaborating entity "cntr_g3i" for hierarchy "lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:format_rom|otri[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|otri[0]" feeding internal logic into a wire
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf2"
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf0"
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf1"
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf3"
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf4"
    Info (17048): Logic cell "top_cycloneii:inst|control:CTL|Op_Buf5"
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info: Implemented 549 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 23 output pins
    Info: Implemented 499 logic cells
    Info: Implemented 14 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Fri Apr 27 15:32:13 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


