{"files":[{"patch":"@@ -1233,3 +1233,0 @@\n-  INSN(vfcvt_xu_f_v,     0b1010111, 0b001, 0b00000, 0b010010);\n-  INSN(vfcvt_x_f_v,      0b1010111, 0b001, 0b00001, 0b010010);\n-  INSN(vfcvt_f_xu_v,     0b1010111, 0b001, 0b00010, 0b010010);\n@@ -1240,3 +1237,0 @@\n-  INSN(vfwcvt_xu_f_v,     0b1010111, 0b001, 0b01000, 0b010010);\n-  INSN(vfwcvt_x_f_v,      0b1010111, 0b001, 0b01001, 0b010010);\n-  INSN(vfwcvt_f_xu_v,     0b1010111, 0b001, 0b01010, 0b010010);\n@@ -1248,3 +1242,0 @@\n-  INSN(vfncvt_xu_f_w,     0b1010111, 0b001, 0b10000, 0b010010);\n-  INSN(vfncvt_x_f_w,      0b1010111, 0b001, 0b10001, 0b010010);\n-  INSN(vfncvt_f_xu_w,     0b1010111, 0b001, 0b10010, 0b010010);\n@@ -1253,1 +1244,0 @@\n-  INSN(vfncvt_rod_f_f_w,  0b1010111, 0b001, 0b10101, 0b010010);\n@@ -1452,1 +1442,0 @@\n-  INSN(vrgatherei16_vv, 0b1010111, 0b000, 0b001110);\n@@ -1509,3 +1498,0 @@\n-  \/\/ Vector Register Gather Instructions\n-  INSN(vrgather_vx, 0b1010111, 0b100, 0b001100);\n-\n@@ -1576,3 +1562,0 @@\n-  \/\/ Vector Register Gather Instructions\n-  INSN(vrgather_vi, 0b1010111, 0b011, 0b001100);\n-\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":0,"deletions":17,"binary":false,"changes":17,"status":"modified"}]}