Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr  5 22:42:55 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Carry_Adder_timing_summary_routed.rpt -pb Carry_Adder_timing_summary_routed.pb -rpx Carry_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Carry_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.307ns (42.174%)  route 5.906ns (57.826%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.335     4.580    C_8
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.056     4.636 r  Sum_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.356     4.992    C_10
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.179     5.171 r  Sum_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.525     5.697    C_12
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.181     5.878 r  Sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.736     7.614    Sum_OBUF[13]
    P26                  OBUF (Prop_obuf_I_O)         2.600    10.213 r  Sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.213    Sum[13]
    P26                                                               r  Sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.050ns  (logic 4.172ns (41.513%)  route 5.878ns (58.487%))
  Logic Levels:           9  (IBUF=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.335     4.580    C_8
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.056     4.636 r  Sum_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.356     4.992    C_10
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.179     5.171 r  Sum_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.525     5.697    C_12
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.169     5.866 r  Sum_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.708     7.573    Sum_OBUF[14]
    R26                  OBUF (Prop_obuf_I_O)         2.476    10.050 r  Sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.050    Sum[14]
    R26                                                               r  Sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 3.820ns (38.136%)  route 6.197ns (61.864%))
  Logic Levels:           9  (IBUF=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.677     2.959    C_2
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.053     3.012 r  Sum_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.341     3.353    c_out0__3
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.053     3.406 r  Sum_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.246     3.652    C_7
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.053     3.705 r  Sum_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.572     4.278    C_9
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.053     4.331 r  Sum_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.566     4.897    C_11
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.053     4.950 r  Sum_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.665     5.614    C_13
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.068     5.682 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.720     7.402    C_out_OBUF
    K25                  OBUF (Prop_obuf_I_O)         2.616    10.017 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.017    C_out
    K25                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 3.692ns (37.748%)  route 6.088ns (62.252%))
  Logic Levels:           9  (IBUF=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.677     2.959    C_2
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.053     3.012 r  Sum_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.341     3.353    c_out0__3
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.053     3.406 r  Sum_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.246     3.652    C_7
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.053     3.705 r  Sum_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.572     4.278    C_9
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.053     4.331 r  Sum_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.566     4.897    C_11
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.053     4.950 r  Sum_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.665     5.614    C_13
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.053     5.667 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.611     7.278    Sum_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         2.502     9.780 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.780    Sum[15]
    K26                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 4.016ns (42.668%)  route 5.395ns (57.332%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.335     4.580    C_8
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.056     4.636 r  Sum_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.497     5.134    C_10
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.170     5.304 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.609     6.913    Sum_OBUF[11]
    L25                  OBUF (Prop_obuf_I_O)         2.498     9.411 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.411    Sum[11]
    L25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.019ns (43.330%)  route 5.257ns (56.670%))
  Logic Levels:           8  (IBUF=1 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.335     4.580    C_8
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.056     4.636 r  Sum_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.356     4.992    C_10
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.170     5.162 r  Sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.612     6.774    Sum_OBUF[12]
    M25                  OBUF (Prop_obuf_I_O)         2.502     9.276 r  Sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.276    Sum[12]
    M25                                                               r  Sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 3.824ns (42.079%)  route 5.264ns (57.921%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.597     4.842    C_8
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.053     4.895 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.608    Sum_OBUF[9]
    N24                  OBUF (Prop_obuf_I_O)         2.479     9.088 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.088    Sum[9]
    N24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 3.813ns (43.800%)  route 4.892ns (56.200%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.169     4.246 r  Sum_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.335     4.580    C_8
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.053     4.633 r  Sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.604     6.237    Sum_OBUF[10]
    P24                  OBUF (Prop_obuf_I_O)         2.468     8.705 r  Sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.705    Sum[10]
    P24                                                               r  Sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 3.909ns (45.483%)  route 4.685ns (54.517%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.582     4.077    C_6
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.179     4.256 r  Sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.731     5.986    Sum_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         2.607     8.593 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.593    Sum[8]
    N26                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 3.788ns (45.782%)  route 4.486ns (54.218%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.411     2.229    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.537     2.819    C_2
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.065     2.884 r  Sum_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.424     3.308    C_4
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.186     3.494 r  Sum_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.467     3.961    C_6
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.169     4.130 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.647     5.778    Sum_OBUF[7]
    M26                  OBUF (Prop_obuf_I_O)         2.496     8.274 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.274    Sum[7]
    M26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.416ns (63.419%)  route 0.817ns (36.581%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           0.309     0.411    B_IBUF[4]
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.028     0.439 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.508     0.946    Sum_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         1.287     2.233 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.233    Sum[4]
    N19                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.435ns (63.341%)  route 0.830ns (36.659%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.322     0.413    B_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.028     0.441 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.508     0.949    Sum_OBUF[2]
    M24                  OBUF (Prop_obuf_I_O)         1.317     2.265 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.265    Sum[2]
    M24                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.447ns (63.590%)  route 0.829ns (36.410%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.321     0.412    B_IBUF[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.028     0.440 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     0.947    Sum_OBUF[1]
    L24                  OBUF (Prop_obuf_I_O)         1.329     2.276 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.276    Sum[1]
    L24                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.464ns (64.187%)  route 0.817ns (35.813%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  B_IBUF[11]_inst/O
                         net (fo=4, routed)           0.325     0.434    B_IBUF[11]
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.028     0.462 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.954    Sum_OBUF[11]
    L25                  OBUF (Prop_obuf_I_O)         1.327     2.281 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.281    Sum[11]
    L25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            Sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.440ns (62.837%)  route 0.852ns (37.163%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B[10]
    N21                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  B_IBUF[10]_inst/O
                         net (fo=3, routed)           0.360     0.475    B_IBUF[10]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.028     0.503 r  Sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.995    Sum_OBUF[10]
    P24                  OBUF (Prop_obuf_I_O)         1.297     2.292 r  Sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.292    Sum[10]
    P24                                                               r  Sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.435ns (62.394%)  route 0.865ns (37.606%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[5]_inst/O
                         net (fo=5, routed)           0.359     0.460    B_IBUF[5]
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.028     0.488 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.994    Sum_OBUF[5]
    P25                  OBUF (Prop_obuf_I_O)         1.306     2.300 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.300    Sum[5]
    P25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.432ns (62.239%)  route 0.869ns (37.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.310     0.413    B_IBUF[6]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.028     0.441 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.558     1.000    Sum_OBUF[6]
    R25                  OBUF (Prop_obuf_I_O)         1.301     2.300 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.300    Sum[6]
    R25                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[14]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.467ns (62.692%)  route 0.873ns (37.308%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  B[14] (IN)
                         net (fo=0)                   0.000     0.000    B[14]
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  B_IBUF[14]_inst/O
                         net (fo=3, routed)           0.380     0.489    B_IBUF[14]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.028     0.517 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.493     1.010    Sum_OBUF[15]
    K26                  OBUF (Prop_obuf_I_O)         1.331     2.340 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.340    Sum[15]
    K26                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[13]
                            (input port)
  Destination:            Sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.449ns (61.728%)  route 0.898ns (38.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  B[13] (IN)
                         net (fo=0)                   0.000     0.000    B[13]
    M22                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  B_IBUF[13]_inst/O
                         net (fo=3, routed)           0.361     0.477    B_IBUF[13]
    SLICE_X0Y29          LUT5 (Prop_lut5_I1_O)        0.028     0.505 r  Sum_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.042    Sum_OBUF[14]
    R26                  OBUF (Prop_obuf_I_O)         1.305     2.347 r  Sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.347    Sum[14]
    R26                                                               r  Sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[8]
                            (input port)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.480ns (63.018%)  route 0.868ns (36.982%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  B[8] (IN)
                         net (fo=0)                   0.000     0.000    B[8]
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  B_IBUF[8]_inst/O
                         net (fo=3, routed)           0.309     0.399    B_IBUF[8]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.030     0.429 r  Sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.559     0.988    Sum_OBUF[8]
    N26                  OBUF (Prop_obuf_I_O)         1.360     2.348 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.348    Sum[8]
    N26                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------





