

================================================================
== Vivado HLS Report for 'crypto_sign_signatur'
================================================================
* Date:           Tue Apr  4 22:25:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |       25|       25|         1|          -|          -|       25|    no    |
        |- Loop 2           |       30|       30|         5|          -|          -|        6|    no    |
        |- Loop 3           |       25|       25|         1|          -|          -|       25|    no    |
        |- Loop 4           |      190|      190|        19|          -|          -|       10|    no    |
        | + Loop 4.1        |       16|       16|         2|          -|          -|        8|    no    |
        |- Loop 5           |       30|       30|         5|          -|          -|        6|    no    |
        |- Loop 6           |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 6.1        |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 7           |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 8           |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 9           |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 10          |        ?|        ?|         ?|          -|          -|        ?|    no    |
        | + Loop 10.1       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 10.2       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 10.3       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 10.4       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 10.5       |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 10.6       |    14388|    14388|      3597|          -|          -|        4|    no    |
        | + Loop 10.7       |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.7.1   |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.8       |       25|       25|         1|          -|          -|       25|    no    |
        | + Loop 10.9       |       20|       20|         5|          -|          -|        4|    no    |
        | + Loop 10.10      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.10.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.11      |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 10.12      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.12.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.13      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.13.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.14      |        4|     2062|  4 ~ 515 |          -|          -|  1 ~ 4  |    no    |
        |  ++ Loop 10.14.1  |        2|      513|         2|          -|          -| 1 ~ 256 |    no    |
        | + Loop 10.15      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.15.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.16      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.16.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 10.17      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 10.17.1  |      512|      512|         2|          -|          -|      256|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 118
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 13 
18 --> 18 19 
19 --> 23 20 
20 --> 21 22 
21 --> 20 
22 --> 19 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 31 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 26 
31 --> 32 34 
32 --> 33 31 
33 --> 32 
34 --> 35 36 
35 --> 34 
36 --> 37 38 
37 --> 36 
38 --> 39 40 
39 --> 38 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 42 44 
44 --> 45 
45 --> 44 46 
46 --> 47 
47 --> 46 48 
48 --> 49 
49 --> 48 50 
50 --> 51 52 
51 --> 50 
52 --> 53 54 
53 --> 52 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 62 60 
60 --> 61 59 
61 --> 60 
62 --> 63 
63 --> 64 63 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 78 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 73 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 84 
82 --> 83 81 
83 --> 82 
84 --> 85 86 
85 --> 84 
86 --> 87 89 
87 --> 88 86 
88 --> 87 
89 --> 90 92 
90 --> 91 89 
91 --> 90 
92 --> 95 93 
93 --> 94 92 
94 --> 93 115 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 101 99 
99 --> 100 98 
100 --> 99 
101 --> 102 
102 --> 103 
103 --> 104 115 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 115 111 
111 --> 114 112 
112 --> 113 111 
113 --> 112 
114 --> 115 
115 --> 116 118 40 
116 --> 117 115 
117 --> 116 
118 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%state_0_s = alloca [25 x i64], align 8" [fips202.c:745->sign.c:112]   --->   Operation 119 'alloca' 'state_0_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%seedbuf = alloca [208 x i8], align 16" [sign.c:87]   --->   Operation 120 'alloca' 'seedbuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mat_vec_coeffs = alloca [4096 x i23], align 4" [sign.c:90]   --->   Operation 121 'alloca' 'mat_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%s1_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:90]   --->   Operation 122 'alloca' 's1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%y_vec_coeffs = alloca [1024 x i19], align 4"   --->   Operation 123 'alloca' 'y_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%z_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:90]   --->   Operation 124 'alloca' 'z_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%t0_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91]   --->   Operation 125 'alloca' 't0_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%s2_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91]   --->   Operation 126 'alloca' 's2_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%w1_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91]   --->   Operation 127 'alloca' 'w1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%w0_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91]   --->   Operation 128 'alloca' 'w0_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%h_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91]   --->   Operation 129 'alloca' 'h_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%cp_coeffs = alloca [256 x i32], align 4" [sign.c:92]   --->   Operation 130 'alloca' 'cp_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%state_s = alloca [25 x i64], align 8" [sign.c:93]   --->   Operation 131 'alloca' 'state_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 132 [2/2] (0.00ns)   --->   "call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)" [sign.c:100]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)"   --->   Operation 133 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)" [sign.c:100]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 135 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->sign.c:103]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_43, %2 ]"   --->   Operation 136 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i, -7" [fips202.c:362->fips202.c:648->sign.c:103]   --->   Operation 137 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 138 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.54ns)   --->   "%i_43 = add i5 %i_0_i_i, 1" [fips202.c:362->fips202.c:648->sign.c:103]   --->   Operation 139 'add' 'i_43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %shake256_init.1.exit, label %2" [fips202.c:362->fips202.c:648->sign.c:103]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i to i64" [fips202.c:363->fips202.c:648->sign.c:103]   --->   Operation 141 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%state_s_addr_10 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->sign.c:103]   --->   Operation 142 'getelementptr' 'state_s_addr_10' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_10, align 8" [fips202.c:363->fips202.c:648->sign.c:103]   --->   Operation 143 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->sign.c:103]   --->   Operation 144 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32)" [fips202.c:663->sign.c:104]   --->   Operation 145 'call' <Predicate = (icmp_ln362)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32)" [fips202.c:663->sign.c:104]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 147 [2/2] (1.35ns)   --->   "%state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 2420, i64 %mlen_read)" [fips202.c:663->sign.c:105]   --->   Operation 147 'call' 'state_pos' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.53>
ST_6 : Operation 148 [1/2] (3.53ns)   --->   "%state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 2420, i64 %mlen_read)" [fips202.c:663->sign.c:105]   --->   Operation 148 'call' 'state_pos' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos, i32 3, i32 31)" [fips202.c:448->fips202.c:675->sign.c:106]   --->   Operation 149 'partselect' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln450_4 = zext i29 %i to i64" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 150 'zext' 'zext_ln450_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_4" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 151 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 152 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 152 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 7.82>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i32 %state_pos to i3" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 153 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 154 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln to i64" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 155 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 156 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 157 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 158 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, %shl_ln450" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 158 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:106]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%state_s_addr_9 = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->sign.c:106]   --->   Operation 160 'getelementptr' 'state_s_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [2/2] (2.77ns)   --->   "%state_s_load_6 = load i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:106]   --->   Operation 161 'load' 'state_s_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 6.35>
ST_10 : Operation 162 [1/2] (2.77ns)   --->   "%state_s_load_6 = load i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:106]   --->   Operation 162 'load' 'state_s_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 163 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_6, -9223372036854775808" [fips202.c:451->fips202.c:675->sign.c:106]   --->   Operation 163 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:106]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 165 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)" [fips202.c:536->fips202.c:710->sign.c:107]   --->   Operation 165 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)" [fips202.c:536->fips202.c:710->sign.c:107]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 167 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 167 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ 0, %shake256_init.1.exit ], [ %add_ln540, %4 ]" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 168 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln540 = zext i3 %i_3_i to i64" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 169 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 170 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (1.00ns)   --->   "%icmp_ln540 = icmp eq i3 %i_3_i, -2" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 171 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (1.34ns)   --->   "%add_ln540 = add i3 %i_3_i, 1" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 172 'add' 'add_ln540' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540, label %keccak_squeeze.exit.preheader, label %4" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%state_s_addr_11 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 174 'getelementptr' 'state_s_addr_11' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_13 : Operation 175 [2/2] (2.77ns)   --->   "%state_s_load_7 = load i64* %state_s_addr_11, align 8" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 175 'load' 'state_s_load_7' <Predicate = (!icmp_ln540)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 176 [1/1] (1.35ns)   --->   "br label %keccak_squeeze.exit" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 176 'br' <Predicate = (icmp_ln540)> <Delay = 1.35>

State 14 <SV = 13> <Delay = 5.54>
ST_14 : Operation 177 [1/2] (2.77ns)   --->   "%state_s_load_7 = load i64* %state_s_addr_11, align 8" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 177 'load' 'state_s_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln541 = trunc i64 %state_s_load_7 to i8" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 178 'trunc' 'trunc_ln541' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln24 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 179 'bitconcatenate' 'shl_ln24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %shl_ln24 to i8" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 180 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (1.71ns)   --->   "%add_ln541 = add i8 112, %zext_ln541" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 181 'add' 'add_ln541' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %add_ln541 to i64" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 182 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_1" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 183 'getelementptr' 'seedbuf_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541, i8* %seedbuf_addr, align 8" [fips202.c:541->fips202.c:710->sign.c:107]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 8, i32 15)" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 185 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%or_ln542 = or i6 %shl_ln24, 1" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 186 'or' 'or_ln542' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%zext_ln542 = zext i6 %or_ln542 to i8" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 187 'zext' 'zext_ln542' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln542 = add i8 112, %zext_ln542" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 188 'add' 'add_ln542' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln542_1 = zext i8 %add_ln542 to i64" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 189 'zext' 'zext_ln542_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%seedbuf_addr_1 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_1" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 190 'getelementptr' 'seedbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (2.77ns)   --->   "store i8 %trunc_ln, i8* %seedbuf_addr_1, align 1" [fips202.c:542->fips202.c:710->sign.c:107]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 16, i32 23)" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 192 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 24, i32 31)" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 193 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 32, i32 39)" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 194 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 40, i32 47)" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 195 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 48, i32 55)" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 196 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_7, i32 56, i32 63)" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 197 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.49>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%or_ln543 = or i6 %shl_ln24, 2" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 198 'or' 'or_ln543' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%zext_ln543 = zext i6 %or_ln543 to i8" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 199 'zext' 'zext_ln543' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln543 = add i8 112, %zext_ln543" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 200 'add' 'add_ln543' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln543_1 = zext i8 %add_ln543 to i64" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 201 'zext' 'zext_ln543_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%seedbuf_addr_2 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_1" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 202 'getelementptr' 'seedbuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (2.77ns)   --->   "store i8 %trunc_ln4, i8* %seedbuf_addr_2, align 2" [fips202.c:543->fips202.c:710->sign.c:107]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%or_ln544 = or i6 %shl_ln24, 3" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 204 'or' 'or_ln544' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%zext_ln544 = zext i6 %or_ln544 to i8" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 205 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln544 = add i8 112, %zext_ln544" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 206 'add' 'add_ln544' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %add_ln544 to i64" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 207 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%seedbuf_addr_3 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_1" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 208 'getelementptr' 'seedbuf_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (2.77ns)   --->   "store i8 %trunc_ln5, i8* %seedbuf_addr_3, align 1" [fips202.c:544->fips202.c:710->sign.c:107]   --->   Operation 209 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 4.49>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%or_ln545 = or i6 %shl_ln24, 4" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 210 'or' 'or_ln545' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%zext_ln545 = zext i6 %or_ln545 to i8" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 211 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln545 = add i8 112, %zext_ln545" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 212 'add' 'add_ln545' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i8 %add_ln545 to i64" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 213 'zext' 'zext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%seedbuf_addr_4 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_1" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 214 'getelementptr' 'seedbuf_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (2.77ns)   --->   "store i8 %trunc_ln6, i8* %seedbuf_addr_4, align 4" [fips202.c:545->fips202.c:710->sign.c:107]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%or_ln546 = or i6 %shl_ln24, 5" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 216 'or' 'or_ln546' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%zext_ln546 = zext i6 %or_ln546 to i8" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 217 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln546 = add i8 112, %zext_ln546" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 218 'add' 'add_ln546' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln546_1 = zext i8 %add_ln546 to i64" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 219 'zext' 'zext_ln546_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%seedbuf_addr_5 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_1" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 220 'getelementptr' 'seedbuf_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (2.77ns)   --->   "store i8 %trunc_ln7, i8* %seedbuf_addr_5, align 1" [fips202.c:546->fips202.c:710->sign.c:107]   --->   Operation 221 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 4.49>
ST_17 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%or_ln547 = or i6 %shl_ln24, 6" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 222 'or' 'or_ln547' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%zext_ln547 = zext i6 %or_ln547 to i8" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 223 'zext' 'zext_ln547' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln547 = add i8 112, %zext_ln547" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 224 'add' 'add_ln547' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln547_1 = zext i8 %add_ln547 to i64" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 225 'zext' 'zext_ln547_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%seedbuf_addr_6 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_1" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 226 'getelementptr' 'seedbuf_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (2.77ns)   --->   "store i8 %trunc_ln8, i8* %seedbuf_addr_6, align 2" [fips202.c:547->fips202.c:710->sign.c:107]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%or_ln548 = or i6 %shl_ln24, 7" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 228 'or' 'or_ln548' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%zext_ln548 = zext i6 %or_ln548 to i8" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 229 'zext' 'zext_ln548' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln548 = add i8 112, %zext_ln548" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 230 'add' 'add_ln548' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln548_1 = zext i8 %add_ln548 to i64" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 231 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%seedbuf_addr_7 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_1" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 232 'getelementptr' 'seedbuf_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (2.77ns)   --->   "store i8 %trunc_ln9, i8* %seedbuf_addr_7, align 1" [fips202.c:548->fips202.c:710->sign.c:107]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:540->fips202.c:710->sign.c:107]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 2.77>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i5 [ %i_44, %5 ], [ 0, %keccak_squeeze.exit.preheader ]"   --->   Operation 235 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (1.21ns)   --->   "%icmp_ln362_1 = icmp eq i5 %i_0_i_i_i, -7" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 236 'icmp' 'icmp_ln362_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 237 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.54ns)   --->   "%i_44 = add i5 %i_0_i_i_i, 1" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 238 'add' 'i_44' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362_1, label %shake256.exit, label %5" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln363_1 = zext i5 %i_0_i_i_i to i64" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 240 'zext' 'zext_ln363_1' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%state_0_s_addr = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln363_1" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 241 'getelementptr' 'state_0_s_addr' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_0_s_addr, align 8" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 242 'store' <Predicate = (!icmp_ln362_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "br label %keccak_squeeze.exit" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112]   --->   Operation 243 'br' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 244 'speclooptripcount' 'empty_84' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (1.35ns)   --->   "br label %.preheader.i2" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 245 'br' <Predicate = (icmp_ln362_1)> <Delay = 1.35>

State 19 <SV = 14> <Delay = 2.77>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%i_3_i1 = phi i4 [ %add_ln416, %load64.1.exit18.i ], [ 0, %shake256.exit ]" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 246 'phi' 'i_3_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i4 %i_3_i1 to i64" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 247 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 248 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp eq i4 %i_3_i1, -6" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 249 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (1.49ns)   --->   "%add_ln416 = add i4 %i_3_i1, 1" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 250 'add' 'add_ln416' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.3.exit, label %6" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln25 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i1, i3 0)" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 252 'bitconcatenate' 'shl_ln25' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %shl_ln25 to i8" [fips202.c:26->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 253 'zext' 'zext_ln26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (1.35ns)   --->   "br label %7" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 254 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%state_0_s_addr_1 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 10" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 255 'getelementptr' 'state_0_s_addr_1' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_19 : Operation 256 [2/2] (2.77ns)   --->   "%state_0_s_load = load i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 256 'load' 'state_0_s_load' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%state_0_s_addr_2 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 257 'getelementptr' 'state_0_s_addr_2' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_19 : Operation 258 [2/2] (2.77ns)   --->   "%state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 258 'load' 'state_0_s_load_1' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 15> <Delay = 4.43>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%i_0_i5_i = phi i4 [ 0, %6 ], [ %i_45, %8 ]"   --->   Operation 259 'phi' 'i_0_i5_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%r_0_i6_i = phi i64 [ 0, %6 ], [ %r, %8 ]"   --->   Operation 260 'phi' 'r_0_i6_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i5_i, -8" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 261 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 262 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (1.49ns)   --->   "%i_45 = add i4 %i_0_i5_i, 1" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 263 'add' 'i_45' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit18.i, label %8" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %i_0_i5_i)" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 265 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %or_ln to i8" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 266 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (1.66ns)   --->   "%add_ln31 = add i8 %zext_ln26, %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 267 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 268 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%seedbuf_addr_16 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_18" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 269 'getelementptr' 'seedbuf_addr_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 270 [2/2] (2.77ns)   --->   "%seedbuf_load = load i8* %seedbuf_addr_16, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 270 'load' 'seedbuf_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%state_0_s_addr_4 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 271 'getelementptr' 'state_0_s_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 272 [2/2] (2.77ns)   --->   "%state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 272 'load' 'state_0_s_load_3' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 16> <Delay = 5.19>
ST_21 : Operation 273 [1/2] (2.77ns)   --->   "%seedbuf_load = load i8* %seedbuf_addr_16, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 273 'load' 'seedbuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_19 = zext i8 %seedbuf_load to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 274 'zext' 'zext_ln31_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i5_i to i3" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 275 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln26 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 276 'bitconcatenate' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_20 = zext i6 %shl_ln26 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 277 'zext' 'zext_ln31_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_19, %zext_ln31_20" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 278 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i6_i" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 279 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "br label %7" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 6.35>
ST_22 : Operation 281 [1/2] (2.77ns)   --->   "%state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 281 'load' 'state_0_s_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 282 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_0_s_load_3, %r_0_i6_i" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 282 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 283 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:112]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 15> <Delay = 6.35>
ST_23 : Operation 285 [1/2] (2.77ns)   --->   "%state_0_s_load = load i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 285 'load' 'state_0_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 286 [1/1] (0.80ns)   --->   "%xor_ln450_1 = xor i64 %state_0_s_load, 31" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 286 'xor' 'xor_ln450_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (2.77ns)   --->   "store i64 %xor_ln450_1, i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 288 [1/2] (2.77ns)   --->   "%state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 288 'load' 'state_0_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 289 [1/1] (0.80ns)   --->   "%xor_ln451_1 = xor i64 %state_0_s_load_1, -9223372036854775808" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 289 'xor' 'xor_ln451_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (2.77ns)   --->   "store i64 %xor_ln451_1, i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:112]   --->   Operation 290 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 16> <Delay = 0.00>
ST_24 : Operation 291 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s)" [fips202.c:536->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 291 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 1.35>
ST_25 : Operation 292 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s)" [fips202.c:536->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 292 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 293 [1/1] (1.35ns)   --->   "br label %9" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 293 'br' <Predicate = true> <Delay = 1.35>

State 26 <SV = 18> <Delay = 2.77>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%i_3_i3 = phi i3 [ 0, %keccak_absorb.3.exit ], [ %add_ln540_1, %10 ]" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 294 'phi' 'i_3_i3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln540_1 = zext i3 %i_3_i3 to i64" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 295 'zext' 'zext_ln540_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 296 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (1.00ns)   --->   "%icmp_ln540_1 = icmp eq i3 %i_3_i3, -2" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 297 'icmp' 'icmp_ln540_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (1.34ns)   --->   "%add_ln540_1 = add i3 %i_3_i3, 1" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 298 'add' 'add_ln540_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540_1, label %keccak_squeeze.1.exit.preheader, label %10" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%state_0_s_addr_3 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln540_1" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 300 'getelementptr' 'state_0_s_addr_3' <Predicate = (!icmp_ln540_1)> <Delay = 0.00>
ST_26 : Operation 301 [2/2] (2.77ns)   --->   "%state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 301 'load' 'state_0_s_load_2' <Predicate = (!icmp_ln540_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 302 [1/1] (1.35ns)   --->   "br label %keccak_squeeze.1.exit" [polyvec.c:20->sign.c:116]   --->   Operation 302 'br' <Predicate = (icmp_ln540_1)> <Delay = 1.35>

State 27 <SV = 19> <Delay = 5.54>
ST_27 : Operation 303 [1/2] (2.77ns)   --->   "%state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 303 'load' 'state_0_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln541_1 = trunc i64 %state_0_s_load_2 to i8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 304 'trunc' 'trunc_ln541_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln541_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i3, i3 0)" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 305 'bitconcatenate' 'shl_ln541_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i6 %shl_ln541_1 to i8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 306 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (1.71ns)   --->   "%add_ln541_1 = add i8 -96, %zext_ln541_2" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 307 'add' 'add_ln541_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %add_ln541_1 to i64" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 308 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%seedbuf_addr_8 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_3" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 309 'getelementptr' 'seedbuf_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 310 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541_1, i8* %seedbuf_addr_8, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 310 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln542_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 8, i32 15)" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 311 'partselect' 'trunc_ln542_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln542_1)   --->   "%or_ln542_1 = or i6 %shl_ln541_1, 1" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 312 'or' 'or_ln542_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln542_1)   --->   "%zext_ln542_2 = zext i6 %or_ln542_1 to i8" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 313 'zext' 'zext_ln542_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 314 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln542_1 = add i8 -96, %zext_ln542_2" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 314 'add' 'add_ln542_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln542_3 = zext i8 %add_ln542_1 to i64" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 315 'zext' 'zext_ln542_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%seedbuf_addr_9 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_3" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 316 'getelementptr' 'seedbuf_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (2.77ns)   --->   "store i8 %trunc_ln542_1, i8* %seedbuf_addr_9, align 1" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 317 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln543_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 16, i32 23)" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 318 'partselect' 'trunc_ln543_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 24, i32 31)" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 319 'partselect' 'trunc_ln544_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 32, i32 39)" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 320 'partselect' 'trunc_ln545_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln546_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 40, i32 47)" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 321 'partselect' 'trunc_ln546_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln547_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 48, i32 55)" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 322 'partselect' 'trunc_ln547_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln548_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 56, i32 63)" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 323 'partselect' 'trunc_ln548_1' <Predicate = true> <Delay = 0.00>

State 28 <SV = 20> <Delay = 4.49>
ST_28 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln543_1)   --->   "%or_ln543_1 = or i6 %shl_ln541_1, 2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 324 'or' 'or_ln543_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln543_1)   --->   "%zext_ln543_2 = zext i6 %or_ln543_1 to i8" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 325 'zext' 'zext_ln543_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln543_1 = add i8 -96, %zext_ln543_2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 326 'add' 'add_ln543_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln543_3 = zext i8 %add_ln543_1 to i64" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 327 'zext' 'zext_ln543_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%seedbuf_addr_10 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_3" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 328 'getelementptr' 'seedbuf_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (2.77ns)   --->   "store i8 %trunc_ln543_1, i8* %seedbuf_addr_10, align 2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 329 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%or_ln544_1 = or i6 %shl_ln541_1, 3" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 330 'or' 'or_ln544_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%zext_ln544_2 = zext i6 %or_ln544_1 to i8" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 331 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln544_1 = add i8 -96, %zext_ln544_2" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 332 'add' 'add_ln544_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %add_ln544_1 to i64" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 333 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%seedbuf_addr_11 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_3" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 334 'getelementptr' 'seedbuf_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (2.77ns)   --->   "store i8 %trunc_ln544_1, i8* %seedbuf_addr_11, align 1" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 335 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 21> <Delay = 4.49>
ST_29 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln545_1)   --->   "%or_ln545_1 = or i6 %shl_ln541_1, 4" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 336 'or' 'or_ln545_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln545_1)   --->   "%zext_ln545_2 = zext i6 %or_ln545_1 to i8" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 337 'zext' 'zext_ln545_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln545_1 = add i8 -96, %zext_ln545_2" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 338 'add' 'add_ln545_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln545_3 = zext i8 %add_ln545_1 to i64" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 339 'zext' 'zext_ln545_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%seedbuf_addr_12 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_3" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 340 'getelementptr' 'seedbuf_addr_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (2.77ns)   --->   "store i8 %trunc_ln545_1, i8* %seedbuf_addr_12, align 4" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 341 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%or_ln546_1 = or i6 %shl_ln541_1, 5" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 342 'or' 'or_ln546_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%zext_ln546_2 = zext i6 %or_ln546_1 to i8" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 343 'zext' 'zext_ln546_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln546_1 = add i8 -96, %zext_ln546_2" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 344 'add' 'add_ln546_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln546_3 = zext i8 %add_ln546_1 to i64" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 345 'zext' 'zext_ln546_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%seedbuf_addr_13 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_3" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 346 'getelementptr' 'seedbuf_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (2.77ns)   --->   "store i8 %trunc_ln546_1, i8* %seedbuf_addr_13, align 1" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 347 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 22> <Delay = 4.49>
ST_30 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln547_1)   --->   "%or_ln547_1 = or i6 %shl_ln541_1, 6" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 348 'or' 'or_ln547_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln547_1)   --->   "%zext_ln547_2 = zext i6 %or_ln547_1 to i8" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 349 'zext' 'zext_ln547_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln547_1 = add i8 -96, %zext_ln547_2" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 350 'add' 'add_ln547_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln547_3 = zext i8 %add_ln547_1 to i64" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 351 'zext' 'zext_ln547_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%seedbuf_addr_14 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_3" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 352 'getelementptr' 'seedbuf_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (2.77ns)   --->   "store i8 %trunc_ln547_1, i8* %seedbuf_addr_14, align 2" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 353 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln548_1)   --->   "%or_ln548_1 = or i6 %shl_ln541_1, 7" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 354 'or' 'or_ln548_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln548_1)   --->   "%zext_ln548_2 = zext i6 %or_ln548_1 to i8" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 355 'zext' 'zext_ln548_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln548_1 = add i8 -96, %zext_ln548_2" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 356 'add' 'add_ln548_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln548_3 = zext i8 %add_ln548_1 to i64" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 357 'zext' 'zext_ln548_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%seedbuf_addr_15 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_3" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 358 'getelementptr' 'seedbuf_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (2.77ns)   --->   "store i8 %trunc_ln548_1, i8* %seedbuf_addr_15, align 1" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 359 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "br label %9" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 1.35>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ %i_47, %keccak_squeeze.1.exit.loopexit ], [ 0, %keccak_squeeze.1.exit.preheader ]"   --->   Operation 361 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (1.00ns)   --->   "%icmp_ln20 = icmp eq i3 %i_0_i, -4" [polyvec.c:20->sign.c:116]   --->   Operation 362 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 363 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (1.34ns)   --->   "%i_47 = add i3 %i_0_i, 1" [polyvec.c:20->sign.c:116]   --->   Operation 364 'add' 'i_47' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %polyvec_matrix_expand.exit.preheader, label %.preheader.i.preheader" [polyvec.c:20->sign.c:116]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (1.35ns)   --->   "br label %.preheader.i" [polyvec.c:21->sign.c:116]   --->   Operation 366 'br' <Predicate = (!icmp_ln20)> <Delay = 1.35>
ST_31 : Operation 367 [1/1] (1.35ns)   --->   "br label %polyvec_matrix_expand.exit" [polyvec.c:100->sign.c:117]   --->   Operation 367 'br' <Predicate = (icmp_ln20)> <Delay = 1.35>

State 32 <SV = 20> <Delay = 1.34>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ %j, %11 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 368 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (1.00ns)   --->   "%icmp_ln21 = icmp eq i3 %j_0_i, -4" [polyvec.c:21->sign.c:116]   --->   Operation 369 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 370 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (1.34ns)   --->   "%j = add i3 %j_0_i, 1" [polyvec.c:21->sign.c:116]   --->   Operation 371 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %keccak_squeeze.1.exit.loopexit, label %11" [polyvec.c:21->sign.c:116]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i3 %i_0_i to i2" [polyvec.c:22->sign.c:116]   --->   Operation 373 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%add_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 %trunc_ln22, i5 0, i3 %j_0_i)" [polyvec.c:22->sign.c:116]   --->   Operation 374 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_32 : Operation 375 [2/2] (0.00ns)   --->   "call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)" [polyvec.c:22->sign.c:116]   --->   Operation 375 'call' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "br label %keccak_squeeze.1.exit"   --->   Operation 376 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 33 <SV = 21> <Delay = 0.00>
ST_33 : Operation 377 [1/2] (0.00ns)   --->   "call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)" [polyvec.c:22->sign.c:116]   --->   Operation 377 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 378 [1/1] (0.00ns)   --->   "br label %.preheader.i" [polyvec.c:21->sign.c:116]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 20> <Delay = 1.55>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i3 [ %i_70, %12 ], [ 0, %polyvec_matrix_expand.exit.preheader ]"   --->   Operation 379 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (1.00ns)   --->   "%icmp_ln100 = icmp eq i3 %i_0_i3, -4" [polyvec.c:100->sign.c:117]   --->   Operation 380 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 381 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (1.34ns)   --->   "%i_70 = add i3 %i_0_i3, 1" [polyvec.c:100->sign.c:117]   --->   Operation 382 'add' 'i_70' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %polyvecl_ntt.exit.preheader, label %12" [polyvec.c:100->sign.c:117]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i3)" [poly.c:143->polyvec.c:101->sign.c:117]   --->   Operation 384 'call' <Predicate = (!icmp_ln100)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 385 [1/1] (1.35ns)   --->   "br label %polyvecl_ntt.exit" [polyvec.c:282->sign.c:118]   --->   Operation 385 'br' <Predicate = (icmp_ln100)> <Delay = 1.35>

State 35 <SV = 21> <Delay = 0.00>
ST_35 : Operation 386 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i3)" [poly.c:143->polyvec.c:101->sign.c:117]   --->   Operation 386 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 387 [1/1] (0.00ns)   --->   "br label %polyvec_matrix_expand.exit" [polyvec.c:100->sign.c:117]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 21> <Delay = 1.55>
ST_36 : Operation 388 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i3 [ %i_71, %13 ], [ 0, %polyvecl_ntt.exit.preheader ]"   --->   Operation 388 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 389 [1/1] (1.00ns)   --->   "%icmp_ln282 = icmp eq i3 %i_0_i5, -4" [polyvec.c:282->sign.c:118]   --->   Operation 389 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 390 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 390 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 391 [1/1] (1.34ns)   --->   "%i_71 = add i3 %i_0_i5, 1" [polyvec.c:282->sign.c:118]   --->   Operation 391 'add' 'i_71' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282, label %polyveck_ntt.exit.preheader, label %13" [polyvec.c:282->sign.c:118]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 393 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i5)" [poly.c:143->polyvec.c:283->sign.c:118]   --->   Operation 393 'call' <Predicate = (!icmp_ln282)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 394 [1/1] (1.35ns)   --->   "br label %polyveck_ntt.exit" [polyvec.c:282->sign.c:119]   --->   Operation 394 'br' <Predicate = (icmp_ln282)> <Delay = 1.35>

State 37 <SV = 22> <Delay = 0.00>
ST_37 : Operation 395 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i5)" [poly.c:143->polyvec.c:283->sign.c:118]   --->   Operation 395 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 396 [1/1] (0.00ns)   --->   "br label %polyvecl_ntt.exit" [polyvec.c:282->sign.c:118]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 22> <Delay = 1.55>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%i_0_i7 = phi i3 [ %i_72, %14 ], [ 0, %polyveck_ntt.exit.preheader ]"   --->   Operation 397 'phi' 'i_0_i7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (1.00ns)   --->   "%icmp_ln282_1 = icmp eq i3 %i_0_i7, -4" [polyvec.c:282->sign.c:119]   --->   Operation 398 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 399 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/1] (1.34ns)   --->   "%i_72 = add i3 %i_0_i7, 1" [polyvec.c:282->sign.c:119]   --->   Operation 400 'add' 'i_72' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282_1, label %polyveck_ntt.exit11.preheader, label %14" [polyvec.c:282->sign.c:119]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i7)" [poly.c:143->polyvec.c:283->sign.c:119]   --->   Operation 402 'call' <Predicate = (!icmp_ln282_1)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 403 [1/1] (1.35ns)   --->   "br label %polyveck_ntt.exit11" [sign.c:123]   --->   Operation 403 'br' <Predicate = (icmp_ln282_1)> <Delay = 1.35>

State 39 <SV = 23> <Delay = 0.00>
ST_39 : Operation 404 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i7)" [poly.c:143->polyvec.c:283->sign.c:119]   --->   Operation 404 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "br label %polyveck_ntt.exit" [polyvec.c:282->sign.c:119]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 23> <Delay = 1.84>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%nonce_0 = phi i16 [ %nonce, %.backedge ], [ 0, %polyveck_ntt.exit11.preheader ]"   --->   Operation 406 'phi' 'nonce_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (1.84ns)   --->   "%nonce = add i16 %nonce_0, 1" [sign.c:123]   --->   Operation 407 'add' 'nonce' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 408 [2/2] (0.00ns)   --->   "call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0)" [sign.c:123]   --->   Operation 408 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 24> <Delay = 1.35>
ST_41 : Operation 409 [1/2] (0.00ns)   --->   "call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0)" [sign.c:123]   --->   Operation 409 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 410 [1/1] (1.35ns)   --->   "br label %memcpy"   --->   Operation 410 'br' <Predicate = true> <Delay = 1.35>

State 42 <SV = 25> <Delay = 2.77>
ST_42 : Operation 411 [1/1] (0.00ns)   --->   "%phi_ln124 = phi i8 [ 0, %polyveck_ntt.exit11 ], [ %add_ln124, %memcpy ]" [sign.c:124]   --->   Operation 411 'phi' 'phi_ln124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 412 [1/1] (1.71ns)   --->   "%add_ln124 = add i8 %phi_ln124, 1" [sign.c:124]   --->   Operation 412 'add' 'add_ln124' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %phi_ln124 to i64" [sign.c:124]   --->   Operation 413 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 414 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln124" [sign.c:124]   --->   Operation 414 'getelementptr' 'y_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 415 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4" [sign.c:124]   --->   Operation 415 'load' 'y_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 416 [1/1] (1.24ns)   --->   "%icmp_ln124 = icmp eq i8 %phi_ln124, -1" [sign.c:124]   --->   Operation 416 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 26> <Delay = 5.54>
ST_43 : Operation 417 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln124" [sign.c:124]   --->   Operation 417 'getelementptr' 'z_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 418 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4" [sign.c:124]   --->   Operation 418 'load' 'y_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i19 %y_vec_coeffs_load to i32" [sign.c:124]   --->   Operation 419 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 420 [1/1] (2.77ns)   --->   "store i32 %sext_ln124, i32* %z_vec_coeffs_addr, align 4" [sign.c:124]   --->   Operation 420 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 421 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 421 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %memcpy1.preheader, label %memcpy" [sign.c:124]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 423 [1/1] (1.35ns)   --->   "br label %memcpy1" [sign.c:124]   --->   Operation 423 'br' <Predicate = (icmp_ln124)> <Delay = 1.35>

State 44 <SV = 27> <Delay = 2.77>
ST_44 : Operation 424 [1/1] (0.00ns)   --->   "%phi_ln124_1 = phi i8 [ %add_ln124_1, %memcpy1 ], [ 0, %memcpy1.preheader ]" [sign.c:124]   --->   Operation 424 'phi' 'phi_ln124_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 425 [1/1] (1.71ns)   --->   "%add_ln124_1 = add i8 %phi_ln124_1, 1" [sign.c:124]   --->   Operation 425 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %phi_ln124_1)" [sign.c:124]   --->   Operation 426 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 427 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_33" [sign.c:124]   --->   Operation 427 'getelementptr' 'y_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 428 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4" [sign.c:124]   --->   Operation 428 'load' 'y_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 429 [1/1] (1.24ns)   --->   "%icmp_ln124_1 = icmp eq i8 %phi_ln124_1, -1" [sign.c:124]   --->   Operation 429 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 28> <Delay = 5.54>
ST_45 : Operation 430 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_33" [sign.c:124]   --->   Operation 430 'getelementptr' 'z_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 431 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4" [sign.c:124]   --->   Operation 431 'load' 'y_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i19 %y_vec_coeffs_load_1 to i32" [sign.c:124]   --->   Operation 432 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 433 [1/1] (2.77ns)   --->   "store i32 %sext_ln124_1, i32* %z_vec_coeffs_addr_1, align 4" [sign.c:124]   --->   Operation 433 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 434 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 434 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124_1, label %memcpy2.preheader, label %memcpy1" [sign.c:124]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 436 [1/1] (1.35ns)   --->   "br label %memcpy2" [sign.c:124]   --->   Operation 436 'br' <Predicate = (icmp_ln124_1)> <Delay = 1.35>

State 46 <SV = 29> <Delay = 2.77>
ST_46 : Operation 437 [1/1] (0.00ns)   --->   "%phi_ln124_2 = phi i8 [ %add_ln124_2, %memcpy2 ], [ 0, %memcpy2.preheader ]" [sign.c:124]   --->   Operation 437 'phi' 'phi_ln124_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 438 [1/1] (1.71ns)   --->   "%add_ln124_2 = add i8 %phi_ln124_2, 1" [sign.c:124]   --->   Operation 438 'add' 'add_ln124_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %phi_ln124_2)" [sign.c:124]   --->   Operation 439 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_34" [sign.c:124]   --->   Operation 440 'getelementptr' 'y_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 441 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4" [sign.c:124]   --->   Operation 441 'load' 'y_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 442 [1/1] (1.24ns)   --->   "%icmp_ln124_2 = icmp eq i8 %phi_ln124_2, -1" [sign.c:124]   --->   Operation 442 'icmp' 'icmp_ln124_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 30> <Delay = 5.54>
ST_47 : Operation 443 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_34" [sign.c:124]   --->   Operation 443 'getelementptr' 'z_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 444 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4" [sign.c:124]   --->   Operation 444 'load' 'y_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i19 %y_vec_coeffs_load_2 to i32" [sign.c:124]   --->   Operation 445 'sext' 'sext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 446 [1/1] (2.77ns)   --->   "store i32 %sext_ln124_2, i32* %z_vec_coeffs_addr_2, align 4" [sign.c:124]   --->   Operation 446 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 447 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 447 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124_2, label %memcpy3.preheader, label %memcpy2" [sign.c:124]   --->   Operation 448 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (1.35ns)   --->   "br label %memcpy3" [sign.c:124]   --->   Operation 449 'br' <Predicate = (icmp_ln124_2)> <Delay = 1.35>

State 48 <SV = 31> <Delay = 2.77>
ST_48 : Operation 450 [1/1] (0.00ns)   --->   "%phi_ln124_3 = phi i8 [ %add_ln124_3, %memcpy3 ], [ 0, %memcpy3.preheader ]" [sign.c:124]   --->   Operation 450 'phi' 'phi_ln124_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 451 [1/1] (1.71ns)   --->   "%add_ln124_3 = add i8 %phi_ln124_3, 1" [sign.c:124]   --->   Operation 451 'add' 'add_ln124_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %phi_ln124_3)" [sign.c:124]   --->   Operation 452 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 453 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_35" [sign.c:124]   --->   Operation 453 'getelementptr' 'y_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 454 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4" [sign.c:124]   --->   Operation 454 'load' 'y_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 455 [1/1] (1.24ns)   --->   "%icmp_ln124_3 = icmp eq i8 %phi_ln124_3, -1" [sign.c:124]   --->   Operation 455 'icmp' 'icmp_ln124_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 32> <Delay = 5.54>
ST_49 : Operation 456 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_35" [sign.c:124]   --->   Operation 456 'getelementptr' 'z_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 457 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4" [sign.c:124]   --->   Operation 457 'load' 'y_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln124_3 = sext i19 %y_vec_coeffs_load_3 to i32" [sign.c:124]   --->   Operation 458 'sext' 'sext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 459 [1/1] (2.77ns)   --->   "store i32 %sext_ln124_3, i32* %z_vec_coeffs_addr_3, align 4" [sign.c:124]   --->   Operation 459 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 460 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 460 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 461 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124_3, label %.preheader87.preheader, label %memcpy3" [sign.c:124]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 462 [1/1] (1.35ns)   --->   "br label %.preheader87" [polyvec.c:100->sign.c:125]   --->   Operation 462 'br' <Predicate = (icmp_ln124_3)> <Delay = 1.35>

State 50 <SV = 33> <Delay = 1.55>
ST_50 : Operation 463 [1/1] (0.00ns)   --->   "%i_0_i12 = phi i3 [ %i_73, %15 ], [ 0, %.preheader87.preheader ]"   --->   Operation 463 'phi' 'i_0_i12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 464 [1/1] (1.00ns)   --->   "%icmp_ln100_1 = icmp eq i3 %i_0_i12, -4" [polyvec.c:100->sign.c:125]   --->   Operation 464 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 465 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 465 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 466 [1/1] (1.34ns)   --->   "%i_73 = add i3 %i_0_i12, 1" [polyvec.c:100->sign.c:125]   --->   Operation 466 'add' 'i_73' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 467 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100_1, label %polyvecl_ntt.exit16.preheader, label %15" [polyvec.c:100->sign.c:125]   --->   Operation 467 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 468 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i12)" [poly.c:143->polyvec.c:101->sign.c:125]   --->   Operation 468 'call' <Predicate = (!icmp_ln100_1)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 469 [1/1] (1.35ns)   --->   "br label %polyvecl_ntt.exit16" [polyvec.c:28->sign.c:128]   --->   Operation 469 'br' <Predicate = (icmp_ln100_1)> <Delay = 1.35>

State 51 <SV = 34> <Delay = 0.00>
ST_51 : Operation 470 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i12)" [poly.c:143->polyvec.c:101->sign.c:125]   --->   Operation 470 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 471 [1/1] (0.00ns)   --->   "br label %.preheader87" [polyvec.c:100->sign.c:125]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 34> <Delay = 1.45>
ST_52 : Operation 472 [1/1] (0.00ns)   --->   "%i_0_i17 = phi i3 [ %i_74, %16 ], [ 0, %polyvecl_ntt.exit16.preheader ]"   --->   Operation 472 'phi' 'i_0_i17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 473 [1/1] (1.00ns)   --->   "%icmp_ln28 = icmp eq i3 %i_0_i17, -4" [polyvec.c:28->sign.c:128]   --->   Operation 473 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 474 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 474 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 475 [1/1] (1.34ns)   --->   "%i_74 = add i3 %i_0_i17, 1" [polyvec.c:28->sign.c:128]   --->   Operation 475 'add' 'i_74' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %polyvec_matrix_pointwise_montgomery.exit, label %16" [polyvec.c:28->sign.c:128]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 477 [2/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i17, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)" [polyvec.c:29->sign.c:128]   --->   Operation 477 'call' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 478 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs)" [sign.c:129]   --->   Operation 478 'call' <Predicate = (icmp_ln28)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 35> <Delay = 0.00>
ST_53 : Operation 479 [1/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i17, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)" [polyvec.c:29->sign.c:128]   --->   Operation 479 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "br label %polyvecl_ntt.exit16" [polyvec.c:28->sign.c:128]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 35> <Delay = 0.00>
ST_54 : Operation 481 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs)" [sign.c:129]   --->   Operation 481 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 36> <Delay = 1.45>
ST_55 : Operation 482 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs)" [sign.c:130]   --->   Operation 482 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 37> <Delay = 0.00>
ST_56 : Operation 483 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs)" [sign.c:130]   --->   Operation 483 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 38> <Delay = 1.35>
ST_57 : Operation 484 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs)" [sign.c:133]   --->   Operation 484 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 39> <Delay = 1.35>
ST_58 : Operation 485 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs)" [sign.c:133]   --->   Operation 485 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 486 [1/1] (1.35ns)   --->   "br label %poly_decompose.exit.i" [polyvec.c:371->sign.c:134]   --->   Operation 486 'br' <Predicate = true> <Delay = 1.35>

State 59 <SV = 40> <Delay = 1.35>
ST_59 : Operation 487 [1/1] (0.00ns)   --->   "%i_0_i19 = phi i3 [ 0, %polyvec_matrix_pointwise_montgomery.exit ], [ %i_75, %poly_decompose.exit.i.loopexit ]"   --->   Operation 487 'phi' 'i_0_i19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 488 [1/1] (1.00ns)   --->   "%icmp_ln371 = icmp eq i3 %i_0_i19, -4" [polyvec.c:371->sign.c:134]   --->   Operation 488 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 489 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 489 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 490 [1/1] (1.34ns)   --->   "%i_75 = add i3 %i_0_i19, 1" [polyvec.c:371->sign.c:134]   --->   Operation 490 'add' 'i_75' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 491 [1/1] (0.00ns)   --->   "br i1 %icmp_ln371, label %polyveck_decompose.exit, label %17" [polyvec.c:371->sign.c:134]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i19, i8 0)" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 492 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_59 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i11 %tmp_36 to i12" [poly.c:221->polyvec.c:372->sign.c:134]   --->   Operation 493 'zext' 'zext_ln221' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_59 : Operation 494 [1/1] (1.35ns)   --->   "br label %18" [poly.c:225->polyvec.c:372->sign.c:134]   --->   Operation 494 'br' <Predicate = (!icmp_ln371)> <Delay = 1.35>
ST_59 : Operation 495 [2/2] (0.00ns)   --->   "call fastcc void @polyveck_pack_w1([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)" [sign.c:135]   --->   Operation 495 'call' <Predicate = (icmp_ln371)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 41> <Delay = 4.53>
ST_60 : Operation 496 [1/1] (0.00ns)   --->   "%i_0_i_i20 = phi i9 [ 0, %17 ], [ %i_77, %19 ]"   --->   Operation 496 'phi' 'i_0_i_i20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 497 [1/1] (1.34ns)   --->   "%icmp_ln225 = icmp eq i9 %i_0_i_i20, -256" [poly.c:225->polyvec.c:372->sign.c:134]   --->   Operation 497 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 498 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 498 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 499 [1/1] (1.73ns)   --->   "%i_77 = add i9 %i_0_i_i20, 1" [poly.c:225->polyvec.c:372->sign.c:134]   --->   Operation 499 'add' 'i_77' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %poly_decompose.exit.i.loopexit, label %19" [poly.c:225->polyvec.c:372->sign.c:134]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i9 %i_0_i_i20 to i12" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 501 'zext' 'zext_ln226' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_60 : Operation 502 [1/1] (1.76ns)   --->   "%add_ln226 = add i12 %zext_ln221, %zext_ln226" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 502 'add' 'add_ln226' <Predicate = (!icmp_ln225)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i12 %add_ln226 to i64" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 503 'zext' 'zext_ln226_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_60 : Operation 504 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln226_1" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 504 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_60 : Operation 505 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 505 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln225)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 506 [1/1] (0.00ns)   --->   "br label %poly_decompose.exit.i"   --->   Operation 506 'br' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 61 <SV = 42> <Delay = 27.3>
ST_61 : Operation 507 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln226_1" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 507 'getelementptr' 'w0_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 508 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 508 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 509 [1/1] (2.18ns)   --->   "%add_ln42 = add nsw i32 127, %w1_vec_coeffs_load" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 509 'add' 'add_ln42' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln10 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln42, i32 7, i32 31)" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 510 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 511 [1/1] (0.00ns)   --->   "%a1 = sext i25 %trunc_ln10 to i32" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 511 'sext' 'a1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 512 [1/1] (2.82ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul nsw i32 11275, %a1" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 512 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 513 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln47 = add nsw i32 8388608, %mul_ln47" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 513 'add' 'add_ln47' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln47, i32 24, i32 31)" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 514 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i8 %trunc_ln11 to i9" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 515 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 516 [1/1] (1.71ns)   --->   "%sub_ln48 = sub i9 43, %sext_ln47" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 516 'sub' 'sub_ln48' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln48, i32 8)" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 517 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%xor_ln48 = xor i1 %tmp, true" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 518 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%select_ln48 = select i1 %xor_ln48, i8 -1, i8 0" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 519 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 520 [1/1] (0.81ns) (out node of the LUT)   --->   "%a1_1 = and i8 %select_ln48, %trunc_ln11" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 520 'and' 'a1_1' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i8 %a1_1 to i27" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 521 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i8 %a1_1 to i32" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 522 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 523 [1/1] (2.82ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i27 -190464, %sext_ln48" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 523 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 524 [1/1] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%sext_ln51 = sext i27 %mul_ln51 to i32" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 524 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 525 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln51 = add i32 %sext_ln51, %w1_vec_coeffs_load" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 525 'add' 'add_ln51' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 526 [1/1] (2.18ns)   --->   "%sub_ln52 = sub nsw i32 4190208, %add_ln51" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 526 'sub' 'sub_ln52' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln52, i32 31)" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 527 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%select_ln52 = select i1 %tmp_13, i32 8380417, i32 0" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 528 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 529 [1/1] (2.18ns) (out node of the LUT)   --->   "%sub_ln52_1 = sub nsw i32 %add_ln51, %select_ln52" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 529 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 530 [1/1] (2.77ns)   --->   "store i32 %sub_ln52_1, i32* %w0_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 530 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 531 [1/1] (2.77ns)   --->   "store i32 %sext_ln48_1, i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:134]   --->   Operation 531 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_61 : Operation 532 [1/1] (0.00ns)   --->   "br label %18" [poly.c:225->polyvec.c:372->sign.c:134]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 41> <Delay = 1.35>
ST_62 : Operation 533 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pack_w1([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)" [sign.c:135]   --->   Operation 533 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 534 [1/1] (1.35ns)   --->   "br label %20" [fips202.c:362->fips202.c:648->sign.c:137]   --->   Operation 534 'br' <Predicate = true> <Delay = 1.35>

State 63 <SV = 42> <Delay = 2.77>
ST_63 : Operation 535 [1/1] (0.00ns)   --->   "%i_0_i_i23 = phi i5 [ 0, %polyveck_decompose.exit ], [ %i_76, %21 ]"   --->   Operation 535 'phi' 'i_0_i_i23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 536 [1/1] (1.21ns)   --->   "%icmp_ln362_2 = icmp eq i5 %i_0_i_i23, -7" [fips202.c:362->fips202.c:648->sign.c:137]   --->   Operation 536 'icmp' 'icmp_ln362_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 537 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 537 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 538 [1/1] (1.54ns)   --->   "%i_76 = add i5 %i_0_i_i23, 1" [fips202.c:362->fips202.c:648->sign.c:137]   --->   Operation 538 'add' 'i_76' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362_2, label %shake256_init.1.exit28, label %21" [fips202.c:362->fips202.c:648->sign.c:137]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln363_2 = zext i5 %i_0_i_i23 to i64" [fips202.c:363->fips202.c:648->sign.c:137]   --->   Operation 540 'zext' 'zext_ln363_2' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_63 : Operation 541 [1/1] (0.00ns)   --->   "%state_s_addr_13 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363_2" [fips202.c:363->fips202.c:648->sign.c:137]   --->   Operation 541 'getelementptr' 'state_s_addr_13' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_63 : Operation 542 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_13, align 8" [fips202.c:363->fips202.c:648->sign.c:137]   --->   Operation 542 'store' <Predicate = (!icmp_ln362_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 543 [1/1] (0.00ns)   --->   "br label %20" [fips202.c:362->fips202.c:648->sign.c:137]   --->   Operation 543 'br' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_63 : Operation 544 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112)" [fips202.c:663->sign.c:138]   --->   Operation 544 'call' <Predicate = (icmp_ln362_2)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 43> <Delay = 0.00>
ST_64 : Operation 545 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.3199([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112)" [fips202.c:663->sign.c:138]   --->   Operation 545 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 44> <Delay = 1.35>
ST_65 : Operation 546 [2/2] (1.35ns)   --->   "%state_pos_1 = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 0, i64 768)" [fips202.c:663->sign.c:139]   --->   Operation 546 'call' 'state_pos_1' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 45> <Delay = 3.53>
ST_66 : Operation 547 [1/2] (3.53ns)   --->   "%state_pos_1 = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 48, [5720 x i8]* %sig, i13 0, i64 768)" [fips202.c:663->sign.c:139]   --->   Operation 547 'call' 'state_pos_1' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_1, i32 3, i32 31)" [fips202.c:448->fips202.c:675->sign.c:140]   --->   Operation 548 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln450_6 = zext i29 %i_s to i64" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 549 'zext' 'zext_ln450_6' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns)   --->   "%state_s_addr_12 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_6" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 550 'getelementptr' 'state_s_addr_12' <Predicate = true> <Delay = 0.00>

State 67 <SV = 46> <Delay = 2.77>
ST_67 : Operation 551 [2/2] (2.77ns)   --->   "%state_s_load_8 = load i64* %state_s_addr_12, align 8" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 551 'load' 'state_s_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 68 <SV = 47> <Delay = 7.82>
ST_68 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%trunc_ln450_1 = trunc i32 %state_pos_1 to i3" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 552 'trunc' 'trunc_ln450_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%shl_ln450_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450_1, i3 0)" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 553 'bitconcatenate' 'shl_ln450_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%zext_ln450_5 = zext i6 %shl_ln450_5 to i64" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 554 'zext' 'zext_ln450_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%shl_ln450_1 = shl i64 31, %zext_ln450_5" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 555 'shl' 'shl_ln450_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 556 [1/2] (2.77ns)   --->   "%state_s_load_8 = load i64* %state_s_addr_12, align 8" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 556 'load' 'state_s_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 557 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450_2 = xor i64 %state_s_load_8, %shl_ln450_1" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 557 'xor' 'xor_ln450_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 558 [1/1] (2.77ns)   --->   "store i64 %xor_ln450_2, i64* %state_s_addr_12, align 8" [fips202.c:450->fips202.c:675->sign.c:140]   --->   Operation 558 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 48> <Delay = 2.77>
ST_69 : Operation 559 [2/2] (2.77ns)   --->   "%state_s_load_9 = load i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:140]   --->   Operation 559 'load' 'state_s_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 49> <Delay = 6.35>
ST_70 : Operation 560 [1/2] (2.77ns)   --->   "%state_s_load_9 = load i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:140]   --->   Operation 560 'load' 'state_s_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 561 [1/1] (0.80ns)   --->   "%xor_ln451_2 = xor i64 %state_s_load_9, -9223372036854775808" [fips202.c:451->fips202.c:675->sign.c:140]   --->   Operation 561 'xor' 'xor_ln451_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 562 [1/1] (2.77ns)   --->   "store i64 %xor_ln451_2, i64* %state_s_addr_9, align 8" [fips202.c:451->fips202.c:675->sign.c:140]   --->   Operation 562 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 71 <SV = 50> <Delay = 1.35>
ST_71 : Operation 563 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)" [fips202.c:536->fips202.c:710->sign.c:141]   --->   Operation 563 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 51> <Delay = 1.35>
ST_72 : Operation 564 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)" [fips202.c:536->fips202.c:710->sign.c:141]   --->   Operation 564 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 565 [1/1] (1.35ns)   --->   "br label %22" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 565 'br' <Predicate = true> <Delay = 1.35>

State 73 <SV = 52> <Delay = 2.77>
ST_73 : Operation 566 [1/1] (0.00ns)   --->   "%i_3_i47 = phi i3 [ 0, %shake256_init.1.exit28 ], [ %add_ln540_2, %23 ]" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 566 'phi' 'i_3_i47' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln540_2 = zext i3 %i_3_i47 to i64" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 567 'zext' 'zext_ln540_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 568 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 568 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 569 [1/1] (1.00ns)   --->   "%icmp_ln540_2 = icmp eq i3 %i_3_i47, -4" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 569 'icmp' 'icmp_ln540_2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 570 [1/1] (1.34ns)   --->   "%add_ln540_2 = add i3 %i_3_i47, 1" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 570 'add' 'add_ln540_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540_2, label %keccak_squeeze.1191.exit, label %23" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 571 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 572 [1/1] (0.00ns)   --->   "%state_s_addr_14 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540_2" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 572 'getelementptr' 'state_s_addr_14' <Predicate = (!icmp_ln540_2)> <Delay = 0.00>
ST_73 : Operation 573 [2/2] (2.77ns)   --->   "%state_s_load_10 = load i64* %state_s_addr_14, align 8" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 573 'load' 'state_s_load_10' <Predicate = (!icmp_ln540_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln541_3 = trunc i3 %i_3_i47 to i2" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 574 'trunc' 'trunc_ln541_3' <Predicate = (!icmp_ln540_2)> <Delay = 0.00>
ST_73 : Operation 575 [2/2] (0.00ns)   --->   "call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)" [sign.c:142]   --->   Operation 575 'call' <Predicate = (icmp_ln540_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 53> <Delay = 5.54>
ST_74 : Operation 576 [1/2] (2.77ns)   --->   "%state_s_load_10 = load i64* %state_s_addr_14, align 8" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 576 'load' 'state_s_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln541_2 = trunc i64 %state_s_load_10 to i8" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 577 'trunc' 'trunc_ln541_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln541_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln541_3, i3 0)" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 578 'bitconcatenate' 'shl_ln541_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i5 %shl_ln541_2 to i64" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 579 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 580 [1/1] (0.00ns)   --->   "%sig_addr = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln541_4" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 580 'getelementptr' 'sig_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 581 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541_2, i8* %sig_addr, align 1" [fips202.c:541->fips202.c:710->sign.c:141]   --->   Operation 581 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln542_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 8, i32 15)" [fips202.c:542->fips202.c:710->sign.c:141]   --->   Operation 582 'partselect' 'trunc_ln542_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln542_2 = or i5 %shl_ln541_2, 1" [fips202.c:542->fips202.c:710->sign.c:141]   --->   Operation 583 'or' 'or_ln542_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln542_4 = zext i5 %or_ln542_2 to i64" [fips202.c:542->fips202.c:710->sign.c:141]   --->   Operation 584 'zext' 'zext_ln542_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 585 [1/1] (0.00ns)   --->   "%sig_addr_1 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln542_4" [fips202.c:542->fips202.c:710->sign.c:141]   --->   Operation 585 'getelementptr' 'sig_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 586 [1/1] (2.77ns)   --->   "store i8 %trunc_ln542_2, i8* %sig_addr_1, align 1" [fips202.c:542->fips202.c:710->sign.c:141]   --->   Operation 586 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln543_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 16, i32 23)" [fips202.c:543->fips202.c:710->sign.c:141]   --->   Operation 587 'partselect' 'trunc_ln543_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln544_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 24, i32 31)" [fips202.c:544->fips202.c:710->sign.c:141]   --->   Operation 588 'partselect' 'trunc_ln544_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln545_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 32, i32 39)" [fips202.c:545->fips202.c:710->sign.c:141]   --->   Operation 589 'partselect' 'trunc_ln545_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln546_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 40, i32 47)" [fips202.c:546->fips202.c:710->sign.c:141]   --->   Operation 590 'partselect' 'trunc_ln546_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln547_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 48, i32 55)" [fips202.c:547->fips202.c:710->sign.c:141]   --->   Operation 591 'partselect' 'trunc_ln547_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln548_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_10, i32 56, i32 63)" [fips202.c:548->fips202.c:710->sign.c:141]   --->   Operation 592 'partselect' 'trunc_ln548_2' <Predicate = true> <Delay = 0.00>

State 75 <SV = 54> <Delay = 2.77>
ST_75 : Operation 593 [1/1] (0.00ns)   --->   "%or_ln543_2 = or i5 %shl_ln541_2, 2" [fips202.c:543->fips202.c:710->sign.c:141]   --->   Operation 593 'or' 'or_ln543_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln543_4 = zext i5 %or_ln543_2 to i64" [fips202.c:543->fips202.c:710->sign.c:141]   --->   Operation 594 'zext' 'zext_ln543_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 595 [1/1] (0.00ns)   --->   "%sig_addr_2 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln543_4" [fips202.c:543->fips202.c:710->sign.c:141]   --->   Operation 595 'getelementptr' 'sig_addr_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 596 [1/1] (2.77ns)   --->   "store i8 %trunc_ln543_2, i8* %sig_addr_2, align 1" [fips202.c:543->fips202.c:710->sign.c:141]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 597 [1/1] (0.00ns)   --->   "%or_ln544_2 = or i5 %shl_ln541_2, 3" [fips202.c:544->fips202.c:710->sign.c:141]   --->   Operation 597 'or' 'or_ln544_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i5 %or_ln544_2 to i64" [fips202.c:544->fips202.c:710->sign.c:141]   --->   Operation 598 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 599 [1/1] (0.00ns)   --->   "%sig_addr_3 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln544_4" [fips202.c:544->fips202.c:710->sign.c:141]   --->   Operation 599 'getelementptr' 'sig_addr_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 600 [1/1] (2.77ns)   --->   "store i8 %trunc_ln544_2, i8* %sig_addr_3, align 1" [fips202.c:544->fips202.c:710->sign.c:141]   --->   Operation 600 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 76 <SV = 55> <Delay = 2.77>
ST_76 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln545_2 = or i5 %shl_ln541_2, 4" [fips202.c:545->fips202.c:710->sign.c:141]   --->   Operation 601 'or' 'or_ln545_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln545_4 = zext i5 %or_ln545_2 to i64" [fips202.c:545->fips202.c:710->sign.c:141]   --->   Operation 602 'zext' 'zext_ln545_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 603 [1/1] (0.00ns)   --->   "%sig_addr_4 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln545_4" [fips202.c:545->fips202.c:710->sign.c:141]   --->   Operation 603 'getelementptr' 'sig_addr_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 604 [1/1] (2.77ns)   --->   "store i8 %trunc_ln545_2, i8* %sig_addr_4, align 1" [fips202.c:545->fips202.c:710->sign.c:141]   --->   Operation 604 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln546_2 = or i5 %shl_ln541_2, 5" [fips202.c:546->fips202.c:710->sign.c:141]   --->   Operation 605 'or' 'or_ln546_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln546_4 = zext i5 %or_ln546_2 to i64" [fips202.c:546->fips202.c:710->sign.c:141]   --->   Operation 606 'zext' 'zext_ln546_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 607 [1/1] (0.00ns)   --->   "%sig_addr_5 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln546_4" [fips202.c:546->fips202.c:710->sign.c:141]   --->   Operation 607 'getelementptr' 'sig_addr_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 608 [1/1] (2.77ns)   --->   "store i8 %trunc_ln546_2, i8* %sig_addr_5, align 1" [fips202.c:546->fips202.c:710->sign.c:141]   --->   Operation 608 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 77 <SV = 56> <Delay = 2.77>
ST_77 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln547_2 = or i5 %shl_ln541_2, 6" [fips202.c:547->fips202.c:710->sign.c:141]   --->   Operation 609 'or' 'or_ln547_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln547_4 = zext i5 %or_ln547_2 to i64" [fips202.c:547->fips202.c:710->sign.c:141]   --->   Operation 610 'zext' 'zext_ln547_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 611 [1/1] (0.00ns)   --->   "%sig_addr_6 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln547_4" [fips202.c:547->fips202.c:710->sign.c:141]   --->   Operation 611 'getelementptr' 'sig_addr_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 612 [1/1] (2.77ns)   --->   "store i8 %trunc_ln547_2, i8* %sig_addr_6, align 1" [fips202.c:547->fips202.c:710->sign.c:141]   --->   Operation 612 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 613 [1/1] (0.00ns)   --->   "%or_ln548_2 = or i5 %shl_ln541_2, 7" [fips202.c:548->fips202.c:710->sign.c:141]   --->   Operation 613 'or' 'or_ln548_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln548_4 = zext i5 %or_ln548_2 to i64" [fips202.c:548->fips202.c:710->sign.c:141]   --->   Operation 614 'zext' 'zext_ln548_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 615 [1/1] (0.00ns)   --->   "%sig_addr_7 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln548_4" [fips202.c:548->fips202.c:710->sign.c:141]   --->   Operation 615 'getelementptr' 'sig_addr_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 616 [1/1] (2.77ns)   --->   "store i8 %trunc_ln548_2, i8* %sig_addr_7, align 1" [fips202.c:548->fips202.c:710->sign.c:141]   --->   Operation 616 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 617 [1/1] (0.00ns)   --->   "br label %22" [fips202.c:540->fips202.c:710->sign.c:141]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 53> <Delay = 0.00>
ST_78 : Operation 618 [1/2] (0.00ns)   --->   "call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)" [sign.c:142]   --->   Operation 618 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 54> <Delay = 0.00>
ST_79 : Operation 619 [2/2] (0.00ns)   --->   "call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind" [poly.c:143->sign.c:143]   --->   Operation 619 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 55> <Delay = 1.35>
ST_80 : Operation 620 [1/2] (0.00ns)   --->   "call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind" [poly.c:143->sign.c:143]   --->   Operation 620 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 621 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.2.exit.i" [polyvec.c:114->sign.c:146]   --->   Operation 621 'br' <Predicate = true> <Delay = 1.35>

State 81 <SV = 56> <Delay = 1.35>
ST_81 : Operation 622 [1/1] (0.00ns)   --->   "%i_0_i43 = phi i3 [ 0, %keccak_squeeze.1191.exit ], [ %i_78, %poly_pointwise_montgomery.2.exit.i.loopexit ]"   --->   Operation 622 'phi' 'i_0_i43' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 623 [1/1] (1.00ns)   --->   "%icmp_ln114 = icmp eq i3 %i_0_i43, -4" [polyvec.c:114->sign.c:146]   --->   Operation 623 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 624 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 624 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 625 [1/1] (1.34ns)   --->   "%i_78 = add i3 %i_0_i43, 1" [polyvec.c:114->sign.c:146]   --->   Operation 625 'add' 'i_78' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 626 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %polyvecl_pointwise_poly_montgomery.exit.preheader, label %24" [polyvec.c:114->sign.c:146]   --->   Operation 626 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_37 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i43, i8 0)" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 627 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_81 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp_37 to i12" [poly.c:176->polyvec.c:115->sign.c:146]   --->   Operation 628 'zext' 'zext_ln176' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_81 : Operation 629 [1/1] (1.35ns)   --->   "br label %25" [poly.c:180->polyvec.c:115->sign.c:146]   --->   Operation 629 'br' <Predicate = (!icmp_ln114)> <Delay = 1.35>
ST_81 : Operation 630 [1/1] (1.35ns)   --->   "br label %polyvecl_pointwise_poly_montgomery.exit" [polyvec.c:107->sign.c:147]   --->   Operation 630 'br' <Predicate = (icmp_ln114)> <Delay = 1.35>

State 82 <SV = 57> <Delay = 4.53>
ST_82 : Operation 631 [1/1] (0.00ns)   --->   "%i_0_i_i44 = phi i9 [ 0, %24 ], [ %i_80, %26 ]"   --->   Operation 631 'phi' 'i_0_i_i44' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 632 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i_i44, -256" [poly.c:180->polyvec.c:115->sign.c:146]   --->   Operation 632 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 633 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 633 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 634 [1/1] (1.73ns)   --->   "%i_80 = add i9 %i_0_i_i44, 1" [poly.c:180->polyvec.c:115->sign.c:146]   --->   Operation 634 'add' 'i_80' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 635 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %poly_pointwise_montgomery.2.exit.i.loopexit, label %26" [poly.c:180->polyvec.c:115->sign.c:146]   --->   Operation 635 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i_i44 to i64" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 636 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_82 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln181_15 = zext i9 %i_0_i_i44 to i12" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 637 'zext' 'zext_ln181_15' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_82 : Operation 638 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_15, %zext_ln176" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 638 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln181_16 = zext i12 %add_ln181 to i64" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 639 'zext' 'zext_ln181_16' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_82 : Operation 640 [1/1] (0.00ns)   --->   "%s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %zext_ln181_16" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 640 'getelementptr' 's1_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_82 : Operation 641 [1/1] (0.00ns)   --->   "%cp_coeffs_addr = getelementptr [256 x i32]* %cp_coeffs, i64 0, i64 %zext_ln181" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 641 'getelementptr' 'cp_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_82 : Operation 642 [2/2] (2.77ns)   --->   "%cp_coeffs_load = load i32* %cp_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 642 'load' 'cp_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 643 [2/2] (2.77ns)   --->   "%s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 643 'load' 's1_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 644 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.2.exit.i"   --->   Operation 644 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 83 <SV = 58> <Delay = 29.1>
ST_83 : Operation 645 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln181_16" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 645 'getelementptr' 'z_vec_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 646 [1/2] (2.77ns)   --->   "%cp_coeffs_load = load i32* %cp_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 646 'load' 'cp_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %cp_coeffs_load to i64" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 647 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 648 [1/2] (2.77ns)   --->   "%s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 648 'load' 's1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln181_5 = sext i32 %s1_vec_coeffs_load to i64" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 649 'sext' 'sext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 650 [1/1] (6.88ns)   --->   "%mul_ln181 = mul nsw i64 %sext_ln181_5, %sext_ln181" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 650 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %mul_ln181 to i32" [reduce.c:18->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 651 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 652 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 652 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 653 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 654 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 654 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i55 %mul_ln19 to i64" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 655 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 656 [1/1] (2.99ns)   --->   "%add_ln19 = add i64 %sext_ln19_14, %mul_ln181" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 656 'add' 'add_ln19' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 657 [1/1] (0.00ns)   --->   "%t_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 657 'partselect' 't_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 658 [1/1] (2.77ns)   --->   "store i32 %t_13, i32* %z_vec_coeffs_addr_4, align 4" [poly.c:181->polyvec.c:115->sign.c:146]   --->   Operation 658 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 659 [1/1] (0.00ns)   --->   "br label %25" [poly.c:180->polyvec.c:115->sign.c:146]   --->   Operation 659 'br' <Predicate = true> <Delay = 0.00>

State 84 <SV = 57> <Delay = 1.35>
ST_84 : Operation 660 [1/1] (0.00ns)   --->   "%i_0_i49 = phi i3 [ %i_79, %27 ], [ 0, %polyvecl_pointwise_poly_montgomery.exit.preheader ]"   --->   Operation 660 'phi' 'i_0_i49' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 661 [1/1] (1.00ns)   --->   "%icmp_ln107 = icmp eq i3 %i_0_i49, -4" [polyvec.c:107->sign.c:147]   --->   Operation 661 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 662 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 662 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 663 [1/1] (1.34ns)   --->   "%i_79 = add i3 %i_0_i49, 1" [polyvec.c:107->sign.c:147]   --->   Operation 663 'add' 'i_79' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %polyvecl_invntt_tomont.exit.preheader, label %27" [polyvec.c:107->sign.c:147]   --->   Operation 664 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 665 [2/2] (0.00ns)   --->   "call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i49)" [poly.c:160->polyvec.c:108->sign.c:147]   --->   Operation 665 'call' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 666 [1/1] (1.35ns)   --->   "br label %polyvecl_invntt_tomont.exit" [polyvec.c:85->sign.c:148]   --->   Operation 666 'br' <Predicate = (icmp_ln107)> <Delay = 1.35>

State 85 <SV = 58> <Delay = 0.00>
ST_85 : Operation 667 [1/2] (0.00ns)   --->   "call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i49)" [poly.c:160->polyvec.c:108->sign.c:147]   --->   Operation 667 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 668 [1/1] (0.00ns)   --->   "br label %polyvecl_pointwise_poly_montgomery.exit" [polyvec.c:107->sign.c:147]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 58> <Delay = 1.35>
ST_86 : Operation 669 [1/1] (0.00ns)   --->   "%i_0_i51 = phi i3 [ %i_81, %polyvecl_invntt_tomont.exit.loopexit ], [ 0, %polyvecl_invntt_tomont.exit.preheader ]"   --->   Operation 669 'phi' 'i_0_i51' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 670 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i51, -4" [polyvec.c:85->sign.c:148]   --->   Operation 670 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 671 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 671 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 672 [1/1] (1.34ns)   --->   "%i_81 = add i3 %i_0_i51, 1" [polyvec.c:85->sign.c:148]   --->   Operation 672 'add' 'i_81' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %polyvecl_add.exit.preheader, label %28" [polyvec.c:85->sign.c:148]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_38 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i51, i8 0)" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 674 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_86 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i11 %tmp_38 to i12" [poly.c:83->polyvec.c:86->sign.c:148]   --->   Operation 675 'zext' 'zext_ln83' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_86 : Operation 676 [1/1] (1.35ns)   --->   "br label %29" [poly.c:87->polyvec.c:86->sign.c:148]   --->   Operation 676 'br' <Predicate = (!icmp_ln85)> <Delay = 1.35>
ST_86 : Operation 677 [1/1] (1.35ns)   --->   "br label %polyvecl_add.exit" [polyvec.c:53->sign.c:149]   --->   Operation 677 'br' <Predicate = (icmp_ln85)> <Delay = 1.35>

State 87 <SV = 59> <Delay = 4.53>
ST_87 : Operation 678 [1/1] (0.00ns)   --->   "%i_0_i_i52 = phi i9 [ 0, %28 ], [ %i_83, %30 ]"   --->   Operation 678 'phi' 'i_0_i_i52' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 679 [1/1] (1.34ns)   --->   "%icmp_ln87 = icmp eq i9 %i_0_i_i52, -256" [poly.c:87->polyvec.c:86->sign.c:148]   --->   Operation 679 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 680 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 680 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 681 [1/1] (1.73ns)   --->   "%i_83 = add i9 %i_0_i_i52, 1" [poly.c:87->polyvec.c:86->sign.c:148]   --->   Operation 681 'add' 'i_83' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 682 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %polyvecl_invntt_tomont.exit.loopexit, label %30" [poly.c:87->polyvec.c:86->sign.c:148]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_0_i_i52 to i12" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 683 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_87 : Operation 684 [1/1] (1.76ns)   --->   "%add_ln88_3 = add i12 %zext_ln83, %zext_ln88" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 684 'add' 'add_ln88_3' <Predicate = (!icmp_ln87)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i12 %add_ln88_3 to i64" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 685 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_87 : Operation 686 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_4 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln88_4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 686 'getelementptr' 'y_vec_coeffs_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_87 : Operation 687 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_5 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln88_4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 687 'getelementptr' 'z_vec_coeffs_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_87 : Operation 688 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 688 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 689 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 689 'load' 'y_vec_coeffs_load_4' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 690 [1/1] (0.00ns)   --->   "br label %polyvecl_invntt_tomont.exit"   --->   Operation 690 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 88 <SV = 60> <Delay = 7.72>
ST_88 : Operation 691 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 691 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 692 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 692 'load' 'y_vec_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i19 %y_vec_coeffs_load_4 to i32" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 693 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 694 [1/1] (2.18ns)   --->   "%add_ln88 = add nsw i32 %z_vec_coeffs_load, %sext_ln88" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 694 'add' 'add_ln88' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 695 [1/1] (2.77ns)   --->   "store i32 %add_ln88, i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:148]   --->   Operation 695 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 696 [1/1] (0.00ns)   --->   "br label %29" [poly.c:87->polyvec.c:86->sign.c:148]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 59> <Delay = 1.35>
ST_89 : Operation 697 [1/1] (0.00ns)   --->   "%i_0_i59 = phi i3 [ %i_82, %polyvecl_add.exit.loopexit ], [ 0, %polyvecl_add.exit.preheader ]"   --->   Operation 697 'phi' 'i_0_i59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 698 [1/1] (1.00ns)   --->   "%icmp_ln53 = icmp eq i3 %i_0_i59, -4" [polyvec.c:53->sign.c:149]   --->   Operation 698 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 699 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 699 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 700 [1/1] (1.34ns)   --->   "%i_82 = add i3 %i_0_i59, 1" [polyvec.c:53->sign.c:149]   --->   Operation 700 'add' 'i_82' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %polyvecl_reduce.exit.preheader, label %31" [polyvec.c:53->sign.c:149]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i59, i8 0)" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 702 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_89 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_39 to i12" [poly.c:28->polyvec.c:54->sign.c:149]   --->   Operation 703 'zext' 'zext_ln28' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_89 : Operation 704 [1/1] (1.35ns)   --->   "br label %32" [poly.c:32->polyvec.c:54->sign.c:149]   --->   Operation 704 'br' <Predicate = (!icmp_ln53)> <Delay = 1.35>
ST_89 : Operation 705 [1/1] (1.35ns)   --->   "br label %polyvecl_reduce.exit" [polyvec.c:158->sign.c:150]   --->   Operation 705 'br' <Predicate = (icmp_ln53)> <Delay = 1.35>

State 90 <SV = 60> <Delay = 4.53>
ST_90 : Operation 706 [1/1] (0.00ns)   --->   "%i_0_i_i60 = phi i9 [ 0, %31 ], [ %i_85, %33 ]"   --->   Operation 706 'phi' 'i_0_i_i60' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 707 [1/1] (1.34ns)   --->   "%icmp_ln32 = icmp eq i9 %i_0_i_i60, -256" [poly.c:32->polyvec.c:54->sign.c:149]   --->   Operation 707 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 708 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 708 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 709 [1/1] (1.73ns)   --->   "%i_85 = add i9 %i_0_i_i60, 1" [poly.c:32->polyvec.c:54->sign.c:149]   --->   Operation 709 'add' 'i_85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 710 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %polyvecl_add.exit.loopexit, label %33" [poly.c:32->polyvec.c:54->sign.c:149]   --->   Operation 710 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %i_0_i_i60 to i12" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 711 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_90 : Operation 712 [1/1] (1.76ns)   --->   "%add_ln33 = add i12 %zext_ln28, %zext_ln33" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 712 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i12 %add_ln33 to i64" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 713 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_90 : Operation 714 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_6 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln33_2" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 714 'getelementptr' 'z_vec_coeffs_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_90 : Operation 715 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 715 'load' 'z_vec_coeffs_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 716 [1/1] (0.00ns)   --->   "br label %polyvecl_add.exit"   --->   Operation 716 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 91 <SV = 61> <Delay = 14.0>
ST_91 : Operation 717 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 717 'load' 'z_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 718 [1/1] (2.18ns)   --->   "%add_ln36 = add nsw i32 %z_vec_coeffs_load_1, 4194304" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 718 'add' 'add_ln36' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln12 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 719 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 720 [1/1] (0.00ns)   --->   "%t_14 = sext i9 %trunc_ln12 to i32" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 720 'sext' 't_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 721 [1/1] (2.82ns) (grouped into DSP with root node t_15)   --->   "%mul_ln37 = mul i32 %t_14, -8380417" [reduce.c:37->poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 721 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 722 [1/1] (3.53ns) (root node of the DSP)   --->   "%t_15 = add i32 %mul_ln37, %z_vec_coeffs_load_1" [reduce.c:37->poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 722 'add' 't_15' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 723 [1/1] (2.77ns)   --->   "store i32 %t_15, i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:149]   --->   Operation 723 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 724 [1/1] (0.00ns)   --->   "br label %32" [poly.c:32->polyvec.c:54->sign.c:149]   --->   Operation 724 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 60> <Delay = 1.35>
ST_92 : Operation 725 [1/1] (0.00ns)   --->   "%i_0_i85 = phi i3 [ %i_84, %polyvecl_reduce.exit.loopexit ], [ 0, %polyvecl_reduce.exit.preheader ]"   --->   Operation 725 'phi' 'i_0_i85' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 726 [1/1] (1.00ns)   --->   "%icmp_ln158 = icmp eq i3 %i_0_i85, -4" [polyvec.c:158->sign.c:150]   --->   Operation 726 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 727 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind"   --->   Operation 727 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 728 [1/1] (1.34ns)   --->   "%i_84 = add i3 %i_0_i85, 1" [polyvec.c:158->sign.c:150]   --->   Operation 728 'add' 'i_84' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 729 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %polyvecl_chknorm.exit, label %34" [polyvec.c:158->sign.c:150]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i85, i8 0)" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 730 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_92 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i11 %tmp_40 to i12" [poly.c:287->polyvec.c:159->sign.c:150]   --->   Operation 731 'zext' 'zext_ln287' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_92 : Operation 732 [1/1] (1.35ns)   --->   "br label %.preheader.i.i"   --->   Operation 732 'br' <Predicate = (!icmp_ln158)> <Delay = 1.35>
ST_92 : Operation 733 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)" [sign.c:155]   --->   Operation 733 'call' <Predicate = (icmp_ln158)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 61> <Delay = 4.53>
ST_93 : Operation 734 [1/1] (0.00ns)   --->   "%i_0_i_i86 = phi i9 [ 0, %34 ], [ %i_87, %35 ]"   --->   Operation 734 'phi' 'i_0_i_i86' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 735 [1/1] (1.34ns)   --->   "%icmp_ln298 = icmp eq i9 %i_0_i_i86, -256" [poly.c:298->polyvec.c:159->sign.c:150]   --->   Operation 735 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 736 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind"   --->   Operation 736 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 737 [1/1] (1.73ns)   --->   "%i_87 = add i9 %i_0_i_i86, 1" [poly.c:298->polyvec.c:159->sign.c:150]   --->   Operation 737 'add' 'i_87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 738 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %polyvecl_reduce.exit.loopexit, label %35" [poly.c:298->polyvec.c:159->sign.c:150]   --->   Operation 738 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i9 %i_0_i_i86 to i12" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 739 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_93 : Operation 740 [1/1] (1.76ns)   --->   "%add_ln300 = add i12 %zext_ln287, %zext_ln300" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 740 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i12 %add_ln300 to i64" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 741 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_93 : Operation 742 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_7 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln300_2" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 742 'getelementptr' 'z_vec_coeffs_addr_7' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_93 : Operation 743 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 743 'load' 'z_vec_coeffs_load_2' <Predicate = (!icmp_ln298)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 744 [1/1] (0.00ns)   --->   "br label %polyvecl_reduce.exit"   --->   Operation 744 'br' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 94 <SV = 62> <Delay = 7.06>
ST_94 : Operation 745 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 745 'load' 'z_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %z_vec_coeffs_load_2, i32 31)" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 746 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%t_16 = select i1 %tmp_14, i32 -1, i32 0" [poly.c:300->polyvec.c:159->sign.c:150]   --->   Operation 747 'select' 't_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%shl_ln301 = shl i32 %z_vec_coeffs_load_2, 1" [poly.c:301->polyvec.c:159->sign.c:150]   --->   Operation 748 'shl' 'shl_ln301' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%and_ln301 = and i32 %shl_ln301, %t_16" [poly.c:301->polyvec.c:159->sign.c:150]   --->   Operation 749 'and' 'and_ln301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 750 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_17 = sub nsw i32 %z_vec_coeffs_load_2, %and_ln301" [poly.c:301->polyvec.c:159->sign.c:150]   --->   Operation 750 'sub' 't_17' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 751 [1/1] (2.11ns)   --->   "%icmp_ln303 = icmp slt i32 %t_17, 130994" [poly.c:303->polyvec.c:159->sign.c:150]   --->   Operation 751 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 752 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader.i.i, label %.backedge.loopexit" [poly.c:303->polyvec.c:159->sign.c:150]   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 753 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 753 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>

State 95 <SV = 61> <Delay = 0.00>
ST_95 : Operation 754 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)" [sign.c:155]   --->   Operation 754 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 62> <Delay = 1.45>
ST_96 : Operation 755 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)" [sign.c:156]   --->   Operation 755 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 63> <Delay = 1.35>
ST_97 : Operation 756 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)" [sign.c:156]   --->   Operation 756 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 757 [1/1] (1.35ns)   --->   "br label %poly_sub.exit.i" [polyvec.c:252->sign.c:157]   --->   Operation 757 'br' <Predicate = true> <Delay = 1.35>

State 98 <SV = 64> <Delay = 1.45>
ST_98 : Operation 758 [1/1] (0.00ns)   --->   "%i_0_i66 = phi i3 [ 0, %polyvecl_chknorm.exit ], [ %i_86, %poly_sub.exit.i.loopexit ]"   --->   Operation 758 'phi' 'i_0_i66' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 759 [1/1] (1.00ns)   --->   "%icmp_ln252 = icmp eq i3 %i_0_i66, -4" [polyvec.c:252->sign.c:157]   --->   Operation 759 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 760 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 760 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 761 [1/1] (1.34ns)   --->   "%i_86 = add i3 %i_0_i66, 1" [polyvec.c:252->sign.c:157]   --->   Operation 761 'add' 'i_86' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %polyveck_sub.exit, label %36" [polyvec.c:252->sign.c:157]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_41 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i66, i8 0)" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 763 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_98 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i11 %tmp_41 to i12" [poly.c:104->polyvec.c:253->sign.c:157]   --->   Operation 764 'zext' 'zext_ln104' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_98 : Operation 765 [1/1] (1.35ns)   --->   "br label %37" [poly.c:108->polyvec.c:253->sign.c:157]   --->   Operation 765 'br' <Predicate = (!icmp_ln252)> <Delay = 1.35>
ST_98 : Operation 766 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs)" [sign.c:158]   --->   Operation 766 'call' <Predicate = (icmp_ln252)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 65> <Delay = 4.53>
ST_99 : Operation 767 [1/1] (0.00ns)   --->   "%i_0_i_i67 = phi i9 [ 0, %36 ], [ %i_88, %38 ]"   --->   Operation 767 'phi' 'i_0_i_i67' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 768 [1/1] (1.34ns)   --->   "%icmp_ln108 = icmp eq i9 %i_0_i_i67, -256" [poly.c:108->polyvec.c:253->sign.c:157]   --->   Operation 768 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 769 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 769 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 770 [1/1] (1.73ns)   --->   "%i_88 = add i9 %i_0_i_i67, 1" [poly.c:108->polyvec.c:253->sign.c:157]   --->   Operation 770 'add' 'i_88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 771 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %poly_sub.exit.i.loopexit, label %38" [poly.c:108->polyvec.c:253->sign.c:157]   --->   Operation 771 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %i_0_i_i67 to i12" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 772 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 773 [1/1] (1.76ns)   --->   "%add_ln109 = add i12 %zext_ln104, %zext_ln109" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 773 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i12 %add_ln109 to i64" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 774 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 775 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln109_1" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 775 'getelementptr' 'w0_vec_coeffs_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 776 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln109_1" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 776 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 777 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 777 'load' 'w0_vec_coeffs_load' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 778 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 778 'load' 'h_vec_coeffs_load' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 779 [1/1] (0.00ns)   --->   "br label %poly_sub.exit.i"   --->   Operation 779 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 100 <SV = 66> <Delay = 7.72>
ST_100 : Operation 780 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 780 'load' 'w0_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 781 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 781 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 782 [1/1] (2.18ns)   --->   "%sub_ln109 = sub nsw i32 %w0_vec_coeffs_load, %h_vec_coeffs_load" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 782 'sub' 'sub_ln109' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 783 [1/1] (2.77ns)   --->   "store i32 %sub_ln109, i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:157]   --->   Operation 783 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 784 [1/1] (0.00ns)   --->   "br label %37" [poly.c:108->polyvec.c:253->sign.c:157]   --->   Operation 784 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 65> <Delay = 0.00>
ST_101 : Operation 785 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs)" [sign.c:158]   --->   Operation 785 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 66> <Delay = 1.35>
ST_102 : Operation 786 [2/2] (1.35ns)   --->   "%tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154)" [sign.c:159]   --->   Operation 786 'call' 'tmp_s' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 67> <Delay = 1.35>
ST_103 : Operation 787 [1/2] (1.35ns)   --->   "%tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154)" [sign.c:159]   --->   Operation 787 'call' 'tmp_s' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 788 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.backedge, label %39" [sign.c:159]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 789 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)" [sign.c:163]   --->   Operation 789 'call' <Predicate = (!tmp_s)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 68> <Delay = 0.00>
ST_104 : Operation 790 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)" [sign.c:163]   --->   Operation 790 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 69> <Delay = 1.45>
ST_105 : Operation 791 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)" [sign.c:164]   --->   Operation 791 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 70> <Delay = 0.00>
ST_106 : Operation 792 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs)" [sign.c:164]   --->   Operation 792 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 71> <Delay = 1.45>
ST_107 : Operation 793 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs)" [sign.c:165]   --->   Operation 793 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 72> <Delay = 0.00>
ST_108 : Operation 794 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs)" [sign.c:165]   --->   Operation 794 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 73> <Delay = 1.35>
ST_109 : Operation 795 [2/2] (1.35ns)   --->   "%tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232)" [sign.c:166]   --->   Operation 795 'call' 'tmp_5' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 74> <Delay = 1.35>
ST_110 : Operation 796 [1/2] (1.35ns)   --->   "%tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232)" [sign.c:166]   --->   Operation 796 'call' 'tmp_5' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 797 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.backedge, label %.preheader.preheader" [sign.c:166]   --->   Operation 797 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 798 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:234->sign.c:169]   --->   Operation 798 'br' <Predicate = (!tmp_5)> <Delay = 1.35>

State 111 <SV = 75> <Delay = 1.35>
ST_111 : Operation 799 [1/1] (0.00ns)   --->   "%i_0_i74 = phi i3 [ %i_89, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 799 'phi' 'i_0_i74' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 800 [1/1] (1.00ns)   --->   "%icmp_ln234 = icmp eq i3 %i_0_i74, -4" [polyvec.c:234->sign.c:169]   --->   Operation 800 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 801 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 801 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 802 [1/1] (1.34ns)   --->   "%i_89 = add i3 %i_0_i74, 1" [polyvec.c:234->sign.c:169]   --->   Operation 802 'add' 'i_89' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %polyveck_add.exit, label %40" [polyvec.c:234->sign.c:169]   --->   Operation 803 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i74, i8 0)" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 804 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_111 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i11 %tmp_42 to i12" [poly.c:83->polyvec.c:235->sign.c:169]   --->   Operation 805 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_111 : Operation 806 [1/1] (1.35ns)   --->   "br label %41" [poly.c:87->polyvec.c:235->sign.c:169]   --->   Operation 806 'br' <Predicate = (!icmp_ln234)> <Delay = 1.35>
ST_111 : Operation 807 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs)" [sign.c:170]   --->   Operation 807 'call' <Predicate = (icmp_ln234)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 76> <Delay = 4.53>
ST_112 : Operation 808 [1/1] (0.00ns)   --->   "%i_0_i_i75 = phi i9 [ 0, %40 ], [ %i_90, %42 ]"   --->   Operation 808 'phi' 'i_0_i_i75' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 809 [1/1] (1.34ns)   --->   "%icmp_ln87_1 = icmp eq i9 %i_0_i_i75, -256" [poly.c:87->polyvec.c:235->sign.c:169]   --->   Operation 809 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 810 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 810 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 811 [1/1] (1.73ns)   --->   "%i_90 = add i9 %i_0_i_i75, 1" [poly.c:87->polyvec.c:235->sign.c:169]   --->   Operation 811 'add' 'i_90' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87_1, label %.preheader.loopexit, label %42" [poly.c:87->polyvec.c:235->sign.c:169]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln88_5 = zext i9 %i_0_i_i75 to i12" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 813 'zext' 'zext_ln88_5' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_112 : Operation 814 [1/1] (1.76ns)   --->   "%add_ln88_4 = add i12 %zext_ln83_1, %zext_ln88_5" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 814 'add' 'add_ln88_4' <Predicate = (!icmp_ln87_1)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln88_6 = zext i12 %add_ln88_4 to i64" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 815 'zext' 'zext_ln88_6' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_112 : Operation 816 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln88_6" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 816 'getelementptr' 'w0_vec_coeffs_addr_2' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_112 : Operation 817 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln88_6" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 817 'getelementptr' 'h_vec_coeffs_addr_1' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_112 : Operation 818 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 818 'load' 'w0_vec_coeffs_load_1' <Predicate = (!icmp_ln87_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 819 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 819 'load' 'h_vec_coeffs_load_1' <Predicate = (!icmp_ln87_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 820 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 820 'br' <Predicate = (icmp_ln87_1)> <Delay = 0.00>

State 113 <SV = 77> <Delay = 7.72>
ST_113 : Operation 821 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 821 'load' 'w0_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 822 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 822 'load' 'h_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 823 [1/1] (2.18ns)   --->   "%add_ln88_2 = add nsw i32 %w0_vec_coeffs_load_1, %h_vec_coeffs_load_1" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 823 'add' 'add_ln88_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 824 [1/1] (2.77ns)   --->   "store i32 %add_ln88_2, i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:169]   --->   Operation 824 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 825 [1/1] (0.00ns)   --->   "br label %41" [poly.c:87->polyvec.c:235->sign.c:169]   --->   Operation 825 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 76> <Delay = 1.35>
ST_114 : Operation 826 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs)" [sign.c:170]   --->   Operation 826 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 827 [1/1] (1.35ns)   --->   "br label %43" [polyvec.c:392->sign.c:171]   --->   Operation 827 'br' <Predicate = true> <Delay = 1.35>

State 115 <SV = 77> <Delay = 1.52>
ST_115 : Operation 828 [1/1] (0.00ns)   --->   "%i_0_i87 = phi i3 [ 0, %polyveck_add.exit ], [ %i_91, %poly_make_hint.exit.i ]"   --->   Operation 828 'phi' 'i_0_i87' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_115 : Operation 829 [1/1] (0.00ns)   --->   "%n = phi i11 [ 0, %polyveck_add.exit ], [ %s, %poly_make_hint.exit.i ]"   --->   Operation 829 'phi' 'n' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_115 : Operation 830 [1/1] (1.00ns)   --->   "%icmp_ln392 = icmp eq i3 %i_0_i87, -4" [polyvec.c:392->sign.c:171]   --->   Operation 830 'icmp' 'icmp_ln392' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 831 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 831 'speclooptripcount' 'empty_116' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_115 : Operation 832 [1/1] (1.34ns)   --->   "%i_91 = add i3 %i_0_i87, 1" [polyvec.c:392->sign.c:171]   --->   Operation 832 'add' 'i_91' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 833 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %polyveck_make_hint.exit, label %44" [polyvec.c:392->sign.c:171]   --->   Operation 833 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_115 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i87, i8 0)" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 834 'bitconcatenate' 'tmp_43' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 0.00>
ST_115 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i11 %tmp_43 to i12" [poly.c:244->polyvec.c:393->sign.c:171]   --->   Operation 835 'zext' 'zext_ln244' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 0.00>
ST_115 : Operation 836 [1/1] (1.35ns)   --->   "br label %45" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 836 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 1.35>
ST_115 : Operation 837 [1/1] (1.52ns)   --->   "%icmp_ln172 = icmp ugt i11 %n, 80" [sign.c:172]   --->   Operation 837 'icmp' 'icmp_ln172' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 838 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.backedge, label %46" [sign.c:172]   --->   Operation 838 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392)> <Delay = 0.00>
ST_115 : Operation 839 [2/2] (0.00ns)   --->   "call fastcc void @pack_sig([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)" [sign.c:176]   --->   Operation 839 'call' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392 & !icmp_ln172)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 840 [1/1] (0.00ns)   --->   "br label %polyveck_ntt.exit11"   --->   Operation 840 'br' <Predicate = (icmp_ln392 & icmp_ln172) | (tmp_5) | (tmp_s) | (!icmp_ln158)> <Delay = 0.00>

State 116 <SV = 78> <Delay = 4.53>
ST_116 : Operation 841 [1/1] (0.00ns)   --->   "%i_0_i_i88 = phi i9 [ 0, %44 ], [ %i_92, %_ifconv.i ]"   --->   Operation 841 'phi' 'i_0_i_i88' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 842 [1/1] (0.00ns)   --->   "%s_0_i_i = phi i9 [ 0, %44 ], [ %s_1, %_ifconv.i ]"   --->   Operation 842 'phi' 's_0_i_i' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 843 [1/1] (1.34ns)   --->   "%icmp_ln248 = icmp eq i9 %i_0_i_i88, -256" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 843 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 844 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 844 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 845 [1/1] (1.73ns)   --->   "%i_92 = add i9 %i_0_i_i88, 1" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 845 'add' 'i_92' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 846 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %poly_make_hint.exit.i, label %_ifconv.i" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 846 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i9 %i_0_i_i88 to i12" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 847 'zext' 'zext_ln249' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_116 : Operation 848 [1/1] (1.76ns)   --->   "%add_ln249 = add i12 %zext_ln244, %zext_ln249" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 848 'add' 'add_ln249' <Predicate = (!icmp_ln248)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i12 %add_ln249 to i64" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 849 'zext' 'zext_ln249_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_116 : Operation 850 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 850 'getelementptr' 'w1_vec_coeffs_addr_4' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_116 : Operation 851 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 851 'getelementptr' 'w0_vec_coeffs_addr_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_116 : Operation 852 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 852 'load' 'w0_vec_coeffs_load_2' <Predicate = (!icmp_ln248)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 853 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 853 'load' 'w1_vec_coeffs_load_4' <Predicate = (!icmp_ln248)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i9 %s_0_i_i to i11" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 854 'zext' 'zext_ln248' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_116 : Operation 855 [1/1] (1.76ns)   --->   "%s = add i11 %zext_ln248, %n" [polyvec.c:393->sign.c:171]   --->   Operation 855 'add' 's' <Predicate = (icmp_ln248)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 856 [1/1] (0.00ns)   --->   "br label %43" [polyvec.c:392->sign.c:171]   --->   Operation 856 'br' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 117 <SV = 79> <Delay = 8.45>
ST_117 : Operation 857 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 857 'getelementptr' 'h_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 858 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 858 'load' 'w0_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 859 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 859 'load' 'w1_vec_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 860 [1/1] (2.11ns)   --->   "%icmp_ln69 = icmp slt i32 %w0_vec_coeffs_load_2, 95233" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 860 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 861 [1/1] (2.11ns)   --->   "%icmp_ln69_1 = icmp sgt i32 %w0_vec_coeffs_load_2, 8285185" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 861 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 862 [1/1] (2.11ns)   --->   "%icmp_ln69_2 = icmp eq i32 %w0_vec_coeffs_load_2, 8285185" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 862 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 863 [1/1] (2.11ns)   --->   "%icmp_ln69_3 = icmp eq i32 %w1_vec_coeffs_load_4, 0" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 863 'icmp' 'icmp_ln69_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%and_ln69 = and i1 %icmp_ln69_2, %icmp_ln69_3" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 864 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69 = or i1 %icmp_ln69_1, %and_ln69" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 865 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69_1 = or i1 %or_ln69, %icmp_ln69" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 866 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 867 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln69 = xor i1 %or_ln69_1, true" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 867 'xor' 'xor_ln69' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i1 %xor_ln69 to i9" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 868 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i1 %xor_ln69 to i32" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 869 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 870 [1/1] (2.77ns)   --->   "store i32 %zext_ln69_1, i32* %h_vec_coeffs_addr_2, align 4" [poly.c:249->polyvec.c:393->sign.c:171]   --->   Operation 870 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 871 [1/1] (1.73ns)   --->   "%s_1 = add i9 %s_0_i_i, %zext_ln69" [poly.c:250->polyvec.c:393->sign.c:171]   --->   Operation 871 'add' 's_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 872 [1/1] (0.00ns)   --->   "br label %45" [poly.c:248->polyvec.c:393->sign.c:171]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 78> <Delay = 0.00>
ST_118 : Operation 873 [1/2] (0.00ns)   --->   "call fastcc void @pack_sig([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)" [sign.c:176]   --->   Operation 873 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 874 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 874 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:103) [25]  (1.35 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:103) [25]  (0 ns)
	'getelementptr' operation ('state_s_addr_10', fips202.c:363->fips202.c:648->sign.c:103) [32]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->sign.c:103) of constant 0 on array 'state.s', sign.c:93 [33]  (2.77 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.35ns
The critical path consists of the following:
	'call' operation ('state.pos', fips202.c:663->sign.c:105) to 'keccak_absorb.2' [37]  (1.35 ns)

 <State 6>: 3.53ns
The critical path consists of the following:
	'call' operation ('state.pos', fips202.c:663->sign.c:105) to 'keccak_absorb.2' [37]  (3.53 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:450->fips202.c:675->sign.c:106) on array 'state.s', sign.c:93 [45]  (2.77 ns)

 <State 8>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:450->fips202.c:675->sign.c:106) on array 'state.s', sign.c:93 [45]  (2.77 ns)
	'xor' operation ('xor_ln450', fips202.c:450->fips202.c:675->sign.c:106) [46]  (2.28 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->sign.c:106) of variable 'xor_ln450', fips202.c:450->fips202.c:675->sign.c:106 on array 'state.s', sign.c:93 [47]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr_9', fips202.c:451->fips202.c:675->sign.c:106) [48]  (0 ns)
	'load' operation ('state_s_load_6', fips202.c:451->fips202.c:675->sign.c:106) on array 'state.s', sign.c:93 [49]  (2.77 ns)

 <State 10>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_6', fips202.c:451->fips202.c:675->sign.c:106) on array 'state.s', sign.c:93 [49]  (2.77 ns)
	'xor' operation ('xor_ln451', fips202.c:451->fips202.c:675->sign.c:106) [50]  (0.808 ns)
	'store' operation ('store_ln451', fips202.c:451->fips202.c:675->sign.c:106) of variable 'xor_ln451', fips202.c:451->fips202.c:675->sign.c:106 on array 'state.s', sign.c:93 [51]  (2.77 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln536', fips202.c:536->fips202.c:710->sign.c:107) to 'KeccakF1600_StatePer.1' [52]  (1.35 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i', fips202.c:540->fips202.c:710->sign.c:107) with incoming values : ('add_ln540', fips202.c:540->fips202.c:710->sign.c:107) [55]  (1.35 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i', fips202.c:540->fips202.c:710->sign.c:107) with incoming values : ('add_ln540', fips202.c:540->fips202.c:710->sign.c:107) [55]  (0 ns)
	'getelementptr' operation ('state_s_addr_11', fips202.c:541->fips202.c:710->sign.c:107) [62]  (0 ns)
	'load' operation ('state_s_load_7', fips202.c:541->fips202.c:710->sign.c:107) on array 'state.s', sign.c:93 [63]  (2.77 ns)

 <State 14>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_s_load_7', fips202.c:541->fips202.c:710->sign.c:107) on array 'state.s', sign.c:93 [63]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->sign.c:107) of variable 'trunc_ln541', fips202.c:541->fips202.c:710->sign.c:107 on array 'rho', sign.c:87 [70]  (2.77 ns)

 <State 15>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln543', fips202.c:543->fips202.c:710->sign.c:107) [79]  (0 ns)
	'add' operation ('add_ln543', fips202.c:543->fips202.c:710->sign.c:107) [81]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_2', fips202.c:543->fips202.c:710->sign.c:107) [83]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->sign.c:107) of variable 'trunc_ln4', fips202.c:543->fips202.c:710->sign.c:107 on array 'rho', sign.c:87 [84]  (2.77 ns)

 <State 16>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln545', fips202.c:545->fips202.c:710->sign.c:107) [93]  (0 ns)
	'add' operation ('add_ln545', fips202.c:545->fips202.c:710->sign.c:107) [95]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_4', fips202.c:545->fips202.c:710->sign.c:107) [97]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->sign.c:107) of variable 'trunc_ln6', fips202.c:545->fips202.c:710->sign.c:107 on array 'rho', sign.c:87 [98]  (2.77 ns)

 <State 17>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln547', fips202.c:547->fips202.c:710->sign.c:107) [107]  (0 ns)
	'add' operation ('add_ln547', fips202.c:547->fips202.c:710->sign.c:107) [109]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_6', fips202.c:547->fips202.c:710->sign.c:107) [111]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->sign.c:107) of variable 'trunc_ln8', fips202.c:547->fips202.c:710->sign.c:107 on array 'rho', sign.c:87 [112]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->fips202.c:747->sign.c:112) [124]  (0 ns)
	'getelementptr' operation ('state_0_s_addr', fips202.c:363->fips202.c:648->fips202.c:747->sign.c:112) [131]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->fips202.c:747->sign.c:112) of constant 0 on array 'state[0].s', fips202.c:745->sign.c:112 [132]  (2.77 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_0_s_addr_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112) [176]  (0 ns)
	'load' operation ('state_0_s_load', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112) on array 'state[0].s', fips202.c:745->sign.c:112 [177]  (2.77 ns)

 <State 20>: 4.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [149]  (0 ns)
	'add' operation ('add_ln31', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [158]  (1.66 ns)
	'getelementptr' operation ('seedbuf_addr_16', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [160]  (0 ns)
	'load' operation ('seedbuf_load', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) on array 'rho', sign.c:87 [161]  (2.77 ns)

 <State 21>: 5.19ns
The critical path consists of the following:
	'load' operation ('seedbuf_load', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) on array 'rho', sign.c:87 [161]  (2.77 ns)
	'shl' operation ('shl_ln31', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [166]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [167]  (2.42 ns)

 <State 22>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_0_s_load_3', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) on array 'state[0].s', fips202.c:745->sign.c:112 [171]  (2.77 ns)
	'xor' operation ('xor_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) [172]  (0.808 ns)
	'store' operation ('store_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112) of variable 'xor_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:112 on array 'state[0].s', fips202.c:745->sign.c:112 [173]  (2.77 ns)

 <State 23>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_0_s_load', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112) on array 'state[0].s', fips202.c:745->sign.c:112 [177]  (2.77 ns)
	'xor' operation ('xor_ln450_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112) [178]  (0.808 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112) of variable 'xor_ln450_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:112 on array 'state[0].s', fips202.c:745->sign.c:112 [179]  (2.77 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i3', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112) with incoming values : ('add_ln540_1', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112) [187]  (1.35 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i3', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112) with incoming values : ('add_ln540_1', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:112) [187]  (0 ns)
	'getelementptr' operation ('state_0_s_addr_3', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112) [194]  (0 ns)
	'load' operation ('state_0_s_load_2', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112) on array 'state[0].s', fips202.c:745->sign.c:112 [195]  (2.77 ns)

 <State 27>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_0_s_load_2', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112) on array 'state[0].s', fips202.c:745->sign.c:112 [195]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112) of variable 'trunc_ln541_1', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:112 on array 'rho', sign.c:87 [202]  (2.77 ns)

 <State 28>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112) [211]  (0 ns)
	'add' operation ('add_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112) [213]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_10', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112) [215]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112) of variable 'trunc_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:112 on array 'rho', sign.c:87 [216]  (2.77 ns)

 <State 29>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112) [225]  (0 ns)
	'add' operation ('add_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112) [227]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_12', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112) [229]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112) of variable 'trunc_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:112 on array 'rho', sign.c:87 [230]  (2.77 ns)

 <State 30>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112) [239]  (0 ns)
	'add' operation ('add_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112) [241]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_14', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112) [243]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112) of variable 'trunc_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:112 on array 'rho', sign.c:87 [244]  (2.77 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', polyvec.c:21->sign.c:116) [264]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', polyvec.c:21->sign.c:116) [264]  (0 ns)
	'add' operation ('j', polyvec.c:21->sign.c:116) [267]  (1.35 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:100->sign.c:117) [279]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:101->sign.c:117) to 'ntt' [285]  (1.55 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:282->sign.c:118) [290]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:283->sign.c:118) to 'ntt' [296]  (1.55 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:282->sign.c:119) [301]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:283->sign.c:119) to 'ntt' [307]  (1.55 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 1.84ns
The critical path consists of the following:
	'phi' operation ('nonce') with incoming values : ('nonce', sign.c:123) [312]  (0 ns)
	'add' operation ('nonce', sign.c:123) [313]  (1.84 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln124', sign.c:124) with incoming values : ('add_ln124', sign.c:124) [317]  (1.35 ns)

 <State 42>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln124', sign.c:124) with incoming values : ('add_ln124', sign.c:124) [317]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr', sign.c:124) [320]  (0 ns)
	'load' operation ('y_vec_coeffs_load', sign.c:124) on array 'y_vec_coeffs' [322]  (2.77 ns)

 <State 43>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load', sign.c:124) on array 'y_vec_coeffs' [322]  (2.77 ns)
	'store' operation ('store_ln124', sign.c:124) of variable 'sext_ln124', sign.c:124 on array 'v.vec.coeffs', sign.c:90 [324]  (2.77 ns)

 <State 44>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln124_1', sign.c:124) with incoming values : ('add_ln124_1', sign.c:124) [331]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_1', sign.c:124) [334]  (0 ns)
	'load' operation ('y_vec_coeffs_load_1', sign.c:124) on array 'y_vec_coeffs' [336]  (2.77 ns)

 <State 45>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_1', sign.c:124) on array 'y_vec_coeffs' [336]  (2.77 ns)
	'store' operation ('store_ln124', sign.c:124) of variable 'sext_ln124_1', sign.c:124 on array 'v.vec.coeffs', sign.c:90 [338]  (2.77 ns)

 <State 46>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln124_2', sign.c:124) with incoming values : ('add_ln124_2', sign.c:124) [345]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_2', sign.c:124) [348]  (0 ns)
	'load' operation ('y_vec_coeffs_load_2', sign.c:124) on array 'y_vec_coeffs' [350]  (2.77 ns)

 <State 47>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_2', sign.c:124) on array 'y_vec_coeffs' [350]  (2.77 ns)
	'store' operation ('store_ln124', sign.c:124) of variable 'sext_ln124_2', sign.c:124 on array 'v.vec.coeffs', sign.c:90 [352]  (2.77 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln124_3', sign.c:124) with incoming values : ('add_ln124_3', sign.c:124) [359]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_3', sign.c:124) [362]  (0 ns)
	'load' operation ('y_vec_coeffs_load_3', sign.c:124) on array 'y_vec_coeffs' [364]  (2.77 ns)

 <State 49>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_3', sign.c:124) on array 'y_vec_coeffs' [364]  (2.77 ns)
	'store' operation ('store_ln124', sign.c:124) of variable 'sext_ln124_3', sign.c:124 on array 'v.vec.coeffs', sign.c:90 [366]  (2.77 ns)

 <State 50>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:100->sign.c:125) [373]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:101->sign.c:125) to 'ntt' [379]  (1.55 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln129', sign.c:129) to 'polyveck_reduce' [393]  (1.45 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln130', sign.c:130) to 'polyveck_invntt_tomo' [394]  (1.45 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln133', sign.c:133) to 'polyveck_caddq' [395]  (1.35 ns)

 <State 58>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:371->sign.c:134) [398]  (1.35 ns)

 <State 59>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:225->polyvec.c:372->sign.c:134) [408]  (1.35 ns)

 <State 60>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:225->polyvec.c:372->sign.c:134) [408]  (0 ns)
	'add' operation ('add_ln226', poly.c:226->polyvec.c:372->sign.c:134) [415]  (1.76 ns)
	'getelementptr' operation ('w1_vec_coeffs_addr', poly.c:226->polyvec.c:372->sign.c:134) [417]  (0 ns)
	'load' operation ('a', poly.c:226->polyvec.c:372->sign.c:134) on array 't.vec.coeffs', sign.c:91 [419]  (2.77 ns)

 <State 61>: 27.3ns
The critical path consists of the following:
	'load' operation ('a', poly.c:226->polyvec.c:372->sign.c:134) on array 't.vec.coeffs', sign.c:91 [419]  (2.77 ns)
	'add' operation ('add_ln42', rounding.c:42->poly.c:226->polyvec.c:372->sign.c:134) [420]  (2.18 ns)
	'mul' operation of DSP[424] ('mul_ln47', rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134) [423]  (2.82 ns)
	'add' operation of DSP[424] ('add_ln47', rounding.c:47->poly.c:226->polyvec.c:372->sign.c:134) [424]  (3.53 ns)
	'sub' operation ('sub_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134) [427]  (1.72 ns)
	'xor' operation ('xor_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134) [429]  (0 ns)
	'select' operation ('select_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134) [430]  (0 ns)
	'and' operation ('a1', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:134) [431]  (0.813 ns)
	'mul' operation of DSP[436] ('mul_ln51', rounding.c:51->poly.c:226->polyvec.c:372->sign.c:134) [434]  (2.82 ns)
	'add' operation of DSP[436] ('add_ln51', rounding.c:51->poly.c:226->polyvec.c:372->sign.c:134) [436]  (3.53 ns)
	'sub' operation ('sub_ln52', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134) [437]  (2.18 ns)
	'select' operation ('select_ln52', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134) [439]  (0 ns)
	'sub' operation ('a0', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134) [440]  (2.18 ns)
	'store' operation ('store_ln226', poly.c:226->polyvec.c:372->sign.c:134) of variable 'a0', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:134 on array 'u.vec.coeffs', sign.c:91 [441]  (2.77 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:137) [450]  (1.35 ns)

 <State 63>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:137) [450]  (0 ns)
	'getelementptr' operation ('state_s_addr_13', fips202.c:363->fips202.c:648->sign.c:137) [457]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->sign.c:137) of constant 0 on array 'state.s', sign.c:93 [458]  (2.77 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 1.35ns
The critical path consists of the following:
	'call' operation ('state.pos', fips202.c:663->sign.c:139) to 'keccak_absorb.2' [462]  (1.35 ns)

 <State 66>: 3.53ns
The critical path consists of the following:
	'call' operation ('state.pos', fips202.c:663->sign.c:139) to 'keccak_absorb.2' [462]  (3.53 ns)

 <State 67>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load_8', fips202.c:450->fips202.c:675->sign.c:140) on array 'state.s', sign.c:93 [470]  (2.77 ns)

 <State 68>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load_8', fips202.c:450->fips202.c:675->sign.c:140) on array 'state.s', sign.c:93 [470]  (2.77 ns)
	'xor' operation ('xor_ln450_2', fips202.c:450->fips202.c:675->sign.c:140) [471]  (2.28 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->sign.c:140) of variable 'xor_ln450_2', fips202.c:450->fips202.c:675->sign.c:140 on array 'state.s', sign.c:93 [472]  (2.77 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load_9', fips202.c:451->fips202.c:675->sign.c:140) on array 'state.s', sign.c:93 [473]  (2.77 ns)

 <State 70>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_9', fips202.c:451->fips202.c:675->sign.c:140) on array 'state.s', sign.c:93 [473]  (2.77 ns)
	'xor' operation ('xor_ln451_2', fips202.c:451->fips202.c:675->sign.c:140) [474]  (0.808 ns)
	'store' operation ('store_ln451', fips202.c:451->fips202.c:675->sign.c:140) of variable 'xor_ln451_2', fips202.c:451->fips202.c:675->sign.c:140 on array 'state.s', sign.c:93 [475]  (2.77 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln536', fips202.c:536->fips202.c:710->sign.c:141) to 'KeccakF1600_StatePer.1' [476]  (1.35 ns)

 <State 72>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i47', fips202.c:540->fips202.c:710->sign.c:141) with incoming values : ('add_ln540_2', fips202.c:540->fips202.c:710->sign.c:141) [479]  (1.35 ns)

 <State 73>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i47', fips202.c:540->fips202.c:710->sign.c:141) with incoming values : ('add_ln540_2', fips202.c:540->fips202.c:710->sign.c:141) [479]  (0 ns)
	'getelementptr' operation ('state_s_addr_14', fips202.c:541->fips202.c:710->sign.c:141) [486]  (0 ns)
	'load' operation ('state_s_load_10', fips202.c:541->fips202.c:710->sign.c:141) on array 'state.s', sign.c:93 [487]  (2.77 ns)

 <State 74>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_s_load_10', fips202.c:541->fips202.c:710->sign.c:141) on array 'state.s', sign.c:93 [487]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->sign.c:141) of variable 'trunc_ln541_2', fips202.c:541->fips202.c:710->sign.c:141 on array 'sig' [493]  (2.77 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln543_2', fips202.c:543->fips202.c:710->sign.c:141) [500]  (0 ns)
	'getelementptr' operation ('sig_addr_2', fips202.c:543->fips202.c:710->sign.c:141) [502]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->sign.c:141) of variable 'trunc_ln543_2', fips202.c:543->fips202.c:710->sign.c:141 on array 'sig' [503]  (2.77 ns)

 <State 76>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln545_2', fips202.c:545->fips202.c:710->sign.c:141) [510]  (0 ns)
	'getelementptr' operation ('sig_addr_4', fips202.c:545->fips202.c:710->sign.c:141) [512]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->sign.c:141) of variable 'trunc_ln545_2', fips202.c:545->fips202.c:710->sign.c:141 on array 'sig' [513]  (2.77 ns)

 <State 77>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln547_2', fips202.c:547->fips202.c:710->sign.c:141) [520]  (0 ns)
	'getelementptr' operation ('sig_addr_6', fips202.c:547->fips202.c:710->sign.c:141) [522]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->sign.c:141) of variable 'trunc_ln547_2', fips202.c:547->fips202.c:710->sign.c:141 on array 'sig' [523]  (2.77 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:114->sign.c:146) [535]  (1.35 ns)

 <State 81>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:115->sign.c:146) [545]  (1.35 ns)

 <State 82>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:115->sign.c:146) [545]  (0 ns)
	'add' operation ('add_ln181', poly.c:181->polyvec.c:115->sign.c:146) [553]  (1.76 ns)
	'getelementptr' operation ('s1_vec_coeffs_addr', poly.c:181->polyvec.c:115->sign.c:146) [555]  (0 ns)
	'load' operation ('s1_vec_coeffs_load', poly.c:181->polyvec.c:115->sign.c:146) on array 'v.vec.coeffs', sign.c:90 [560]  (2.77 ns)

 <State 83>: 29.2ns
The critical path consists of the following:
	'load' operation ('cp_coeffs_load', poly.c:181->polyvec.c:115->sign.c:146) on array 'cp.coeffs', sign.c:92 [558]  (2.77 ns)
	'mul' operation ('a', poly.c:181->polyvec.c:115->sign.c:146) [562]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->poly.c:181->polyvec.c:115->sign.c:146) [564]  (6.88 ns)
	'mul' operation ('mul_ln19', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146) [566]  (6.88 ns)
	'add' operation ('add_ln19', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146) [568]  (3 ns)
	'store' operation ('store_ln181', poly.c:181->polyvec.c:115->sign.c:146) of variable 't', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:146 on array 'v.vec.coeffs', sign.c:90 [570]  (2.77 ns)

 <State 84>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:85->sign.c:148) [588]  (1.35 ns)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:86->sign.c:148) [598]  (1.35 ns)

 <State 87>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:86->sign.c:148) [598]  (0 ns)
	'add' operation ('add_ln88_3', poly.c:88->polyvec.c:86->sign.c:148) [605]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_5', poly.c:88->polyvec.c:86->sign.c:148) [608]  (0 ns)
	'load' operation ('z_vec_coeffs_load', poly.c:88->polyvec.c:86->sign.c:148) on array 'v.vec.coeffs', sign.c:90 [609]  (2.77 ns)

 <State 88>: 7.72ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load', poly.c:88->polyvec.c:86->sign.c:148) on array 'v.vec.coeffs', sign.c:90 [609]  (2.77 ns)
	'add' operation ('add_ln88', poly.c:88->polyvec.c:86->sign.c:148) [612]  (2.18 ns)
	'store' operation ('store_ln88', poly.c:88->polyvec.c:86->sign.c:148) of variable 'add_ln88', poly.c:88->polyvec.c:86->sign.c:148 on array 'v.vec.coeffs', sign.c:90 [613]  (2.77 ns)

 <State 89>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:32->polyvec.c:54->sign.c:149) [630]  (1.35 ns)

 <State 90>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:32->polyvec.c:54->sign.c:149) [630]  (0 ns)
	'add' operation ('add_ln33', poly.c:33->polyvec.c:54->sign.c:149) [637]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_6', poly.c:33->polyvec.c:54->sign.c:149) [639]  (0 ns)
	'load' operation ('a', poly.c:33->polyvec.c:54->sign.c:149) on array 'v.vec.coeffs', sign.c:90 [640]  (2.77 ns)

 <State 91>: 14.1ns
The critical path consists of the following:
	'load' operation ('a', poly.c:33->polyvec.c:54->sign.c:149) on array 'v.vec.coeffs', sign.c:90 [640]  (2.77 ns)
	'add' operation ('add_ln36', reduce.c:36->poly.c:33->polyvec.c:54->sign.c:149) [641]  (2.18 ns)
	'mul' operation of DSP[645] ('mul_ln37', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:149) [644]  (2.82 ns)
	'add' operation of DSP[645] ('t', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:149) [645]  (3.53 ns)
	'store' operation ('store_ln33', poly.c:33->polyvec.c:54->sign.c:149) of variable 't', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:149 on array 'v.vec.coeffs', sign.c:90 [646]  (2.77 ns)

 <State 92>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:298->polyvec.c:159->sign.c:150) [663]  (1.35 ns)

 <State 93>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:298->polyvec.c:159->sign.c:150) [663]  (0 ns)
	'add' operation ('add_ln300', poly.c:300->polyvec.c:159->sign.c:150) [670]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_7', poly.c:300->polyvec.c:159->sign.c:150) [672]  (0 ns)
	'load' operation ('z_vec_coeffs_load_2', poly.c:300->polyvec.c:159->sign.c:150) on array 'v.vec.coeffs', sign.c:90 [673]  (2.77 ns)

 <State 94>: 7.06ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load_2', poly.c:300->polyvec.c:159->sign.c:150) on array 'v.vec.coeffs', sign.c:90 [673]  (2.77 ns)
	'sub' operation ('t', poly.c:301->polyvec.c:159->sign.c:150) [678]  (2.18 ns)
	'icmp' operation ('icmp_ln303', poly.c:303->polyvec.c:159->sign.c:150) [679]  (2.11 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln156', sign.c:156) to 'polyveck_invntt_tomo' [687]  (1.45 ns)

 <State 97>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:252->sign.c:157) [690]  (1.35 ns)

 <State 98>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln158', sign.c:158) to 'polyveck_reduce' [719]  (1.45 ns)

 <State 99>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:108->polyvec.c:253->sign.c:157) [700]  (0 ns)
	'add' operation ('add_ln109', poly.c:109->polyvec.c:253->sign.c:157) [707]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_1', poly.c:109->polyvec.c:253->sign.c:157) [709]  (0 ns)
	'load' operation ('w0_vec_coeffs_load', poly.c:109->polyvec.c:253->sign.c:157) on array 'u.vec.coeffs', sign.c:91 [711]  (2.77 ns)

 <State 100>: 7.72ns
The critical path consists of the following:
	'load' operation ('w0_vec_coeffs_load', poly.c:109->polyvec.c:253->sign.c:157) on array 'u.vec.coeffs', sign.c:91 [711]  (2.77 ns)
	'sub' operation ('sub_ln109', poly.c:109->polyvec.c:253->sign.c:157) [713]  (2.18 ns)
	'store' operation ('store_ln109', poly.c:109->polyvec.c:253->sign.c:157) of variable 'sub_ln109', poly.c:109->polyvec.c:253->sign.c:157 on array 'u.vec.coeffs', sign.c:91 [714]  (2.77 ns)

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_s', sign.c:159) to 'polyveck_chknorm' [720]  (1.35 ns)

 <State 103>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_s', sign.c:159) to 'polyveck_chknorm' [720]  (1.35 ns)

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln164', sign.c:164) to 'polyveck_invntt_tomo' [724]  (1.45 ns)

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln165', sign.c:165) to 'polyveck_reduce' [725]  (1.45 ns)

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_5', sign.c:166) to 'polyveck_chknorm' [726]  (1.35 ns)

 <State 110>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_5', sign.c:166) to 'polyveck_chknorm' [726]  (1.35 ns)

 <State 111>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:235->sign.c:169) [741]  (1.35 ns)

 <State 112>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:235->sign.c:169) [741]  (0 ns)
	'add' operation ('add_ln88_4', poly.c:88->polyvec.c:235->sign.c:169) [748]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_2', poly.c:88->polyvec.c:235->sign.c:169) [750]  (0 ns)
	'load' operation ('w0_vec_coeffs_load_1', poly.c:88->polyvec.c:235->sign.c:169) on array 'u.vec.coeffs', sign.c:91 [752]  (2.77 ns)

 <State 113>: 7.72ns
The critical path consists of the following:
	'load' operation ('w0_vec_coeffs_load_1', poly.c:88->polyvec.c:235->sign.c:169) on array 'u.vec.coeffs', sign.c:91 [752]  (2.77 ns)
	'add' operation ('add_ln88_2', poly.c:88->polyvec.c:235->sign.c:169) [754]  (2.18 ns)
	'store' operation ('store_ln88', poly.c:88->polyvec.c:235->sign.c:169) of variable 'add_ln88_2', poly.c:88->polyvec.c:235->sign.c:169 on array 'u.vec.coeffs', sign.c:91 [755]  (2.77 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:392->sign.c:171) [763]  (1.35 ns)

 <State 115>: 1.52ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', polyvec.c:393->sign.c:171) [764]  (0 ns)
	'icmp' operation ('icmp_ln172', sign.c:172) [807]  (1.52 ns)

 <State 116>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:248->polyvec.c:393->sign.c:171) [774]  (0 ns)
	'add' operation ('add_ln249', poly.c:249->polyvec.c:393->sign.c:171) [782]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_3', poly.c:249->polyvec.c:393->sign.c:171) [785]  (0 ns)
	'load' operation ('a0', poly.c:249->polyvec.c:393->sign.c:171) on array 'u.vec.coeffs', sign.c:91 [787]  (2.77 ns)

 <State 117>: 8.46ns
The critical path consists of the following:
	'load' operation ('a0', poly.c:249->polyvec.c:393->sign.c:171) on array 'u.vec.coeffs', sign.c:91 [787]  (2.77 ns)
	'icmp' operation ('icmp_ln69', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171) [789]  (2.11 ns)
	'or' operation ('or_ln69_1', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171) [795]  (0 ns)
	'xor' operation ('xor_ln69', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171) [796]  (0.8 ns)
	'store' operation ('store_ln249', poly.c:249->polyvec.c:393->sign.c:171) of variable 'zext_ln69_1', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:171 on array 'v.vec.coeffs', sign.c:91 [799]  (2.77 ns)

 <State 118>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
