#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  6 16:53:58 2022
# Process ID: 9928
# Current directory: /home/deval/work/IITB_AI_ML/fpga/sample_project/vivado_synth
# Command line: vivado -mode batch -source bitgen.tcl
# Log file: /home/deval/work/IITB_AI_ML/fpga/sample_project/vivado_synth/vivado.log
# Journal file: /home/deval/work/IITB_AI_ML/fpga/sample_project/vivado_synth/vivado.jou
#-----------------------------------------------------------
source bitgen.tcl
# set AHIR_RELEASE $::env(AHIR_RELEASE)
# read_vhdl -library ahir_ieee_proposed $AHIR_RELEASE/vhdl/aHiR_ieee_proposed.vhdl
# read_vhdl -library ahir $AHIR_RELEASE/vhdl/ahir.vhdl
# read_vhdl -library simpleUartLib ../misc_vhdl/lib/simpleUartLib.vhdl
# read_vhdl -library RtUart ../misc_vhdl/lib/RtUart.vhdl
# read_vhdl -library work ../ahir/ahir_system.vhdl
# read_vhdl ../toplevel/fpga_top.vhdl
# read_xdc ../constraint/kc705.xdc
# set_property part xc7k325tffg900-2 [current_project]
ERROR: [Common 17-69] Command failed: Part 'xc7k325tffg900-2' not found
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 16:54:05 2022...
