// Seed: 1057281334
module module_0 #(
    parameter id_4 = 32'd30,
    parameter id_6 = 32'd33
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_4;
  wire id_5, _id_6;
  wire [-1 'b0 : -1  != ""] id_7;
  logic [id_6  <  id_4 : 1] id_8;
  wire id_9;
  assign id_3 = id_4;
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    module_1,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wor id_1;
  logic id_7, id_8;
  assign id_1 = 1;
  logic id_9 = id_2 - id_7[-1'b0];
  module_0 modCall_1 (
      id_6,
      id_1,
      id_9
  );
  wire [1 : (  id_2  )] id_10;
  assign id_6 = 1'b0;
endmodule
