Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 16 16:53:23 2023
| Host         : LAPTOP-5FSB23OP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file StateMachine_timing_summary_routed.rpt -pb StateMachine_timing_summary_routed.pb -rpx StateMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : StateMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4456)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8386)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (4456)
---------------------------
 There are 4108 register/latch pins with no clock driven by root clock pin: CLOK (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: SignalClockIn (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CLR_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register0sentGet_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register1sentGet_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: WR0Read_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: WR1Read_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[40]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[41]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[42]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[43]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[44]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[45]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[46]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[47]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[48]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[49]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[50]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[51]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[52]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[53]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[54]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[55]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tmp_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8386)
---------------------------------------------------
 There are 8386 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8394          inf        0.000                      0                 8394           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8394 Endpoints
Min Delay          8394 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WR1Read_reg/G
                            (positive level-sensitive latch)
  Destination:            SignalStoredOut_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.227ns  (logic 2.794ns (15.329%)  route 15.433ns (84.671%))
  Logic Levels:           12  (LDPE=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=3 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         LDPE                         0.000     0.000 r  WR1Read_reg/G
    SLICE_X50Y55         LDPE (EnToQ_ldpe_G_Q)        0.625     0.625 f  WR1Read_reg/Q
                         net (fo=183, routed)         2.962     3.587    WR1Read
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.124     3.711 r  SignalStoredOut_i_5182/O
                         net (fo=118, routed)         1.378     5.089    SignalStoredOut_i_5182_n_0
    SLICE_X45Y53         LUT4 (Prop_lut4_I3_O)        0.124     5.213 r  SignalStoredOut_i_1780/O
                         net (fo=115, routed)         7.366    12.579    SignalStoredOut_i_1780_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.703 r  SignalStoredOut_i_1805/O
                         net (fo=1, routed)           0.000    12.703    SignalStoredOut_i_1805_n_0
    SLICE_X50Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    12.912 r  SignalStoredOut_reg_i_852/O
                         net (fo=1, routed)           0.000    12.912    SignalStoredOut_reg_i_852_n_0
    SLICE_X50Y72         MUXF8 (Prop_muxf8_I1_O)      0.088    13.000 r  SignalStoredOut_reg_i_382/O
                         net (fo=1, routed)           1.068    14.068    SignalStoredOut_reg_i_382_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.319    14.387 r  SignalStoredOut_i_146/O
                         net (fo=1, routed)           0.000    14.387    SignalStoredOut_i_146_n_0
    SLICE_X43Y72         MUXF7 (Prop_muxf7_I1_O)      0.245    14.632 r  SignalStoredOut_reg_i_75/O
                         net (fo=1, routed)           0.000    14.632    SignalStoredOut_reg_i_75_n_0
    SLICE_X43Y72         MUXF8 (Prop_muxf8_I0_O)      0.104    14.736 r  SignalStoredOut_reg_i_34/O
                         net (fo=1, routed)           1.472    16.208    SignalStoredOut_reg_i_34_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I1_O)        0.316    16.524 r  SignalStoredOut_i_11/O
                         net (fo=1, routed)           0.000    16.524    SignalStoredOut_i_11_n_0
    SLICE_X45Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    16.741 r  SignalStoredOut_reg_i_5/O
                         net (fo=1, routed)           1.187    17.928    SignalStoredOut_reg_i_5_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.299    18.227 r  SignalStoredOut_i_2/O
                         net (fo=1, routed)           0.000    18.227    SignalStoredOut_i_2_n_0
    SLICE_X44Y47         FDRE                                         r  SignalStoredOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterShortReg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.281ns  (logic 5.218ns (30.195%)  route 12.063ns (69.805%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  ReadRegister_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.916    ReadRegister_reg[20]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  ReadRegister_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.030    ReadRegister_reg[24]_i_3_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.269 r  ReadRegister_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.501    11.770    ReadRegister2[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.302    12.072 r  ReadRegister[27]_i_1/O
                         net (fo=2, routed)           0.905    12.976    ReadRegister[27]_i_1_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.128 r  ReadRegister[0]_i_13/O
                         net (fo=3, routed)           0.624    13.753    ReadRegister[0]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.326    14.079 r  signalStoreCounterLongReg1[31]_i_4/O
                         net (fo=65, routed)          3.078    17.157    signalStoreCounterLongReg1[31]_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    17.281 r  signalStoreCounterShortReg1[2]_i_1/O
                         net (fo=1, routed)           0.000    17.281    signalStoreCounterShortReg1[2]
    SLICE_X42Y52         FDRE                                         r  signalStoreCounterShortReg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterShortReg1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.100ns  (logic 5.218ns (30.514%)  route 11.882ns (69.486%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  ReadRegister_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.916    ReadRegister_reg[20]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  ReadRegister_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.030    ReadRegister_reg[24]_i_3_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.269 r  ReadRegister_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.501    11.770    ReadRegister2[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.302    12.072 r  ReadRegister[27]_i_1/O
                         net (fo=2, routed)           0.905    12.976    ReadRegister[27]_i_1_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.128 r  ReadRegister[0]_i_13/O
                         net (fo=3, routed)           0.624    13.753    ReadRegister[0]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.326    14.079 r  signalStoreCounterLongReg1[31]_i_4/O
                         net (fo=65, routed)          2.898    16.976    signalStoreCounterLongReg1[31]_i_4_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    17.100 r  signalStoreCounterShortReg1[6]_i_1/O
                         net (fo=1, routed)           0.000    17.100    signalStoreCounterShortReg1[6]
    SLICE_X42Y53         FDRE                                         r  signalStoreCounterShortReg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterShortReg1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.947ns  (logic 5.218ns (30.790%)  route 11.729ns (69.210%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  ReadRegister_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.916    ReadRegister_reg[20]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  ReadRegister_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.030    ReadRegister_reg[24]_i_3_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.269 r  ReadRegister_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.501    11.770    ReadRegister2[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.302    12.072 r  ReadRegister[27]_i_1/O
                         net (fo=2, routed)           0.905    12.976    ReadRegister[27]_i_1_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.128 r  ReadRegister[0]_i_13/O
                         net (fo=3, routed)           0.624    13.753    ReadRegister[0]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.326    14.079 r  signalStoreCounterLongReg1[31]_i_4/O
                         net (fo=65, routed)          2.745    16.823    signalStoreCounterLongReg1[31]_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.947 r  signalStoreCounterShortReg1[3]_i_1/O
                         net (fo=1, routed)           0.000    16.947    signalStoreCounterShortReg1[3]
    SLICE_X42Y52         FDRE                                         r  signalStoreCounterShortReg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterShortReg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.937ns  (logic 5.218ns (30.808%)  route 11.719ns (69.192%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  ReadRegister_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.916    ReadRegister_reg[20]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  ReadRegister_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.030    ReadRegister_reg[24]_i_3_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.269 r  ReadRegister_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.501    11.770    ReadRegister2[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.302    12.072 r  ReadRegister[27]_i_1/O
                         net (fo=2, routed)           0.905    12.976    ReadRegister[27]_i_1_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.128 r  ReadRegister[0]_i_13/O
                         net (fo=3, routed)           0.624    13.753    ReadRegister[0]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.326    14.079 r  signalStoreCounterLongReg1[31]_i_4/O
                         net (fo=65, routed)          2.734    16.813    signalStoreCounterLongReg1[31]_i_4_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    16.937 r  signalStoreCounterShortReg1[7]_i_1/O
                         net (fo=1, routed)           0.000    16.937    signalStoreCounterShortReg1[7]
    SLICE_X43Y54         FDRE                                         r  signalStoreCounterShortReg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterLongReg1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.846ns  (logic 4.732ns (28.091%)  route 12.113ns (71.909%))
  Logic Levels:           22  (CARRY4=13 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  ReadRegister_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.998    12.134    ReadRegister2[18]
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.303    12.437 r  ReadRegister[18]_i_1/O
                         net (fo=3, routed)           1.116    13.553    ReadRegister[18]_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.677 r  signalStoreCounterLongReg1[31]_i_3/O
                         net (fo=65, routed)          3.045    16.722    signalStoreCounterLongReg1[31]_i_3_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.846 r  signalStoreCounterLongReg1[5]_i_1/O
                         net (fo=1, routed)           0.000    16.846    signalStoreCounterLongReg1[5]
    SLICE_X50Y60         FDRE                                         r  signalStoreCounterLongReg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterLongReg1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.813ns  (logic 4.732ns (28.145%)  route 12.081ns (71.855%))
  Logic Levels:           22  (CARRY4=13 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  ReadRegister_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.998    12.134    ReadRegister2[18]
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.303    12.437 r  ReadRegister[18]_i_1/O
                         net (fo=3, routed)           1.116    13.553    ReadRegister[18]_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.677 r  signalStoreCounterLongReg1[31]_i_3/O
                         net (fo=65, routed)          3.012    16.689    signalStoreCounterLongReg1[31]_i_3_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    16.813 r  signalStoreCounterLongReg1[29]_i_1/O
                         net (fo=1, routed)           0.000    16.813    signalStoreCounterLongReg1[29]
    SLICE_X47Y59         FDRE                                         r  signalStoreCounterLongReg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterLongReg1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.802ns  (logic 4.732ns (28.163%)  route 12.070ns (71.837%))
  Logic Levels:           22  (CARRY4=13 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  ReadRegister_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.998    12.134    ReadRegister2[18]
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.303    12.437 r  ReadRegister[18]_i_1/O
                         net (fo=3, routed)           1.116    13.553    ReadRegister[18]_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.677 r  signalStoreCounterLongReg1[31]_i_3/O
                         net (fo=65, routed)          3.002    16.678    signalStoreCounterLongReg1[31]_i_3_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.802 r  signalStoreCounterLongReg1[3]_i_1/O
                         net (fo=1, routed)           0.000    16.802    signalStoreCounterLongReg1[3]
    SLICE_X46Y55         FDRE                                         r  signalStoreCounterLongReg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterLongReg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.797ns  (logic 4.732ns (28.172%)  route 12.065ns (71.828%))
  Logic Levels:           22  (CARRY4=13 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.136 r  ReadRegister_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.998    12.134    ReadRegister2[18]
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.303    12.437 r  ReadRegister[18]_i_1/O
                         net (fo=3, routed)           1.116    13.553    ReadRegister[18]_i_1_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.677 r  signalStoreCounterLongReg1[31]_i_3/O
                         net (fo=65, routed)          2.996    16.673    signalStoreCounterLongReg1[31]_i_3_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.797 r  signalStoreCounterLongReg1[7]_i_1/O
                         net (fo=1, routed)           0.000    16.797    signalStoreCounterLongReg1[7]
    SLICE_X50Y60         FDRE                                         r  signalStoreCounterLongReg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMSoutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            signalStoreCounterShortReg1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.790ns  (logic 5.218ns (31.079%)  route 11.572ns (68.921%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE                         0.000     0.000 r  FMSoutput_reg/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FMSoutput_reg/Q
                         net (fo=11, routed)          3.129     3.548    signalFSMFlag_OBUF
    SLICE_X41Y37         LUT2 (Prop_lut2_I1_O)        0.299     3.847 r  signalStoreCounterLongReg0[3]_i_7/O
                         net (fo=1, routed)           0.000     3.847    signalStoreCounterLongReg0[3]_i_7_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.379 r  signalStoreCounterLongReg0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.379    signalStoreCounterLongReg0_reg[3]_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.493 r  signalStoreCounterLongReg0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.493    signalStoreCounterLongReg0_reg[7]_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.607 r  signalStoreCounterLongReg0_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.607    signalStoreCounterLongReg0_reg[11]_i_2_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  signalStoreCounterLongReg0_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.721    signalStoreCounterLongReg0_reg[15]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  signalStoreCounterLongReg0_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.835    signalStoreCounterLongReg0_reg[19]_i_2_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  signalStoreCounterLongReg0_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.949    signalStoreCounterLongReg0_reg[23]_i_2_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  signalStoreCounterLongReg0_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.063    signalStoreCounterLongReg0_reg[27]_i_2_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.376 f  signalStoreCounterLongReg0_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.259     6.635    data0[31]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.306     6.941 f  Register0sent_i_11/O
                         net (fo=1, routed)           0.159     7.099    Register0sent_i_11_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.223 f  Register0sent_i_6/O
                         net (fo=1, routed)           0.801     8.024    Register0sent_i_6_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.148 r  Register0sent_i_2/O
                         net (fo=3, routed)           0.840     8.988    Register0sent_i_2_n_0
    SLICE_X41Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  ReadRegister[4]_i_3/O
                         net (fo=1, routed)           0.768     9.880    ReadRegister[4]_i_3_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.460 r  ReadRegister_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    ReadRegister_reg[4]_i_2_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  ReadRegister_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.574    ReadRegister_reg[8]_i_2_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  ReadRegister_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.688    ReadRegister_reg[12]_i_2_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  ReadRegister_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.802    ReadRegister_reg[16]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  ReadRegister_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.916    ReadRegister_reg[20]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  ReadRegister_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.030    ReadRegister_reg[24]_i_3_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.269 r  ReadRegister_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.501    11.770    ReadRegister2[27]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.302    12.072 r  ReadRegister[27]_i_1/O
                         net (fo=2, routed)           0.905    12.976    ReadRegister[27]_i_1_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.128 r  ReadRegister[0]_i_13/O
                         net (fo=3, routed)           0.624    13.753    ReadRegister[0]_i_13_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.326    14.079 r  signalStoreCounterLongReg1[31]_i_4/O
                         net (fo=65, routed)          2.587    16.666    signalStoreCounterLongReg1[31]_i_4_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.124    16.790 r  signalStoreCounterShortReg1[15]_i_1/O
                         net (fo=1, routed)           0.000    16.790    signalStoreCounterShortReg1[15]
    SLICE_X43Y56         FDRE                                         r  signalStoreCounterShortReg1_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 storeTmp0_reg[1136]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[1137]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  storeTmp0_reg[1136]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[1136]/Q
                         net (fo=3, routed)           0.059     0.187    storeTmp0[1136]
    SLICE_X37Y44         FDRE                                         r  storeTmp0_reg[1137]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[1708]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[1709]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  storeTmp0_reg[1708]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[1708]/Q
                         net (fo=3, routed)           0.059     0.187    storeTmp0[1708]
    SLICE_X49Y18         FDRE                                         r  storeTmp0_reg[1709]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp1_reg[132]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp1_reg[133]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE                         0.000     0.000 r  storeTmp1_reg[132]/C
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp1_reg[132]/Q
                         net (fo=3, routed)           0.059     0.187    storeTmp1[132]
    SLICE_X50Y67         FDRE                                         r  storeTmp1_reg[133]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[154]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[155]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE                         0.000     0.000 r  storeTmp0_reg[154]/C
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[154]/Q
                         net (fo=3, routed)           0.065     0.193    storeTmp0[154]
    SLICE_X62Y37         FDRE                                         r  storeTmp0_reg[155]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[1566]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[1567]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE                         0.000     0.000 r  storeTmp0_reg[1566]/C
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[1566]/Q
                         net (fo=3, routed)           0.065     0.193    storeTmp0[1566]
    SLICE_X48Y27         FDRE                                         r  storeTmp0_reg[1567]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[1840]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[1841]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  storeTmp0_reg[1840]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[1840]/Q
                         net (fo=3, routed)           0.065     0.193    storeTmp0[1840]
    SLICE_X58Y25         FDRE                                         r  storeTmp0_reg[1841]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[504]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[505]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE                         0.000     0.000 r  storeTmp0_reg[504]/C
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[504]/Q
                         net (fo=3, routed)           0.073     0.201    storeTmp0[504]
    SLICE_X50Y32         FDRE                                         r  storeTmp0_reg[505]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp0_reg[792]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp0_reg[793]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE                         0.000     0.000 r  storeTmp0_reg[792]/C
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp0_reg[792]/Q
                         net (fo=3, routed)           0.073     0.201    storeTmp0[792]
    SLICE_X38Y19         FDRE                                         r  storeTmp0_reg[793]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp1_reg[1244]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp1_reg[1245]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  storeTmp1_reg[1244]/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp1_reg[1244]/Q
                         net (fo=3, routed)           0.073     0.201    storeTmp1[1244]
    SLICE_X36Y48         FDRE                                         r  storeTmp1_reg[1245]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 storeTmp1_reg[1413]/C
                            (rising edge-triggered cell FDRE)
  Destination:            storeTmp1_reg[1414]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  storeTmp1_reg[1413]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  storeTmp1_reg[1413]/Q
                         net (fo=3, routed)           0.073     0.201    storeTmp1[1413]
    SLICE_X33Y58         FDRE                                         r  storeTmp1_reg[1414]/D
  -------------------------------------------------------------------    -------------------





