{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 17:12:44 2024 " "Info: Processing started: Mon Dec 02 17:12:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_ALUEC_AmarnathPatel -c Lab3_ALUEC_AmarnathPatel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_ALUEC_AmarnathPatel -c Lab3_ALUEC_AmarnathPatel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_aluec_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab3_aluec_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_ALUEC_AmarnathPatelVHDL-Behavioral " "Info: Found design unit 1: Lab3_ALUEC_AmarnathPatelVHDL-Behavioral" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_ALUEC_AmarnathPatelVHDL " "Info: Found entity 1: Lab3_ALUEC_AmarnathPatelVHDL" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_ALUEC_AmarnathPatelVHDL " "Info: Elaborating entity \"Lab3_ALUEC_AmarnathPatelVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[0\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[0\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[1\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[1\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[2\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[2\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[3\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[3\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[4\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[4\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[5\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[5\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[6\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[6\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[7\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[7\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[8\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[8\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[9\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[9\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[10\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[10\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[11\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[11\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[12\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[12\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[13\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[13\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[14\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[14\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_processed\[15\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Info (10041): Inferred latch for \"y_processed\[15\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[0\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[0\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[1\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[1\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[2\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[2\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[3\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[3\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[4\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[4\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[5\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[5\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[6\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[6\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[7\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[7\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[8\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[8\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[9\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[9\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[10\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[10\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[11\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[11\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[12\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[12\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[13\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[13\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[14\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[14\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_processed\[15\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Info (10041): Inferred latch for \"x_processed\[15\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[15\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[15\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Lab3_ALUEC_AmarnathPatelVHDL.vhd(30) " "Error (10029): Constant driver at Lab3_ALUEC_AmarnathPatelVHDL.vhd(30)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[14\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[14\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[13\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[13\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[12\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[12\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[11\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[11\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[10\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[10\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[9\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[9\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[8\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[8\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[7\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[7\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[6\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[6\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[5\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[5\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[4\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[4\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[3\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[3\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[2\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[2\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[1\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[1\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x_processed\[0\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(27) " "Error (10028): Can't resolve multiple constant drivers for net \"x_processed\[0\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(27)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 27 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y_processed\[15\] Lab3_ALUEC_AmarnathPatelVHDL.vhd(33) " "Error (10028): Can't resolve multiple constant drivers for net \"y_processed\[15\]\" at Lab3_ALUEC_AmarnathPatelVHDL.vhd(33)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Lab3_ALUEC_AmarnathPatelVHDL.vhd(36) " "Error (10029): Constant driver at Lab3_ALUEC_AmarnathPatelVHDL.vhd(36)" {  } { { "Lab3_ALUEC_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_ALUEC_AmarnathPatel/Lab3_ALUEC_AmarnathPatelVHDL.vhd" 36 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 17:12:45 2024 " "Error: Processing ended: Mon Dec 02 17:12:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
