INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd6b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dd6b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_2/new/dd6b_testbench_.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dd6b_testbench_
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_2/new/dd6b_testbench_.sv:33]
