ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM2_Init:
  27              	.LFB330:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:Core/Src/tim.c ****   htim1.Init.Period = 300;
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  68:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  69:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  70:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  72:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  73:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   sConfigOC.Pulse = 300;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  96:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 103:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c **** }
 106:Core/Src/tim.c **** /* TIM2 init function */
 107:Core/Src/tim.c **** void MX_TIM2_Init(void)
 108:Core/Src/tim.c **** {
  29              		.loc 1 108 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 114 3 view .LVU1
  41              		.loc 1 114 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
 115:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 115 3 is_stmt 1 view .LVU3
  48              		.loc 1 115 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 120:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 120 3 is_stmt 1 view .LVU5
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 4


  53              		.loc 1 120 18 is_stmt 0 view .LVU6
  54 0014 1548     		ldr	r0, .L9
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
 121:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 121 3 is_stmt 1 view .LVU7
  58              		.loc 1 121 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
 122:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 122 3 is_stmt 1 view .LVU9
  61              		.loc 1 122 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
 123:Core/Src/tim.c ****   htim2.Init.Period = 500;
  63              		.loc 1 123 3 is_stmt 1 view .LVU11
  64              		.loc 1 123 21 is_stmt 0 view .LVU12
  65 0020 4FF4FA72 		mov	r2, #500
  66 0024 C260     		str	r2, [r0, #12]
 124:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 124 3 is_stmt 1 view .LVU13
  68              		.loc 1 124 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
 125:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 125 3 is_stmt 1 view .LVU15
  71              		.loc 1 125 32 is_stmt 0 view .LVU16
  72 0028 8023     		movs	r3, #128
  73 002a 8361     		str	r3, [r0, #24]
 126:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  74              		.loc 1 126 3 is_stmt 1 view .LVU17
  75              		.loc 1 126 7 is_stmt 0 view .LVU18
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 126 6 view .LVU19
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 130 3 is_stmt 1 view .LVU20
  82              		.loc 1 130 34 is_stmt 0 view .LVU21
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0493     		str	r3, [sp, #16]
 131:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 131 3 is_stmt 1 view .LVU22
  86              		.loc 1 131 7 is_stmt 0 view .LVU23
  87 0038 04A9     		add	r1, sp, #16
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 131 6 view .LVU24
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 135 3 is_stmt 1 view .LVU25
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 5


  95              		.loc 1 135 37 is_stmt 0 view .LVU26
  96 0042 0023     		movs	r3, #0
  97 0044 0193     		str	r3, [sp, #4]
 136:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 136 3 is_stmt 1 view .LVU27
  99              		.loc 1 136 33 is_stmt 0 view .LVU28
 100 0046 0393     		str	r3, [sp, #12]
 137:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 101              		.loc 1 137 3 is_stmt 1 view .LVU29
 102              		.loc 1 137 7 is_stmt 0 view .LVU30
 103 0048 01A9     		add	r1, sp, #4
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 137 6 view .LVU31
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c **** }
 110              		.loc 1 145 1 view .LVU32
 111 0052 09B0     		add	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0054 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 128:Core/Src/tim.c ****   }
 120              		.loc 1 128 5 is_stmt 1 view .LVU33
 121 0058 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005c E9E7     		b	.L2
 124              	.L7:
 133:Core/Src/tim.c ****   }
 125              		.loc 1 133 5 view .LVU34
 126 005e FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0062 EEE7     		b	.L3
 129              	.L8:
 139:Core/Src/tim.c ****   }
 130              		.loc 1 139 5 view .LVU35
 131 0064 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 145 1 is_stmt 0 view .LVU36
 134 0068 F3E7     		b	.L1
 135              	.L10:
 136 006a 00BF     		.align	2
 137              	.L9:
 138 006c 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 6


 139              		.cfi_endproc
 140              	.LFE330:
 142              		.section	.text.MX_TIM5_Init,"ax",%progbits
 143              		.align	1
 144              		.global	MX_TIM5_Init
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	MX_TIM5_Init:
 150              	.LFB333:
 146:Core/Src/tim.c **** /* TIM3 init function */
 147:Core/Src/tim.c **** void MX_TIM3_Init(void)
 148:Core/Src/tim.c **** {
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 155:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 160:Core/Src/tim.c ****   htim3.Instance = TIM3;
 161:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 162:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 163:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 164:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 165:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 166:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 171:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 172:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 173:Core/Src/tim.c ****   {
 174:Core/Src/tim.c ****     Error_Handler();
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 177:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 178:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 179:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 180:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 185:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****     Error_Handler();
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 192:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 7


 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c **** }
 195:Core/Src/tim.c **** /* TIM4 init function */
 196:Core/Src/tim.c **** void MX_TIM4_Init(void)
 197:Core/Src/tim.c **** {
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 204:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 209:Core/Src/tim.c ****   htim4.Instance = TIM4;
 210:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 211:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 212:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 213:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 214:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 216:Core/Src/tim.c ****   {
 217:Core/Src/tim.c ****     Error_Handler();
 218:Core/Src/tim.c ****   }
 219:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 220:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 221:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****     Error_Handler();
 224:Core/Src/tim.c ****   }
 225:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 226:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 227:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 228:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 229:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****     Error_Handler();
 232:Core/Src/tim.c ****   }
 233:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 234:Core/Src/tim.c ****   {
 235:Core/Src/tim.c ****     Error_Handler();
 236:Core/Src/tim.c ****   }
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 240:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c **** }
 243:Core/Src/tim.c **** /* TIM5 init function */
 244:Core/Src/tim.c **** void MX_TIM5_Init(void)
 245:Core/Src/tim.c **** {
 151              		.loc 1 245 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 32
 154              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 8


 155 0000 00B5     		push	{lr}
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 89B0     		sub	sp, sp, #36
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 40
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 162              		.loc 1 251 3 view .LVU38
 163              		.loc 1 251 26 is_stmt 0 view .LVU39
 164 0004 0023     		movs	r3, #0
 165 0006 0493     		str	r3, [sp, #16]
 166 0008 0593     		str	r3, [sp, #20]
 167 000a 0693     		str	r3, [sp, #24]
 168 000c 0793     		str	r3, [sp, #28]
 252:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169              		.loc 1 252 3 is_stmt 1 view .LVU40
 170              		.loc 1 252 27 is_stmt 0 view .LVU41
 171 000e 0193     		str	r3, [sp, #4]
 172 0010 0293     		str	r3, [sp, #8]
 173 0012 0393     		str	r3, [sp, #12]
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 257:Core/Src/tim.c ****   htim5.Instance = TIM5;
 174              		.loc 1 257 3 is_stmt 1 view .LVU42
 175              		.loc 1 257 18 is_stmt 0 view .LVU43
 176 0014 1448     		ldr	r0, .L19
 177 0016 154A     		ldr	r2, .L19+4
 178 0018 0260     		str	r2, [r0]
 258:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 179              		.loc 1 258 3 is_stmt 1 view .LVU44
 180              		.loc 1 258 24 is_stmt 0 view .LVU45
 181 001a 4360     		str	r3, [r0, #4]
 259:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 259 3 is_stmt 1 view .LVU46
 183              		.loc 1 259 26 is_stmt 0 view .LVU47
 184 001c 8360     		str	r3, [r0, #8]
 260:Core/Src/tim.c ****   htim5.Init.Period = 1500;
 185              		.loc 1 260 3 is_stmt 1 view .LVU48
 186              		.loc 1 260 21 is_stmt 0 view .LVU49
 187 001e 40F2DC52 		movw	r2, #1500
 188 0022 C260     		str	r2, [r0, #12]
 261:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 261 3 is_stmt 1 view .LVU50
 190              		.loc 1 261 28 is_stmt 0 view .LVU51
 191 0024 0361     		str	r3, [r0, #16]
 262:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 192              		.loc 1 262 3 is_stmt 1 view .LVU52
 193              		.loc 1 262 32 is_stmt 0 view .LVU53
 194 0026 8023     		movs	r3, #128
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 9


 195 0028 8361     		str	r3, [r0, #24]
 263:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 196              		.loc 1 263 3 is_stmt 1 view .LVU54
 197              		.loc 1 263 7 is_stmt 0 view .LVU55
 198 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL6:
 200              		.loc 1 263 6 view .LVU56
 201 002e 90B9     		cbnz	r0, .L16
 202              	.L12:
 264:Core/Src/tim.c ****   {
 265:Core/Src/tim.c ****     Error_Handler();
 266:Core/Src/tim.c ****   }
 267:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 203              		.loc 1 267 3 is_stmt 1 view .LVU57
 204              		.loc 1 267 34 is_stmt 0 view .LVU58
 205 0030 4FF48053 		mov	r3, #4096
 206 0034 0493     		str	r3, [sp, #16]
 268:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 207              		.loc 1 268 3 is_stmt 1 view .LVU59
 208              		.loc 1 268 7 is_stmt 0 view .LVU60
 209 0036 04A9     		add	r1, sp, #16
 210 0038 0B48     		ldr	r0, .L19
 211 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 212              	.LVL7:
 213              		.loc 1 268 6 view .LVU61
 214 003e 68B9     		cbnz	r0, .L17
 215              	.L13:
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****     Error_Handler();
 271:Core/Src/tim.c ****   }
 272:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 272 3 is_stmt 1 view .LVU62
 217              		.loc 1 272 37 is_stmt 0 view .LVU63
 218 0040 0023     		movs	r3, #0
 219 0042 0193     		str	r3, [sp, #4]
 273:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 273 3 is_stmt 1 view .LVU64
 221              		.loc 1 273 33 is_stmt 0 view .LVU65
 222 0044 0393     		str	r3, [sp, #12]
 274:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 223              		.loc 1 274 3 is_stmt 1 view .LVU66
 224              		.loc 1 274 7 is_stmt 0 view .LVU67
 225 0046 01A9     		add	r1, sp, #4
 226 0048 0748     		ldr	r0, .L19
 227 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL8:
 229              		.loc 1 274 6 view .LVU68
 230 004e 40B9     		cbnz	r0, .L18
 231              	.L11:
 275:Core/Src/tim.c ****   {
 276:Core/Src/tim.c ****     Error_Handler();
 277:Core/Src/tim.c ****   }
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c **** }
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 10


 232              		.loc 1 282 1 view .LVU69
 233 0050 09B0     		add	sp, sp, #36
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0052 5DF804FB 		ldr	pc, [sp], #4
 239              	.L16:
 240              	.LCFI7:
 241              		.cfi_restore_state
 265:Core/Src/tim.c ****   }
 242              		.loc 1 265 5 is_stmt 1 view .LVU70
 243 0056 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245 005a E9E7     		b	.L12
 246              	.L17:
 270:Core/Src/tim.c ****   }
 247              		.loc 1 270 5 view .LVU71
 248 005c FFF7FEFF 		bl	Error_Handler
 249              	.LVL10:
 250 0060 EEE7     		b	.L13
 251              	.L18:
 276:Core/Src/tim.c ****   }
 252              		.loc 1 276 5 view .LVU72
 253 0062 FFF7FEFF 		bl	Error_Handler
 254              	.LVL11:
 255              		.loc 1 282 1 is_stmt 0 view .LVU73
 256 0066 F3E7     		b	.L11
 257              	.L20:
 258              		.align	2
 259              	.L19:
 260 0068 00000000 		.word	.LANCHOR1
 261 006c 000C0040 		.word	1073744896
 262              		.cfi_endproc
 263              	.LFE333:
 265              		.section	.text.MX_TIM6_Init,"ax",%progbits
 266              		.align	1
 267              		.global	MX_TIM6_Init
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	MX_TIM6_Init:
 273              	.LFB334:
 283:Core/Src/tim.c **** /* TIM6 init function */
 284:Core/Src/tim.c **** void MX_TIM6_Init(void)
 285:Core/Src/tim.c **** {
 274              		.loc 1 285 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 16
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 00B5     		push	{lr}
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 14, -4
 282 0002 85B0     		sub	sp, sp, #20
 283              	.LCFI9:
 284              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 11


 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 285              		.loc 1 291 3 view .LVU75
 286              		.loc 1 291 27 is_stmt 0 view .LVU76
 287 0004 0023     		movs	r3, #0
 288 0006 0193     		str	r3, [sp, #4]
 289 0008 0293     		str	r3, [sp, #8]
 290 000a 0393     		str	r3, [sp, #12]
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 296:Core/Src/tim.c ****   htim6.Instance = TIM6;
 291              		.loc 1 296 3 is_stmt 1 view .LVU77
 292              		.loc 1 296 18 is_stmt 0 view .LVU78
 293 000c 0F48     		ldr	r0, .L27
 294 000e 104A     		ldr	r2, .L27+4
 295 0010 0260     		str	r2, [r0]
 297:Core/Src/tim.c ****   htim6.Init.Prescaler = 15000-1;
 296              		.loc 1 297 3 is_stmt 1 view .LVU79
 297              		.loc 1 297 24 is_stmt 0 view .LVU80
 298 0012 43F69722 		movw	r2, #14999
 299 0016 4260     		str	r2, [r0, #4]
 298:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 300              		.loc 1 298 3 is_stmt 1 view .LVU81
 301              		.loc 1 298 26 is_stmt 0 view .LVU82
 302 0018 8360     		str	r3, [r0, #8]
 299:Core/Src/tim.c ****   htim6.Init.Period = 999;
 303              		.loc 1 299 3 is_stmt 1 view .LVU83
 304              		.loc 1 299 21 is_stmt 0 view .LVU84
 305 001a 40F2E733 		movw	r3, #999
 306 001e C360     		str	r3, [r0, #12]
 300:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 307              		.loc 1 300 3 is_stmt 1 view .LVU85
 308              		.loc 1 300 32 is_stmt 0 view .LVU86
 309 0020 8023     		movs	r3, #128
 310 0022 8361     		str	r3, [r0, #24]
 301:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 311              		.loc 1 301 3 is_stmt 1 view .LVU87
 312              		.loc 1 301 7 is_stmt 0 view .LVU88
 313 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 314              	.LVL12:
 315              		.loc 1 301 6 view .LVU89
 316 0028 50B9     		cbnz	r0, .L25
 317              	.L22:
 302:Core/Src/tim.c ****   {
 303:Core/Src/tim.c ****     Error_Handler();
 304:Core/Src/tim.c ****   }
 305:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 318              		.loc 1 305 3 is_stmt 1 view .LVU90
 319              		.loc 1 305 37 is_stmt 0 view .LVU91
 320 002a 0023     		movs	r3, #0
 321 002c 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 12


 306:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 322              		.loc 1 306 3 is_stmt 1 view .LVU92
 323              		.loc 1 306 33 is_stmt 0 view .LVU93
 324 002e 0393     		str	r3, [sp, #12]
 307:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 325              		.loc 1 307 3 is_stmt 1 view .LVU94
 326              		.loc 1 307 7 is_stmt 0 view .LVU95
 327 0030 01A9     		add	r1, sp, #4
 328 0032 0648     		ldr	r0, .L27
 329 0034 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 330              	.LVL13:
 331              		.loc 1 307 6 view .LVU96
 332 0038 28B9     		cbnz	r0, .L26
 333              	.L21:
 308:Core/Src/tim.c ****   {
 309:Core/Src/tim.c ****     Error_Handler();
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c **** }
 334              		.loc 1 315 1 view .LVU97
 335 003a 05B0     		add	sp, sp, #20
 336              	.LCFI10:
 337              		.cfi_remember_state
 338              		.cfi_def_cfa_offset 4
 339              		@ sp needed
 340 003c 5DF804FB 		ldr	pc, [sp], #4
 341              	.L25:
 342              	.LCFI11:
 343              		.cfi_restore_state
 303:Core/Src/tim.c ****   }
 344              		.loc 1 303 5 is_stmt 1 view .LVU98
 345 0040 FFF7FEFF 		bl	Error_Handler
 346              	.LVL14:
 347 0044 F1E7     		b	.L22
 348              	.L26:
 309:Core/Src/tim.c ****   }
 349              		.loc 1 309 5 view .LVU99
 350 0046 FFF7FEFF 		bl	Error_Handler
 351              	.LVL15:
 352              		.loc 1 315 1 is_stmt 0 view .LVU100
 353 004a F6E7     		b	.L21
 354              	.L28:
 355              		.align	2
 356              	.L27:
 357 004c 00000000 		.word	.LANCHOR2
 358 0050 00100040 		.word	1073745920
 359              		.cfi_endproc
 360              	.LFE334:
 362              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 363              		.align	1
 364              		.global	HAL_TIM_PWM_MspInit
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 13


 369              	HAL_TIM_PWM_MspInit:
 370              	.LVL16:
 371              	.LFB335:
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 318:Core/Src/tim.c **** {
 372              		.loc 1 318 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 16
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 377              		.loc 1 318 1 is_stmt 0 view .LVU102
 378 0000 84B0     		sub	sp, sp, #16
 379              	.LCFI12:
 380              		.cfi_def_cfa_offset 16
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 381              		.loc 1 320 3 is_stmt 1 view .LVU103
 382              		.loc 1 320 19 is_stmt 0 view .LVU104
 383 0002 0368     		ldr	r3, [r0]
 384              		.loc 1 320 5 view .LVU105
 385 0004 154A     		ldr	r2, .L37
 386 0006 9342     		cmp	r3, r2
 387 0008 07D0     		beq	.L34
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 325:Core/Src/tim.c ****     /* TIM1 clock enable */
 326:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 330:Core/Src/tim.c ****   }
 331:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 388              		.loc 1 331 8 is_stmt 1 view .LVU106
 389              		.loc 1 331 10 is_stmt 0 view .LVU107
 390 000a 154A     		ldr	r2, .L37+4
 391 000c 9342     		cmp	r3, r2
 392 000e 0FD0     		beq	.L35
 332:Core/Src/tim.c ****   {
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 336:Core/Src/tim.c ****     /* TIM3 clock enable */
 337:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 341:Core/Src/tim.c ****   }
 342:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 393              		.loc 1 342 8 is_stmt 1 view .LVU108
 394              		.loc 1 342 10 is_stmt 0 view .LVU109
 395 0010 144A     		ldr	r2, .L37+8
 396 0012 9342     		cmp	r3, r2
 397 0014 17D0     		beq	.L36
 398              	.L29:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 14


 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 347:Core/Src/tim.c ****     /* TIM4 clock enable */
 348:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 352:Core/Src/tim.c ****   }
 353:Core/Src/tim.c **** }
 399              		.loc 1 353 1 view .LVU110
 400 0016 04B0     		add	sp, sp, #16
 401              	.LCFI13:
 402              		.cfi_remember_state
 403              		.cfi_def_cfa_offset 0
 404              		@ sp needed
 405 0018 7047     		bx	lr
 406              	.L34:
 407              	.LCFI14:
 408              		.cfi_restore_state
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 409              		.loc 1 326 5 is_stmt 1 view .LVU111
 410              	.LBB2:
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 411              		.loc 1 326 5 view .LVU112
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 412              		.loc 1 326 5 view .LVU113
 413 001a 134B     		ldr	r3, .L37+12
 414 001c 1A6E     		ldr	r2, [r3, #96]
 415 001e 42F40062 		orr	r2, r2, #2048
 416 0022 1A66     		str	r2, [r3, #96]
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 417              		.loc 1 326 5 view .LVU114
 418 0024 1B6E     		ldr	r3, [r3, #96]
 419 0026 03F40063 		and	r3, r3, #2048
 420 002a 0193     		str	r3, [sp, #4]
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 421              		.loc 1 326 5 view .LVU115
 422 002c 019B     		ldr	r3, [sp, #4]
 423              	.LBE2:
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 424              		.loc 1 326 5 view .LVU116
 425 002e F2E7     		b	.L29
 426              	.L35:
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 427              		.loc 1 337 5 view .LVU117
 428              	.LBB3:
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 429              		.loc 1 337 5 view .LVU118
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 430              		.loc 1 337 5 view .LVU119
 431 0030 0D4B     		ldr	r3, .L37+12
 432 0032 9A6D     		ldr	r2, [r3, #88]
 433 0034 42F00202 		orr	r2, r2, #2
 434 0038 9A65     		str	r2, [r3, #88]
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 15


 435              		.loc 1 337 5 view .LVU120
 436 003a 9B6D     		ldr	r3, [r3, #88]
 437 003c 03F00203 		and	r3, r3, #2
 438 0040 0293     		str	r3, [sp, #8]
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 439              		.loc 1 337 5 view .LVU121
 440 0042 029B     		ldr	r3, [sp, #8]
 441              	.LBE3:
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 442              		.loc 1 337 5 view .LVU122
 443 0044 E7E7     		b	.L29
 444              	.L36:
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 445              		.loc 1 348 5 view .LVU123
 446              	.LBB4:
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 447              		.loc 1 348 5 view .LVU124
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 448              		.loc 1 348 5 view .LVU125
 449 0046 084B     		ldr	r3, .L37+12
 450 0048 9A6D     		ldr	r2, [r3, #88]
 451 004a 42F00402 		orr	r2, r2, #4
 452 004e 9A65     		str	r2, [r3, #88]
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 453              		.loc 1 348 5 view .LVU126
 454 0050 9B6D     		ldr	r3, [r3, #88]
 455 0052 03F00403 		and	r3, r3, #4
 456 0056 0393     		str	r3, [sp, #12]
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 457              		.loc 1 348 5 view .LVU127
 458 0058 039B     		ldr	r3, [sp, #12]
 459              	.LBE4:
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 460              		.loc 1 348 5 view .LVU128
 461              		.loc 1 353 1 is_stmt 0 view .LVU129
 462 005a DCE7     		b	.L29
 463              	.L38:
 464              		.align	2
 465              	.L37:
 466 005c 002C0140 		.word	1073818624
 467 0060 00040040 		.word	1073742848
 468 0064 00080040 		.word	1073743872
 469 0068 00100240 		.word	1073876992
 470              		.cfi_endproc
 471              	.LFE335:
 473              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 474              		.align	1
 475              		.global	HAL_TIM_Base_MspInit
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	HAL_TIM_Base_MspInit:
 481              	.LVL17:
 482              	.LFB336:
 354:Core/Src/tim.c **** 
 355:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 356:Core/Src/tim.c **** {
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 16


 483              		.loc 1 356 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 16
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		.loc 1 356 1 is_stmt 0 view .LVU131
 488 0000 00B5     		push	{lr}
 489              	.LCFI15:
 490              		.cfi_def_cfa_offset 4
 491              		.cfi_offset 14, -4
 492 0002 85B0     		sub	sp, sp, #20
 493              	.LCFI16:
 494              		.cfi_def_cfa_offset 24
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 495              		.loc 1 358 3 is_stmt 1 view .LVU132
 496              		.loc 1 358 20 is_stmt 0 view .LVU133
 497 0004 0368     		ldr	r3, [r0]
 498              		.loc 1 358 5 view .LVU134
 499 0006 B3F1804F 		cmp	r3, #1073741824
 500 000a 08D0     		beq	.L44
 359:Core/Src/tim.c ****   {
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 363:Core/Src/tim.c ****     /* TIM2 clock enable */
 364:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 367:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 368:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 369:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 370:Core/Src/tim.c **** 
 371:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 372:Core/Src/tim.c ****   }
 373:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 501              		.loc 1 373 8 is_stmt 1 view .LVU135
 502              		.loc 1 373 10 is_stmt 0 view .LVU136
 503 000c 214A     		ldr	r2, .L47
 504 000e 9342     		cmp	r3, r2
 505 0010 19D0     		beq	.L45
 374:Core/Src/tim.c ****   {
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 378:Core/Src/tim.c ****     /* TIM5 clock enable */
 379:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****     /* TIM5 interrupt Init */
 382:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 383:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 387:Core/Src/tim.c ****   }
 388:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 506              		.loc 1 388 8 is_stmt 1 view .LVU137
 507              		.loc 1 388 10 is_stmt 0 view .LVU138
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 17


 508 0012 214A     		ldr	r2, .L47+4
 509 0014 9342     		cmp	r3, r2
 510 0016 29D0     		beq	.L46
 511              	.LVL18:
 512              	.L39:
 389:Core/Src/tim.c ****   {
 390:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 391:Core/Src/tim.c **** 
 392:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 393:Core/Src/tim.c ****     /* TIM6 clock enable */
 394:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 397:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 398:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 400:Core/Src/tim.c **** 
 401:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 402:Core/Src/tim.c ****   }
 403:Core/Src/tim.c **** }
 513              		.loc 1 403 1 view .LVU139
 514 0018 05B0     		add	sp, sp, #20
 515              	.LCFI17:
 516              		.cfi_remember_state
 517              		.cfi_def_cfa_offset 4
 518              		@ sp needed
 519 001a 5DF804FB 		ldr	pc, [sp], #4
 520              	.LVL19:
 521              	.L44:
 522              	.LCFI18:
 523              		.cfi_restore_state
 364:Core/Src/tim.c **** 
 524              		.loc 1 364 5 is_stmt 1 view .LVU140
 525              	.LBB5:
 364:Core/Src/tim.c **** 
 526              		.loc 1 364 5 view .LVU141
 364:Core/Src/tim.c **** 
 527              		.loc 1 364 5 view .LVU142
 528 001e 03F50433 		add	r3, r3, #135168
 529 0022 9A6D     		ldr	r2, [r3, #88]
 530 0024 42F00102 		orr	r2, r2, #1
 531 0028 9A65     		str	r2, [r3, #88]
 364:Core/Src/tim.c **** 
 532              		.loc 1 364 5 view .LVU143
 533 002a 9B6D     		ldr	r3, [r3, #88]
 534 002c 03F00103 		and	r3, r3, #1
 535 0030 0193     		str	r3, [sp, #4]
 364:Core/Src/tim.c **** 
 536              		.loc 1 364 5 view .LVU144
 537 0032 019B     		ldr	r3, [sp, #4]
 538              	.LBE5:
 364:Core/Src/tim.c **** 
 539              		.loc 1 364 5 view .LVU145
 367:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 540              		.loc 1 367 5 view .LVU146
 541 0034 0022     		movs	r2, #0
 542 0036 1146     		mov	r1, r2
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 18


 543 0038 1C20     		movs	r0, #28
 544              	.LVL20:
 367:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 545              		.loc 1 367 5 is_stmt 0 view .LVU147
 546 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 547              	.LVL21:
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 548              		.loc 1 368 5 is_stmt 1 view .LVU148
 549 003e 1C20     		movs	r0, #28
 550 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 551              	.LVL22:
 552 0044 E8E7     		b	.L39
 553              	.LVL23:
 554              	.L45:
 379:Core/Src/tim.c **** 
 555              		.loc 1 379 5 view .LVU149
 556              	.LBB6:
 379:Core/Src/tim.c **** 
 557              		.loc 1 379 5 view .LVU150
 379:Core/Src/tim.c **** 
 558              		.loc 1 379 5 view .LVU151
 559 0046 154B     		ldr	r3, .L47+8
 560 0048 9A6D     		ldr	r2, [r3, #88]
 561 004a 42F00802 		orr	r2, r2, #8
 562 004e 9A65     		str	r2, [r3, #88]
 379:Core/Src/tim.c **** 
 563              		.loc 1 379 5 view .LVU152
 564 0050 9B6D     		ldr	r3, [r3, #88]
 565 0052 03F00803 		and	r3, r3, #8
 566 0056 0293     		str	r3, [sp, #8]
 379:Core/Src/tim.c **** 
 567              		.loc 1 379 5 view .LVU153
 568 0058 029B     		ldr	r3, [sp, #8]
 569              	.LBE6:
 379:Core/Src/tim.c **** 
 570              		.loc 1 379 5 view .LVU154
 382:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 571              		.loc 1 382 5 view .LVU155
 572 005a 0022     		movs	r2, #0
 573 005c 1146     		mov	r1, r2
 574 005e 3220     		movs	r0, #50
 575              	.LVL24:
 382:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 576              		.loc 1 382 5 is_stmt 0 view .LVU156
 577 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 578              	.LVL25:
 383:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 579              		.loc 1 383 5 is_stmt 1 view .LVU157
 580 0064 3220     		movs	r0, #50
 581 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 582              	.LVL26:
 583 006a D5E7     		b	.L39
 584              	.LVL27:
 585              	.L46:
 394:Core/Src/tim.c **** 
 586              		.loc 1 394 5 view .LVU158
 587              	.LBB7:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 19


 394:Core/Src/tim.c **** 
 588              		.loc 1 394 5 view .LVU159
 394:Core/Src/tim.c **** 
 589              		.loc 1 394 5 view .LVU160
 590 006c 0B4B     		ldr	r3, .L47+8
 591 006e 9A6D     		ldr	r2, [r3, #88]
 592 0070 42F01002 		orr	r2, r2, #16
 593 0074 9A65     		str	r2, [r3, #88]
 394:Core/Src/tim.c **** 
 594              		.loc 1 394 5 view .LVU161
 595 0076 9B6D     		ldr	r3, [r3, #88]
 596 0078 03F01003 		and	r3, r3, #16
 597 007c 0393     		str	r3, [sp, #12]
 394:Core/Src/tim.c **** 
 598              		.loc 1 394 5 view .LVU162
 599 007e 039B     		ldr	r3, [sp, #12]
 600              	.LBE7:
 394:Core/Src/tim.c **** 
 601              		.loc 1 394 5 view .LVU163
 397:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 602              		.loc 1 397 5 view .LVU164
 603 0080 0022     		movs	r2, #0
 604 0082 1146     		mov	r1, r2
 605 0084 3620     		movs	r0, #54
 606              	.LVL28:
 397:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 607              		.loc 1 397 5 is_stmt 0 view .LVU165
 608 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 609              	.LVL29:
 398:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 610              		.loc 1 398 5 is_stmt 1 view .LVU166
 611 008a 3620     		movs	r0, #54
 612 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 613              	.LVL30:
 614              		.loc 1 403 1 is_stmt 0 view .LVU167
 615 0090 C2E7     		b	.L39
 616              	.L48:
 617 0092 00BF     		.align	2
 618              	.L47:
 619 0094 000C0040 		.word	1073744896
 620 0098 00100040 		.word	1073745920
 621 009c 00100240 		.word	1073876992
 622              		.cfi_endproc
 623              	.LFE336:
 625              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 626              		.align	1
 627              		.global	HAL_TIM_MspPostInit
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	HAL_TIM_MspPostInit:
 633              	.LVL31:
 634              	.LFB337:
 404:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 405:Core/Src/tim.c **** {
 635              		.loc 1 405 1 is_stmt 1 view -0
 636              		.cfi_startproc
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 20


 637              		@ args = 0, pretend = 0, frame = 40
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 639              		.loc 1 405 1 is_stmt 0 view .LVU169
 640 0000 70B5     		push	{r4, r5, r6, lr}
 641              	.LCFI19:
 642              		.cfi_def_cfa_offset 16
 643              		.cfi_offset 4, -16
 644              		.cfi_offset 5, -12
 645              		.cfi_offset 6, -8
 646              		.cfi_offset 14, -4
 647 0002 8AB0     		sub	sp, sp, #40
 648              	.LCFI20:
 649              		.cfi_def_cfa_offset 56
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 650              		.loc 1 407 3 is_stmt 1 view .LVU170
 651              		.loc 1 407 20 is_stmt 0 view .LVU171
 652 0004 0023     		movs	r3, #0
 653 0006 0593     		str	r3, [sp, #20]
 654 0008 0693     		str	r3, [sp, #24]
 655 000a 0793     		str	r3, [sp, #28]
 656 000c 0893     		str	r3, [sp, #32]
 657 000e 0993     		str	r3, [sp, #36]
 408:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 658              		.loc 1 408 3 is_stmt 1 view .LVU172
 659              		.loc 1 408 15 is_stmt 0 view .LVU173
 660 0010 0368     		ldr	r3, [r0]
 661              		.loc 1 408 5 view .LVU174
 662 0012 3C4A     		ldr	r2, .L57
 663 0014 9342     		cmp	r3, r2
 664 0016 07D0     		beq	.L54
 409:Core/Src/tim.c ****   {
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 414:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 415:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 416:Core/Src/tim.c ****     PC13     ------> TIM1_CH1N
 417:Core/Src/tim.c ****     PC0     ------> TIM1_CH1
 418:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 419:Core/Src/tim.c ****     PE15     ------> TIM1_CH4N
 420:Core/Src/tim.c ****     */
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 422:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 425:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 426:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 429:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 433:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 434:Core/Src/tim.c **** 
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 21


 435:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 436:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 439:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 440:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 441:Core/Src/tim.c **** 
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 447:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 452:Core/Src/tim.c ****   }
 453:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 665              		.loc 1 453 8 is_stmt 1 view .LVU175
 666              		.loc 1 453 10 is_stmt 0 view .LVU176
 667 0018 3B4A     		ldr	r2, .L57+4
 668 001a 9342     		cmp	r3, r2
 669 001c 48D0     		beq	.L55
 454:Core/Src/tim.c ****   {
 455:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 456:Core/Src/tim.c **** 
 457:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 460:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 461:Core/Src/tim.c ****     PE2     ------> TIM3_CH1
 462:Core/Src/tim.c ****     PE4     ------> TIM3_CH3
 463:Core/Src/tim.c ****     */
 464:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Buzzer_Pin|LED_1_Pin;
 465:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 467:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 469:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 470:Core/Src/tim.c **** 
 471:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 474:Core/Src/tim.c ****   }
 475:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 670              		.loc 1 475 8 is_stmt 1 view .LVU177
 671              		.loc 1 475 10 is_stmt 0 view .LVU178
 672 001e 3B4A     		ldr	r2, .L57+8
 673 0020 9342     		cmp	r3, r2
 674 0022 59D0     		beq	.L56
 675              	.LVL32:
 676              	.L49:
 476:Core/Src/tim.c ****   {
 477:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 478:Core/Src/tim.c **** 
 479:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 22


 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 482:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 483:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 484:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 485:Core/Src/tim.c ****     */
 486:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED_B_0_Pin|LED_B_1_Pin;
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 489:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 490:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 494:Core/Src/tim.c **** 
 495:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 496:Core/Src/tim.c ****   }
 497:Core/Src/tim.c **** 
 498:Core/Src/tim.c **** }
 677              		.loc 1 498 1 view .LVU179
 678 0024 0AB0     		add	sp, sp, #40
 679              	.LCFI21:
 680              		.cfi_remember_state
 681              		.cfi_def_cfa_offset 16
 682              		@ sp needed
 683 0026 70BD     		pop	{r4, r5, r6, pc}
 684              	.LVL33:
 685              	.L54:
 686              	.LCFI22:
 687              		.cfi_restore_state
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 688              		.loc 1 413 5 is_stmt 1 view .LVU180
 689              	.LBB8:
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 690              		.loc 1 413 5 view .LVU181
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 691              		.loc 1 413 5 view .LVU182
 692 0028 394B     		ldr	r3, .L57+12
 693 002a DA6C     		ldr	r2, [r3, #76]
 694 002c 42F00402 		orr	r2, r2, #4
 695 0030 DA64     		str	r2, [r3, #76]
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 696              		.loc 1 413 5 view .LVU183
 697 0032 DA6C     		ldr	r2, [r3, #76]
 698 0034 02F00402 		and	r2, r2, #4
 699 0038 0192     		str	r2, [sp, #4]
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 700              		.loc 1 413 5 view .LVU184
 701 003a 019A     		ldr	r2, [sp, #4]
 702              	.LBE8:
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 703              		.loc 1 413 5 view .LVU185
 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 704              		.loc 1 414 5 view .LVU186
 705              	.LBB9:
 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 706              		.loc 1 414 5 view .LVU187
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 23


 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 707              		.loc 1 414 5 view .LVU188
 708 003c DA6C     		ldr	r2, [r3, #76]
 709 003e 42F01002 		orr	r2, r2, #16
 710 0042 DA64     		str	r2, [r3, #76]
 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 711              		.loc 1 414 5 view .LVU189
 712 0044 DB6C     		ldr	r3, [r3, #76]
 713 0046 03F01003 		and	r3, r3, #16
 714 004a 0293     		str	r3, [sp, #8]
 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 715              		.loc 1 414 5 view .LVU190
 716 004c 029B     		ldr	r3, [sp, #8]
 717              	.LBE9:
 414:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 718              		.loc 1 414 5 view .LVU191
 421:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 719              		.loc 1 421 5 view .LVU192
 421:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 720              		.loc 1 421 25 is_stmt 0 view .LVU193
 721 004e 4FF40053 		mov	r3, #8192
 722 0052 0593     		str	r3, [sp, #20]
 422:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 723              		.loc 1 422 5 is_stmt 1 view .LVU194
 422:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 724              		.loc 1 422 26 is_stmt 0 view .LVU195
 725 0054 0225     		movs	r5, #2
 726 0056 0695     		str	r5, [sp, #24]
 423:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 727              		.loc 1 423 5 is_stmt 1 view .LVU196
 424:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 728              		.loc 1 424 5 view .LVU197
 425:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 729              		.loc 1 425 5 view .LVU198
 425:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 730              		.loc 1 425 31 is_stmt 0 view .LVU199
 731 0058 0423     		movs	r3, #4
 732 005a 0993     		str	r3, [sp, #36]
 426:Core/Src/tim.c **** 
 733              		.loc 1 426 5 is_stmt 1 view .LVU200
 734 005c 2D4E     		ldr	r6, .L57+16
 735 005e 05A9     		add	r1, sp, #20
 736 0060 3046     		mov	r0, r6
 737              	.LVL34:
 426:Core/Src/tim.c **** 
 738              		.loc 1 426 5 is_stmt 0 view .LVU201
 739 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 740              	.LVL35:
 428:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 741              		.loc 1 428 5 is_stmt 1 view .LVU202
 428:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 742              		.loc 1 428 25 is_stmt 0 view .LVU203
 743 0066 0123     		movs	r3, #1
 744 0068 0593     		str	r3, [sp, #20]
 429:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 745              		.loc 1 429 5 is_stmt 1 view .LVU204
 429:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 24


 746              		.loc 1 429 26 is_stmt 0 view .LVU205
 747 006a 0695     		str	r5, [sp, #24]
 430:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 748              		.loc 1 430 5 is_stmt 1 view .LVU206
 430:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 749              		.loc 1 430 26 is_stmt 0 view .LVU207
 750 006c 0024     		movs	r4, #0
 751 006e 0794     		str	r4, [sp, #28]
 431:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 752              		.loc 1 431 5 is_stmt 1 view .LVU208
 431:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 753              		.loc 1 431 27 is_stmt 0 view .LVU209
 754 0070 0894     		str	r4, [sp, #32]
 432:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 755              		.loc 1 432 5 is_stmt 1 view .LVU210
 432:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 756              		.loc 1 432 31 is_stmt 0 view .LVU211
 757 0072 0995     		str	r5, [sp, #36]
 433:Core/Src/tim.c **** 
 758              		.loc 1 433 5 is_stmt 1 view .LVU212
 759 0074 05A9     		add	r1, sp, #20
 760 0076 3046     		mov	r0, r6
 761 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 762              	.LVL36:
 435:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 763              		.loc 1 435 5 view .LVU213
 435:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 435 25 is_stmt 0 view .LVU214
 765 007c 4FF48043 		mov	r3, #16384
 766 0080 0593     		str	r3, [sp, #20]
 436:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 767              		.loc 1 436 5 is_stmt 1 view .LVU215
 436:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 768              		.loc 1 436 26 is_stmt 0 view .LVU216
 769 0082 0695     		str	r5, [sp, #24]
 437:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 770              		.loc 1 437 5 is_stmt 1 view .LVU217
 437:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 771              		.loc 1 437 26 is_stmt 0 view .LVU218
 772 0084 0794     		str	r4, [sp, #28]
 438:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 773              		.loc 1 438 5 is_stmt 1 view .LVU219
 438:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 774              		.loc 1 438 27 is_stmt 0 view .LVU220
 775 0086 0894     		str	r4, [sp, #32]
 439:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 776              		.loc 1 439 5 is_stmt 1 view .LVU221
 439:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 777              		.loc 1 439 31 is_stmt 0 view .LVU222
 778 0088 0995     		str	r5, [sp, #36]
 440:Core/Src/tim.c **** 
 779              		.loc 1 440 5 is_stmt 1 view .LVU223
 780 008a 06F50066 		add	r6, r6, #2048
 781 008e 05A9     		add	r1, sp, #20
 782 0090 3046     		mov	r0, r6
 783 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 784              	.LVL37:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 25


 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 785              		.loc 1 442 5 view .LVU224
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 786              		.loc 1 442 25 is_stmt 0 view .LVU225
 787 0096 4FF40043 		mov	r3, #32768
 788 009a 0593     		str	r3, [sp, #20]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 789              		.loc 1 443 5 is_stmt 1 view .LVU226
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 790              		.loc 1 443 26 is_stmt 0 view .LVU227
 791 009c 0695     		str	r5, [sp, #24]
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 792              		.loc 1 444 5 is_stmt 1 view .LVU228
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 793              		.loc 1 444 26 is_stmt 0 view .LVU229
 794 009e 0794     		str	r4, [sp, #28]
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 795              		.loc 1 445 5 is_stmt 1 view .LVU230
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 796              		.loc 1 445 27 is_stmt 0 view .LVU231
 797 00a0 0894     		str	r4, [sp, #32]
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 798              		.loc 1 446 5 is_stmt 1 view .LVU232
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 799              		.loc 1 446 31 is_stmt 0 view .LVU233
 800 00a2 0623     		movs	r3, #6
 801 00a4 0993     		str	r3, [sp, #36]
 447:Core/Src/tim.c **** 
 802              		.loc 1 447 5 is_stmt 1 view .LVU234
 803 00a6 05A9     		add	r1, sp, #20
 804 00a8 3046     		mov	r0, r6
 805 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 806              	.LVL38:
 807 00ae B9E7     		b	.L49
 808              	.LVL39:
 809              	.L55:
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 810              		.loc 1 459 5 view .LVU235
 811              	.LBB10:
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 812              		.loc 1 459 5 view .LVU236
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 813              		.loc 1 459 5 view .LVU237
 814 00b0 174B     		ldr	r3, .L57+12
 815 00b2 DA6C     		ldr	r2, [r3, #76]
 816 00b4 42F01002 		orr	r2, r2, #16
 817 00b8 DA64     		str	r2, [r3, #76]
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 818              		.loc 1 459 5 view .LVU238
 819 00ba DB6C     		ldr	r3, [r3, #76]
 820 00bc 03F01003 		and	r3, r3, #16
 821 00c0 0393     		str	r3, [sp, #12]
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 822              		.loc 1 459 5 view .LVU239
 823 00c2 039B     		ldr	r3, [sp, #12]
 824              	.LBE10:
 459:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 26


 825              		.loc 1 459 5 view .LVU240
 464:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 826              		.loc 1 464 5 view .LVU241
 464:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 827              		.loc 1 464 25 is_stmt 0 view .LVU242
 828 00c4 1423     		movs	r3, #20
 829 00c6 0593     		str	r3, [sp, #20]
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 830              		.loc 1 465 5 is_stmt 1 view .LVU243
 465:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 831              		.loc 1 465 26 is_stmt 0 view .LVU244
 832 00c8 0223     		movs	r3, #2
 833 00ca 0693     		str	r3, [sp, #24]
 466:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 834              		.loc 1 466 5 is_stmt 1 view .LVU245
 467:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 835              		.loc 1 467 5 view .LVU246
 468:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 836              		.loc 1 468 5 view .LVU247
 468:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 837              		.loc 1 468 31 is_stmt 0 view .LVU248
 838 00cc 0993     		str	r3, [sp, #36]
 469:Core/Src/tim.c **** 
 839              		.loc 1 469 5 is_stmt 1 view .LVU249
 840 00ce 05A9     		add	r1, sp, #20
 841 00d0 1148     		ldr	r0, .L57+20
 842              	.LVL40:
 469:Core/Src/tim.c **** 
 843              		.loc 1 469 5 is_stmt 0 view .LVU250
 844 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 845              	.LVL41:
 846 00d6 A5E7     		b	.L49
 847              	.LVL42:
 848              	.L56:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 849              		.loc 1 481 5 is_stmt 1 view .LVU251
 850              	.LBB11:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 851              		.loc 1 481 5 view .LVU252
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 852              		.loc 1 481 5 view .LVU253
 853 00d8 0D4B     		ldr	r3, .L57+12
 854 00da DA6C     		ldr	r2, [r3, #76]
 855 00dc 42F00802 		orr	r2, r2, #8
 856 00e0 DA64     		str	r2, [r3, #76]
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 857              		.loc 1 481 5 view .LVU254
 858 00e2 DB6C     		ldr	r3, [r3, #76]
 859 00e4 03F00803 		and	r3, r3, #8
 860 00e8 0493     		str	r3, [sp, #16]
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 861              		.loc 1 481 5 view .LVU255
 862 00ea 049B     		ldr	r3, [sp, #16]
 863              	.LBE11:
 481:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 864              		.loc 1 481 5 view .LVU256
 486:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 27


 865              		.loc 1 486 5 view .LVU257
 486:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 866              		.loc 1 486 25 is_stmt 0 view .LVU258
 867 00ec 4FF44053 		mov	r3, #12288
 868 00f0 0593     		str	r3, [sp, #20]
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 869              		.loc 1 487 5 is_stmt 1 view .LVU259
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 870              		.loc 1 487 26 is_stmt 0 view .LVU260
 871 00f2 0223     		movs	r3, #2
 872 00f4 0693     		str	r3, [sp, #24]
 488:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 873              		.loc 1 488 5 is_stmt 1 view .LVU261
 489:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 874              		.loc 1 489 5 view .LVU262
 490:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 875              		.loc 1 490 5 view .LVU263
 490:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 876              		.loc 1 490 31 is_stmt 0 view .LVU264
 877 00f6 0993     		str	r3, [sp, #36]
 491:Core/Src/tim.c **** 
 878              		.loc 1 491 5 is_stmt 1 view .LVU265
 879 00f8 05A9     		add	r1, sp, #20
 880 00fa 0848     		ldr	r0, .L57+24
 881              	.LVL43:
 491:Core/Src/tim.c **** 
 882              		.loc 1 491 5 is_stmt 0 view .LVU266
 883 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 884              	.LVL44:
 885              		.loc 1 498 1 view .LVU267
 886 0100 90E7     		b	.L49
 887              	.L58:
 888 0102 00BF     		.align	2
 889              	.L57:
 890 0104 002C0140 		.word	1073818624
 891 0108 00040040 		.word	1073742848
 892 010c 00080040 		.word	1073743872
 893 0110 00100240 		.word	1073876992
 894 0114 00080048 		.word	1207961600
 895 0118 00100048 		.word	1207963648
 896 011c 000C0048 		.word	1207962624
 897              		.cfi_endproc
 898              	.LFE337:
 900              		.section	.text.MX_TIM1_Init,"ax",%progbits
 901              		.align	1
 902              		.global	MX_TIM1_Init
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	MX_TIM1_Init:
 908              	.LFB329:
  36:Core/Src/tim.c **** 
 909              		.loc 1 36 1 is_stmt 1 view -0
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 96
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 913 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 28


 914              	.LCFI23:
 915              		.cfi_def_cfa_offset 8
 916              		.cfi_offset 4, -8
 917              		.cfi_offset 14, -4
 918 0002 98B0     		sub	sp, sp, #96
 919              	.LCFI24:
 920              		.cfi_def_cfa_offset 104
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 921              		.loc 1 42 3 view .LVU269
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 922              		.loc 1 42 27 is_stmt 0 view .LVU270
 923 0004 0024     		movs	r4, #0
 924 0006 1594     		str	r4, [sp, #84]
 925 0008 1694     		str	r4, [sp, #88]
 926 000a 1794     		str	r4, [sp, #92]
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 927              		.loc 1 43 3 is_stmt 1 view .LVU271
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 928              		.loc 1 43 22 is_stmt 0 view .LVU272
 929 000c 0E94     		str	r4, [sp, #56]
 930 000e 0F94     		str	r4, [sp, #60]
 931 0010 1094     		str	r4, [sp, #64]
 932 0012 1194     		str	r4, [sp, #68]
 933 0014 1294     		str	r4, [sp, #72]
 934 0016 1394     		str	r4, [sp, #76]
 935 0018 1494     		str	r4, [sp, #80]
  44:Core/Src/tim.c **** 
 936              		.loc 1 44 3 is_stmt 1 view .LVU273
  44:Core/Src/tim.c **** 
 937              		.loc 1 44 34 is_stmt 0 view .LVU274
 938 001a 3422     		movs	r2, #52
 939 001c 2146     		mov	r1, r4
 940 001e 01A8     		add	r0, sp, #4
 941 0020 FFF7FEFF 		bl	memset
 942              	.LVL45:
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 943              		.loc 1 49 3 is_stmt 1 view .LVU275
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 944              		.loc 1 49 18 is_stmt 0 view .LVU276
 945 0024 2D48     		ldr	r0, .L71
 946 0026 2E4B     		ldr	r3, .L71+4
 947 0028 0360     		str	r3, [r0]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 948              		.loc 1 50 3 is_stmt 1 view .LVU277
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 949              		.loc 1 50 24 is_stmt 0 view .LVU278
 950 002a 4460     		str	r4, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.Period = 300;
 951              		.loc 1 51 3 is_stmt 1 view .LVU279
  51:Core/Src/tim.c ****   htim1.Init.Period = 300;
 952              		.loc 1 51 26 is_stmt 0 view .LVU280
 953 002c 8460     		str	r4, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 954              		.loc 1 52 3 is_stmt 1 view .LVU281
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 955              		.loc 1 52 21 is_stmt 0 view .LVU282
 956 002e 4FF49673 		mov	r3, #300
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 29


 957 0032 C360     		str	r3, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 958              		.loc 1 53 3 is_stmt 1 view .LVU283
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 959              		.loc 1 53 28 is_stmt 0 view .LVU284
 960 0034 0461     		str	r4, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 961              		.loc 1 54 3 is_stmt 1 view .LVU285
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 962              		.loc 1 54 32 is_stmt 0 view .LVU286
 963 0036 4461     		str	r4, [r0, #20]
  55:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 964              		.loc 1 55 3 is_stmt 1 view .LVU287
  55:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 965              		.loc 1 55 32 is_stmt 0 view .LVU288
 966 0038 8461     		str	r4, [r0, #24]
  56:Core/Src/tim.c ****   {
 967              		.loc 1 56 3 is_stmt 1 view .LVU289
  56:Core/Src/tim.c ****   {
 968              		.loc 1 56 7 is_stmt 0 view .LVU290
 969 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 970              	.LVL46:
  56:Core/Src/tim.c ****   {
 971              		.loc 1 56 6 view .LVU291
 972 003e 0028     		cmp	r0, #0
 973 0040 3DD1     		bne	.L66
 974              	.L60:
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 975              		.loc 1 60 3 is_stmt 1 view .LVU292
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 976              		.loc 1 60 37 is_stmt 0 view .LVU293
 977 0042 0023     		movs	r3, #0
 978 0044 1593     		str	r3, [sp, #84]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 979              		.loc 1 61 3 is_stmt 1 view .LVU294
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 980              		.loc 1 61 38 is_stmt 0 view .LVU295
 981 0046 1693     		str	r3, [sp, #88]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 982              		.loc 1 62 3 is_stmt 1 view .LVU296
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 983              		.loc 1 62 33 is_stmt 0 view .LVU297
 984 0048 1793     		str	r3, [sp, #92]
  63:Core/Src/tim.c ****   {
 985              		.loc 1 63 3 is_stmt 1 view .LVU298
  63:Core/Src/tim.c ****   {
 986              		.loc 1 63 7 is_stmt 0 view .LVU299
 987 004a 15A9     		add	r1, sp, #84
 988 004c 2348     		ldr	r0, .L71
 989 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 990              	.LVL47:
  63:Core/Src/tim.c ****   {
 991              		.loc 1 63 6 view .LVU300
 992 0052 0028     		cmp	r0, #0
 993 0054 36D1     		bne	.L67
 994              	.L61:
  67:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 30


 995              		.loc 1 67 3 is_stmt 1 view .LVU301
  67:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 996              		.loc 1 67 20 is_stmt 0 view .LVU302
 997 0056 6023     		movs	r3, #96
 998 0058 0E93     		str	r3, [sp, #56]
  68:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 999              		.loc 1 68 3 is_stmt 1 view .LVU303
  68:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1000              		.loc 1 68 19 is_stmt 0 view .LVU304
 1001 005a 0022     		movs	r2, #0
 1002 005c 0F92     		str	r2, [sp, #60]
  69:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1003              		.loc 1 69 3 is_stmt 1 view .LVU305
  69:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1004              		.loc 1 69 24 is_stmt 0 view .LVU306
 1005 005e 1092     		str	r2, [sp, #64]
  70:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1006              		.loc 1 70 3 is_stmt 1 view .LVU307
  70:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1007              		.loc 1 70 25 is_stmt 0 view .LVU308
 1008 0060 1192     		str	r2, [sp, #68]
  71:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1009              		.loc 1 71 3 is_stmt 1 view .LVU309
  71:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1010              		.loc 1 71 24 is_stmt 0 view .LVU310
 1011 0062 1292     		str	r2, [sp, #72]
  72:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1012              		.loc 1 72 3 is_stmt 1 view .LVU311
  72:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1013              		.loc 1 72 25 is_stmt 0 view .LVU312
 1014 0064 1392     		str	r2, [sp, #76]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1015              		.loc 1 73 3 is_stmt 1 view .LVU313
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1016              		.loc 1 73 26 is_stmt 0 view .LVU314
 1017 0066 1492     		str	r2, [sp, #80]
  74:Core/Src/tim.c ****   {
 1018              		.loc 1 74 3 is_stmt 1 view .LVU315
  74:Core/Src/tim.c ****   {
 1019              		.loc 1 74 7 is_stmt 0 view .LVU316
 1020 0068 0EA9     		add	r1, sp, #56
 1021 006a 1C48     		ldr	r0, .L71
 1022 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1023              	.LVL48:
  74:Core/Src/tim.c ****   {
 1024              		.loc 1 74 6 view .LVU317
 1025 0070 58BB     		cbnz	r0, .L68
 1026              	.L62:
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1027              		.loc 1 78 3 is_stmt 1 view .LVU318
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1028              		.loc 1 78 19 is_stmt 0 view .LVU319
 1029 0072 4FF49673 		mov	r3, #300
 1030 0076 0F93     		str	r3, [sp, #60]
  79:Core/Src/tim.c ****   {
 1031              		.loc 1 79 3 is_stmt 1 view .LVU320
  79:Core/Src/tim.c ****   {
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 31


 1032              		.loc 1 79 7 is_stmt 0 view .LVU321
 1033 0078 0C22     		movs	r2, #12
 1034 007a 0EA9     		add	r1, sp, #56
 1035 007c 1748     		ldr	r0, .L71
 1036 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1037              	.LVL49:
  79:Core/Src/tim.c ****   {
 1038              		.loc 1 79 6 view .LVU322
 1039 0082 28BB     		cbnz	r0, .L69
 1040              	.L63:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1041              		.loc 1 83 3 is_stmt 1 view .LVU323
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1042              		.loc 1 83 40 is_stmt 0 view .LVU324
 1043 0084 0023     		movs	r3, #0
 1044 0086 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1045              		.loc 1 84 3 is_stmt 1 view .LVU325
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1046              		.loc 1 84 41 is_stmt 0 view .LVU326
 1047 0088 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
 1048              		.loc 1 85 3 is_stmt 1 view .LVU327
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
 1049              		.loc 1 85 34 is_stmt 0 view .LVU328
 1050 008a 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1051              		.loc 1 86 3 is_stmt 1 view .LVU329
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1052              		.loc 1 86 33 is_stmt 0 view .LVU330
 1053 008c 1422     		movs	r2, #20
 1054 008e 0492     		str	r2, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1055              		.loc 1 87 3 is_stmt 1 view .LVU331
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1056              		.loc 1 87 35 is_stmt 0 view .LVU332
 1057 0090 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1058              		.loc 1 88 3 is_stmt 1 view .LVU333
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1059              		.loc 1 88 38 is_stmt 0 view .LVU334
 1060 0092 4FF40052 		mov	r2, #8192
 1061 0096 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1062              		.loc 1 89 3 is_stmt 1 view .LVU335
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1063              		.loc 1 89 36 is_stmt 0 view .LVU336
 1064 0098 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1065              		.loc 1 90 3 is_stmt 1 view .LVU337
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1066              		.loc 1 90 36 is_stmt 0 view .LVU338
 1067 009a 0893     		str	r3, [sp, #32]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1068              		.loc 1 91 3 is_stmt 1 view .LVU339
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1069              		.loc 1 91 36 is_stmt 0 view .LVU340
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 32


 1070 009c 0993     		str	r3, [sp, #36]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1071              		.loc 1 92 3 is_stmt 1 view .LVU341
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1072              		.loc 1 92 39 is_stmt 0 view .LVU342
 1073 009e 4FF00072 		mov	r2, #33554432
 1074 00a2 0A92     		str	r2, [sp, #40]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1075              		.loc 1 93 3 is_stmt 1 view .LVU343
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1076              		.loc 1 93 37 is_stmt 0 view .LVU344
 1077 00a4 0B93     		str	r3, [sp, #44]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1078              		.loc 1 94 3 is_stmt 1 view .LVU345
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1079              		.loc 1 94 37 is_stmt 0 view .LVU346
 1080 00a6 0C93     		str	r3, [sp, #48]
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1081              		.loc 1 95 3 is_stmt 1 view .LVU347
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1082              		.loc 1 95 40 is_stmt 0 view .LVU348
 1083 00a8 0D93     		str	r3, [sp, #52]
  96:Core/Src/tim.c ****   {
 1084              		.loc 1 96 3 is_stmt 1 view .LVU349
  96:Core/Src/tim.c ****   {
 1085              		.loc 1 96 7 is_stmt 0 view .LVU350
 1086 00aa 01A9     		add	r1, sp, #4
 1087 00ac 0B48     		ldr	r0, .L71
 1088 00ae FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1089              	.LVL50:
  96:Core/Src/tim.c ****   {
 1090              		.loc 1 96 6 view .LVU351
 1091 00b2 80B9     		cbnz	r0, .L70
 1092              	.L64:
 103:Core/Src/tim.c **** 
 1093              		.loc 1 103 3 is_stmt 1 view .LVU352
 1094 00b4 0948     		ldr	r0, .L71
 1095 00b6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1096              	.LVL51:
 105:Core/Src/tim.c **** /* TIM2 init function */
 1097              		.loc 1 105 1 is_stmt 0 view .LVU353
 1098 00ba 18B0     		add	sp, sp, #96
 1099              	.LCFI25:
 1100              		.cfi_remember_state
 1101              		.cfi_def_cfa_offset 8
 1102              		@ sp needed
 1103 00bc 10BD     		pop	{r4, pc}
 1104              	.L66:
 1105              	.LCFI26:
 1106              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 1107              		.loc 1 58 5 is_stmt 1 view .LVU354
 1108 00be FFF7FEFF 		bl	Error_Handler
 1109              	.LVL52:
 1110 00c2 BEE7     		b	.L60
 1111              	.L67:
  65:Core/Src/tim.c ****   }
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 33


 1112              		.loc 1 65 5 view .LVU355
 1113 00c4 FFF7FEFF 		bl	Error_Handler
 1114              	.LVL53:
 1115 00c8 C5E7     		b	.L61
 1116              	.L68:
  76:Core/Src/tim.c ****   }
 1117              		.loc 1 76 5 view .LVU356
 1118 00ca FFF7FEFF 		bl	Error_Handler
 1119              	.LVL54:
 1120 00ce D0E7     		b	.L62
 1121              	.L69:
  81:Core/Src/tim.c ****   }
 1122              		.loc 1 81 5 view .LVU357
 1123 00d0 FFF7FEFF 		bl	Error_Handler
 1124              	.LVL55:
 1125 00d4 D6E7     		b	.L63
 1126              	.L70:
  98:Core/Src/tim.c ****   }
 1127              		.loc 1 98 5 view .LVU358
 1128 00d6 FFF7FEFF 		bl	Error_Handler
 1129              	.LVL56:
 1130 00da EBE7     		b	.L64
 1131              	.L72:
 1132              		.align	2
 1133              	.L71:
 1134 00dc 00000000 		.word	.LANCHOR3
 1135 00e0 002C0140 		.word	1073818624
 1136              		.cfi_endproc
 1137              	.LFE329:
 1139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1140              		.align	1
 1141              		.global	MX_TIM3_Init
 1142              		.syntax unified
 1143              		.thumb
 1144              		.thumb_func
 1146              	MX_TIM3_Init:
 1147              	.LFB331:
 148:Core/Src/tim.c **** 
 1148              		.loc 1 148 1 view -0
 1149              		.cfi_startproc
 1150              		@ args = 0, pretend = 0, frame = 40
 1151              		@ frame_needed = 0, uses_anonymous_args = 0
 1152 0000 00B5     		push	{lr}
 1153              	.LCFI27:
 1154              		.cfi_def_cfa_offset 4
 1155              		.cfi_offset 14, -4
 1156 0002 8BB0     		sub	sp, sp, #44
 1157              	.LCFI28:
 1158              		.cfi_def_cfa_offset 48
 154:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1159              		.loc 1 154 3 view .LVU360
 154:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1160              		.loc 1 154 27 is_stmt 0 view .LVU361
 1161 0004 0023     		movs	r3, #0
 1162 0006 0793     		str	r3, [sp, #28]
 1163 0008 0893     		str	r3, [sp, #32]
 1164 000a 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 34


 155:Core/Src/tim.c **** 
 1165              		.loc 1 155 3 is_stmt 1 view .LVU362
 155:Core/Src/tim.c **** 
 1166              		.loc 1 155 22 is_stmt 0 view .LVU363
 1167 000c 0093     		str	r3, [sp]
 1168 000e 0193     		str	r3, [sp, #4]
 1169 0010 0293     		str	r3, [sp, #8]
 1170 0012 0393     		str	r3, [sp, #12]
 1171 0014 0493     		str	r3, [sp, #16]
 1172 0016 0593     		str	r3, [sp, #20]
 1173 0018 0693     		str	r3, [sp, #24]
 160:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 1174              		.loc 1 160 3 is_stmt 1 view .LVU364
 160:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 1175              		.loc 1 160 18 is_stmt 0 view .LVU365
 1176 001a 1D48     		ldr	r0, .L83
 1177 001c 1D4A     		ldr	r2, .L83+4
 1178 001e 0260     		str	r2, [r0]
 161:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1179              		.loc 1 161 3 is_stmt 1 view .LVU366
 161:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1180              		.loc 1 161 24 is_stmt 0 view .LVU367
 1181 0020 6322     		movs	r2, #99
 1182 0022 4260     		str	r2, [r0, #4]
 162:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 1183              		.loc 1 162 3 is_stmt 1 view .LVU368
 162:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 1184              		.loc 1 162 26 is_stmt 0 view .LVU369
 1185 0024 8360     		str	r3, [r0, #8]
 163:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1186              		.loc 1 163 3 is_stmt 1 view .LVU370
 163:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1187              		.loc 1 163 21 is_stmt 0 view .LVU371
 1188 0026 4BF68032 		movw	r2, #48000
 1189 002a C260     		str	r2, [r0, #12]
 164:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1190              		.loc 1 164 3 is_stmt 1 view .LVU372
 164:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1191              		.loc 1 164 28 is_stmt 0 view .LVU373
 1192 002c 0361     		str	r3, [r0, #16]
 165:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1193              		.loc 1 165 3 is_stmt 1 view .LVU374
 165:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1194              		.loc 1 165 32 is_stmt 0 view .LVU375
 1195 002e 8361     		str	r3, [r0, #24]
 166:Core/Src/tim.c ****   {
 1196              		.loc 1 166 3 is_stmt 1 view .LVU376
 166:Core/Src/tim.c ****   {
 1197              		.loc 1 166 7 is_stmt 0 view .LVU377
 1198 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1199              	.LVL57:
 166:Core/Src/tim.c ****   {
 1200              		.loc 1 166 6 view .LVU378
 1201 0034 00BB     		cbnz	r0, .L79
 1202              	.L74:
 170:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1203              		.loc 1 170 3 is_stmt 1 view .LVU379
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 35


 170:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1204              		.loc 1 170 37 is_stmt 0 view .LVU380
 1205 0036 0023     		movs	r3, #0
 1206 0038 0793     		str	r3, [sp, #28]
 171:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1207              		.loc 1 171 3 is_stmt 1 view .LVU381
 171:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1208              		.loc 1 171 33 is_stmt 0 view .LVU382
 1209 003a 0993     		str	r3, [sp, #36]
 172:Core/Src/tim.c ****   {
 1210              		.loc 1 172 3 is_stmt 1 view .LVU383
 172:Core/Src/tim.c ****   {
 1211              		.loc 1 172 7 is_stmt 0 view .LVU384
 1212 003c 07A9     		add	r1, sp, #28
 1213 003e 1448     		ldr	r0, .L83
 1214 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1215              	.LVL58:
 172:Core/Src/tim.c ****   {
 1216              		.loc 1 172 6 view .LVU385
 1217 0044 D8B9     		cbnz	r0, .L80
 1218              	.L75:
 176:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1219              		.loc 1 176 3 is_stmt 1 view .LVU386
 176:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1220              		.loc 1 176 20 is_stmt 0 view .LVU387
 1221 0046 6023     		movs	r3, #96
 1222 0048 0093     		str	r3, [sp]
 177:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1223              		.loc 1 177 3 is_stmt 1 view .LVU388
 177:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1224              		.loc 1 177 19 is_stmt 0 view .LVU389
 1225 004a 0022     		movs	r2, #0
 1226 004c 0192     		str	r2, [sp, #4]
 178:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1227              		.loc 1 178 3 is_stmt 1 view .LVU390
 178:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1228              		.loc 1 178 24 is_stmt 0 view .LVU391
 1229 004e 0292     		str	r2, [sp, #8]
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1230              		.loc 1 179 3 is_stmt 1 view .LVU392
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1231              		.loc 1 179 24 is_stmt 0 view .LVU393
 1232 0050 0492     		str	r2, [sp, #16]
 180:Core/Src/tim.c ****   {
 1233              		.loc 1 180 3 is_stmt 1 view .LVU394
 180:Core/Src/tim.c ****   {
 1234              		.loc 1 180 7 is_stmt 0 view .LVU395
 1235 0052 6946     		mov	r1, sp
 1236 0054 0E48     		ldr	r0, .L83
 1237 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1238              	.LVL59:
 180:Core/Src/tim.c ****   {
 1239              		.loc 1 180 6 view .LVU396
 1240 005a 98B9     		cbnz	r0, .L81
 1241              	.L76:
 184:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1242              		.loc 1 184 3 is_stmt 1 view .LVU397
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 36


 184:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1243              		.loc 1 184 19 is_stmt 0 view .LVU398
 1244 005c 5A23     		movs	r3, #90
 1245 005e 0193     		str	r3, [sp, #4]
 185:Core/Src/tim.c ****   {
 1246              		.loc 1 185 3 is_stmt 1 view .LVU399
 185:Core/Src/tim.c ****   {
 1247              		.loc 1 185 7 is_stmt 0 view .LVU400
 1248 0060 0822     		movs	r2, #8
 1249 0062 6946     		mov	r1, sp
 1250 0064 0A48     		ldr	r0, .L83
 1251 0066 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1252              	.LVL60:
 185:Core/Src/tim.c ****   {
 1253              		.loc 1 185 6 view .LVU401
 1254 006a 70B9     		cbnz	r0, .L82
 1255              	.L77:
 192:Core/Src/tim.c **** 
 1256              		.loc 1 192 3 is_stmt 1 view .LVU402
 1257 006c 0848     		ldr	r0, .L83
 1258 006e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1259              	.LVL61:
 194:Core/Src/tim.c **** /* TIM4 init function */
 1260              		.loc 1 194 1 is_stmt 0 view .LVU403
 1261 0072 0BB0     		add	sp, sp, #44
 1262              	.LCFI29:
 1263              		.cfi_remember_state
 1264              		.cfi_def_cfa_offset 4
 1265              		@ sp needed
 1266 0074 5DF804FB 		ldr	pc, [sp], #4
 1267              	.L79:
 1268              	.LCFI30:
 1269              		.cfi_restore_state
 168:Core/Src/tim.c ****   }
 1270              		.loc 1 168 5 is_stmt 1 view .LVU404
 1271 0078 FFF7FEFF 		bl	Error_Handler
 1272              	.LVL62:
 1273 007c DBE7     		b	.L74
 1274              	.L80:
 174:Core/Src/tim.c ****   }
 1275              		.loc 1 174 5 view .LVU405
 1276 007e FFF7FEFF 		bl	Error_Handler
 1277              	.LVL63:
 1278 0082 E0E7     		b	.L75
 1279              	.L81:
 182:Core/Src/tim.c ****   }
 1280              		.loc 1 182 5 view .LVU406
 1281 0084 FFF7FEFF 		bl	Error_Handler
 1282              	.LVL64:
 1283 0088 E8E7     		b	.L76
 1284              	.L82:
 187:Core/Src/tim.c ****   }
 1285              		.loc 1 187 5 view .LVU407
 1286 008a FFF7FEFF 		bl	Error_Handler
 1287              	.LVL65:
 1288 008e EDE7     		b	.L77
 1289              	.L84:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 37


 1290              		.align	2
 1291              	.L83:
 1292 0090 00000000 		.word	.LANCHOR4
 1293 0094 00040040 		.word	1073742848
 1294              		.cfi_endproc
 1295              	.LFE331:
 1297              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1298              		.align	1
 1299              		.global	MX_TIM4_Init
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1304              	MX_TIM4_Init:
 1305              	.LFB332:
 197:Core/Src/tim.c **** 
 1306              		.loc 1 197 1 view -0
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 40
 1309              		@ frame_needed = 0, uses_anonymous_args = 0
 1310 0000 00B5     		push	{lr}
 1311              	.LCFI31:
 1312              		.cfi_def_cfa_offset 4
 1313              		.cfi_offset 14, -4
 1314 0002 8BB0     		sub	sp, sp, #44
 1315              	.LCFI32:
 1316              		.cfi_def_cfa_offset 48
 203:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1317              		.loc 1 203 3 view .LVU409
 203:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1318              		.loc 1 203 27 is_stmt 0 view .LVU410
 1319 0004 0023     		movs	r3, #0
 1320 0006 0793     		str	r3, [sp, #28]
 1321 0008 0893     		str	r3, [sp, #32]
 1322 000a 0993     		str	r3, [sp, #36]
 204:Core/Src/tim.c **** 
 1323              		.loc 1 204 3 is_stmt 1 view .LVU411
 204:Core/Src/tim.c **** 
 1324              		.loc 1 204 22 is_stmt 0 view .LVU412
 1325 000c 0093     		str	r3, [sp]
 1326 000e 0193     		str	r3, [sp, #4]
 1327 0010 0293     		str	r3, [sp, #8]
 1328 0012 0393     		str	r3, [sp, #12]
 1329 0014 0493     		str	r3, [sp, #16]
 1330 0016 0593     		str	r3, [sp, #20]
 1331 0018 0693     		str	r3, [sp, #24]
 209:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 1332              		.loc 1 209 3 is_stmt 1 view .LVU413
 209:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 1333              		.loc 1 209 18 is_stmt 0 view .LVU414
 1334 001a 1D48     		ldr	r0, .L95
 1335 001c 1D4A     		ldr	r2, .L95+4
 1336 001e 0260     		str	r2, [r0]
 210:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1337              		.loc 1 210 3 is_stmt 1 view .LVU415
 210:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1338              		.loc 1 210 24 is_stmt 0 view .LVU416
 1339 0020 0922     		movs	r2, #9
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 38


 1340 0022 4260     		str	r2, [r0, #4]
 211:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 1341              		.loc 1 211 3 is_stmt 1 view .LVU417
 211:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 1342              		.loc 1 211 26 is_stmt 0 view .LVU418
 1343 0024 8360     		str	r3, [r0, #8]
 212:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1344              		.loc 1 212 3 is_stmt 1 view .LVU419
 212:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1345              		.loc 1 212 21 is_stmt 0 view .LVU420
 1346 0026 4BF68032 		movw	r2, #48000
 1347 002a C260     		str	r2, [r0, #12]
 213:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1348              		.loc 1 213 3 is_stmt 1 view .LVU421
 213:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1349              		.loc 1 213 28 is_stmt 0 view .LVU422
 1350 002c 0361     		str	r3, [r0, #16]
 214:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1351              		.loc 1 214 3 is_stmt 1 view .LVU423
 214:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1352              		.loc 1 214 32 is_stmt 0 view .LVU424
 1353 002e 8361     		str	r3, [r0, #24]
 215:Core/Src/tim.c ****   {
 1354              		.loc 1 215 3 is_stmt 1 view .LVU425
 215:Core/Src/tim.c ****   {
 1355              		.loc 1 215 7 is_stmt 0 view .LVU426
 1356 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1357              	.LVL66:
 215:Core/Src/tim.c ****   {
 1358              		.loc 1 215 6 view .LVU427
 1359 0034 F8B9     		cbnz	r0, .L91
 1360              	.L86:
 219:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1361              		.loc 1 219 3 is_stmt 1 view .LVU428
 219:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1362              		.loc 1 219 37 is_stmt 0 view .LVU429
 1363 0036 0023     		movs	r3, #0
 1364 0038 0793     		str	r3, [sp, #28]
 220:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1365              		.loc 1 220 3 is_stmt 1 view .LVU430
 220:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1366              		.loc 1 220 33 is_stmt 0 view .LVU431
 1367 003a 0993     		str	r3, [sp, #36]
 221:Core/Src/tim.c ****   {
 1368              		.loc 1 221 3 is_stmt 1 view .LVU432
 221:Core/Src/tim.c ****   {
 1369              		.loc 1 221 7 is_stmt 0 view .LVU433
 1370 003c 07A9     		add	r1, sp, #28
 1371 003e 1448     		ldr	r0, .L95
 1372 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1373              	.LVL67:
 221:Core/Src/tim.c ****   {
 1374              		.loc 1 221 6 view .LVU434
 1375 0044 D0B9     		cbnz	r0, .L92
 1376              	.L87:
 225:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 1377              		.loc 1 225 3 is_stmt 1 view .LVU435
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 39


 225:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 1378              		.loc 1 225 20 is_stmt 0 view .LVU436
 1379 0046 6023     		movs	r3, #96
 1380 0048 0093     		str	r3, [sp]
 226:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1381              		.loc 1 226 3 is_stmt 1 view .LVU437
 226:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1382              		.loc 1 226 19 is_stmt 0 view .LVU438
 1383 004a 5A23     		movs	r3, #90
 1384 004c 0193     		str	r3, [sp, #4]
 227:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1385              		.loc 1 227 3 is_stmt 1 view .LVU439
 227:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1386              		.loc 1 227 24 is_stmt 0 view .LVU440
 1387 004e 0022     		movs	r2, #0
 1388 0050 0292     		str	r2, [sp, #8]
 228:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1389              		.loc 1 228 3 is_stmt 1 view .LVU441
 228:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1390              		.loc 1 228 24 is_stmt 0 view .LVU442
 1391 0052 0492     		str	r2, [sp, #16]
 229:Core/Src/tim.c ****   {
 1392              		.loc 1 229 3 is_stmt 1 view .LVU443
 229:Core/Src/tim.c ****   {
 1393              		.loc 1 229 7 is_stmt 0 view .LVU444
 1394 0054 6946     		mov	r1, sp
 1395 0056 0E48     		ldr	r0, .L95
 1396 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1397              	.LVL68:
 229:Core/Src/tim.c ****   {
 1398              		.loc 1 229 6 view .LVU445
 1399 005c 88B9     		cbnz	r0, .L93
 1400              	.L88:
 233:Core/Src/tim.c ****   {
 1401              		.loc 1 233 3 is_stmt 1 view .LVU446
 233:Core/Src/tim.c ****   {
 1402              		.loc 1 233 7 is_stmt 0 view .LVU447
 1403 005e 0422     		movs	r2, #4
 1404 0060 6946     		mov	r1, sp
 1405 0062 0B48     		ldr	r0, .L95
 1406 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1407              	.LVL69:
 233:Core/Src/tim.c ****   {
 1408              		.loc 1 233 6 view .LVU448
 1409 0068 70B9     		cbnz	r0, .L94
 1410              	.L89:
 240:Core/Src/tim.c **** 
 1411              		.loc 1 240 3 is_stmt 1 view .LVU449
 1412 006a 0948     		ldr	r0, .L95
 1413 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1414              	.LVL70:
 242:Core/Src/tim.c **** /* TIM5 init function */
 1415              		.loc 1 242 1 is_stmt 0 view .LVU450
 1416 0070 0BB0     		add	sp, sp, #44
 1417              	.LCFI33:
 1418              		.cfi_remember_state
 1419              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 40


 1420              		@ sp needed
 1421 0072 5DF804FB 		ldr	pc, [sp], #4
 1422              	.L91:
 1423              	.LCFI34:
 1424              		.cfi_restore_state
 217:Core/Src/tim.c ****   }
 1425              		.loc 1 217 5 is_stmt 1 view .LVU451
 1426 0076 FFF7FEFF 		bl	Error_Handler
 1427              	.LVL71:
 1428 007a DCE7     		b	.L86
 1429              	.L92:
 223:Core/Src/tim.c ****   }
 1430              		.loc 1 223 5 view .LVU452
 1431 007c FFF7FEFF 		bl	Error_Handler
 1432              	.LVL72:
 1433 0080 E1E7     		b	.L87
 1434              	.L93:
 231:Core/Src/tim.c ****   }
 1435              		.loc 1 231 5 view .LVU453
 1436 0082 FFF7FEFF 		bl	Error_Handler
 1437              	.LVL73:
 1438 0086 EAE7     		b	.L88
 1439              	.L94:
 235:Core/Src/tim.c ****   }
 1440              		.loc 1 235 5 view .LVU454
 1441 0088 FFF7FEFF 		bl	Error_Handler
 1442              	.LVL74:
 1443 008c EDE7     		b	.L89
 1444              	.L96:
 1445 008e 00BF     		.align	2
 1446              	.L95:
 1447 0090 00000000 		.word	.LANCHOR5
 1448 0094 00080040 		.word	1073743872
 1449              		.cfi_endproc
 1450              	.LFE332:
 1452              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1453              		.align	1
 1454              		.global	HAL_TIM_PWM_MspDeInit
 1455              		.syntax unified
 1456              		.thumb
 1457              		.thumb_func
 1459              	HAL_TIM_PWM_MspDeInit:
 1460              	.LVL75:
 1461              	.LFB338:
 499:Core/Src/tim.c **** 
 500:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 501:Core/Src/tim.c **** {
 1462              		.loc 1 501 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466              		@ link register save eliminated.
 502:Core/Src/tim.c **** 
 503:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1467              		.loc 1 503 3 view .LVU456
 1468              		.loc 1 503 19 is_stmt 0 view .LVU457
 1469 0000 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 41


 1470              		.loc 1 503 5 view .LVU458
 1471 0002 0F4A     		ldr	r2, .L104
 1472 0004 9342     		cmp	r3, r2
 1473 0006 06D0     		beq	.L101
 504:Core/Src/tim.c ****   {
 505:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 506:Core/Src/tim.c **** 
 507:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 508:Core/Src/tim.c ****     /* Peripheral clock disable */
 509:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 510:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 511:Core/Src/tim.c **** 
 512:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 513:Core/Src/tim.c ****   }
 514:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1474              		.loc 1 514 8 is_stmt 1 view .LVU459
 1475              		.loc 1 514 10 is_stmt 0 view .LVU460
 1476 0008 0E4A     		ldr	r2, .L104+4
 1477 000a 9342     		cmp	r3, r2
 1478 000c 0AD0     		beq	.L102
 515:Core/Src/tim.c ****   {
 516:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 517:Core/Src/tim.c **** 
 518:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 519:Core/Src/tim.c ****     /* Peripheral clock disable */
 520:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 521:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 524:Core/Src/tim.c ****   }
 525:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 1479              		.loc 1 525 8 is_stmt 1 view .LVU461
 1480              		.loc 1 525 10 is_stmt 0 view .LVU462
 1481 000e 0E4A     		ldr	r2, .L104+8
 1482 0010 9342     		cmp	r3, r2
 1483 0012 0ED0     		beq	.L103
 1484              	.L97:
 526:Core/Src/tim.c ****   {
 527:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 528:Core/Src/tim.c **** 
 529:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 530:Core/Src/tim.c ****     /* Peripheral clock disable */
 531:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 532:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 535:Core/Src/tim.c ****   }
 536:Core/Src/tim.c **** }
 1485              		.loc 1 536 1 view .LVU463
 1486 0014 7047     		bx	lr
 1487              	.L101:
 509:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1488              		.loc 1 509 5 is_stmt 1 view .LVU464
 1489 0016 02F56442 		add	r2, r2, #58368
 1490 001a 136E     		ldr	r3, [r2, #96]
 1491 001c 23F40063 		bic	r3, r3, #2048
 1492 0020 1366     		str	r3, [r2, #96]
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 42


 1493 0022 7047     		bx	lr
 1494              	.L102:
 520:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1495              		.loc 1 520 5 view .LVU465
 1496 0024 02F50332 		add	r2, r2, #134144
 1497 0028 936D     		ldr	r3, [r2, #88]
 1498 002a 23F00203 		bic	r3, r3, #2
 1499 002e 9365     		str	r3, [r2, #88]
 1500 0030 7047     		bx	lr
 1501              	.L103:
 531:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1502              		.loc 1 531 5 view .LVU466
 1503 0032 02F50232 		add	r2, r2, #133120
 1504 0036 936D     		ldr	r3, [r2, #88]
 1505 0038 23F00403 		bic	r3, r3, #4
 1506 003c 9365     		str	r3, [r2, #88]
 1507              		.loc 1 536 1 is_stmt 0 view .LVU467
 1508 003e E9E7     		b	.L97
 1509              	.L105:
 1510              		.align	2
 1511              	.L104:
 1512 0040 002C0140 		.word	1073818624
 1513 0044 00040040 		.word	1073742848
 1514 0048 00080040 		.word	1073743872
 1515              		.cfi_endproc
 1516              	.LFE338:
 1518              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1519              		.align	1
 1520              		.global	HAL_TIM_Base_MspDeInit
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1525              	HAL_TIM_Base_MspDeInit:
 1526              	.LVL76:
 1527              	.LFB339:
 537:Core/Src/tim.c **** 
 538:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 539:Core/Src/tim.c **** {
 1528              		.loc 1 539 1 is_stmt 1 view -0
 1529              		.cfi_startproc
 1530              		@ args = 0, pretend = 0, frame = 0
 1531              		@ frame_needed = 0, uses_anonymous_args = 0
 1532              		.loc 1 539 1 is_stmt 0 view .LVU469
 1533 0000 08B5     		push	{r3, lr}
 1534              	.LCFI35:
 1535              		.cfi_def_cfa_offset 8
 1536              		.cfi_offset 3, -8
 1537              		.cfi_offset 14, -4
 540:Core/Src/tim.c **** 
 541:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 1538              		.loc 1 541 3 is_stmt 1 view .LVU470
 1539              		.loc 1 541 20 is_stmt 0 view .LVU471
 1540 0002 0368     		ldr	r3, [r0]
 1541              		.loc 1 541 5 view .LVU472
 1542 0004 B3F1804F 		cmp	r3, #1073741824
 1543 0008 06D0     		beq	.L111
 542:Core/Src/tim.c ****   {
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 43


 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 544:Core/Src/tim.c **** 
 545:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 546:Core/Src/tim.c ****     /* Peripheral clock disable */
 547:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 548:Core/Src/tim.c **** 
 549:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 550:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 551:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 552:Core/Src/tim.c **** 
 553:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 554:Core/Src/tim.c ****   }
 555:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1544              		.loc 1 555 8 is_stmt 1 view .LVU473
 1545              		.loc 1 555 10 is_stmt 0 view .LVU474
 1546 000a 124A     		ldr	r2, .L114
 1547 000c 9342     		cmp	r3, r2
 1548 000e 0CD0     		beq	.L112
 556:Core/Src/tim.c ****   {
 557:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 558:Core/Src/tim.c **** 
 559:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 560:Core/Src/tim.c ****     /* Peripheral clock disable */
 561:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 562:Core/Src/tim.c **** 
 563:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 564:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 565:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 566:Core/Src/tim.c **** 
 567:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 568:Core/Src/tim.c ****   }
 569:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 1549              		.loc 1 569 8 is_stmt 1 view .LVU475
 1550              		.loc 1 569 10 is_stmt 0 view .LVU476
 1551 0010 114A     		ldr	r2, .L114+4
 1552 0012 9342     		cmp	r3, r2
 1553 0014 13D0     		beq	.L113
 1554              	.LVL77:
 1555              	.L106:
 570:Core/Src/tim.c ****   {
 571:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 572:Core/Src/tim.c **** 
 573:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 574:Core/Src/tim.c ****     /* Peripheral clock disable */
 575:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 576:Core/Src/tim.c **** 
 577:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 578:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 579:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 580:Core/Src/tim.c **** 
 581:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 582:Core/Src/tim.c ****   }
 583:Core/Src/tim.c **** }
 1556              		.loc 1 583 1 view .LVU477
 1557 0016 08BD     		pop	{r3, pc}
 1558              	.LVL78:
 1559              	.L111:
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 44


 547:Core/Src/tim.c **** 
 1560              		.loc 1 547 5 is_stmt 1 view .LVU478
 1561 0018 104A     		ldr	r2, .L114+8
 1562 001a 936D     		ldr	r3, [r2, #88]
 1563 001c 23F00103 		bic	r3, r3, #1
 1564 0020 9365     		str	r3, [r2, #88]
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1565              		.loc 1 550 5 view .LVU479
 1566 0022 1C20     		movs	r0, #28
 1567              	.LVL79:
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1568              		.loc 1 550 5 is_stmt 0 view .LVU480
 1569 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1570              	.LVL80:
 1571 0028 F5E7     		b	.L106
 1572              	.LVL81:
 1573              	.L112:
 561:Core/Src/tim.c **** 
 1574              		.loc 1 561 5 is_stmt 1 view .LVU481
 1575 002a 02F50132 		add	r2, r2, #132096
 1576 002e 936D     		ldr	r3, [r2, #88]
 1577 0030 23F00803 		bic	r3, r3, #8
 1578 0034 9365     		str	r3, [r2, #88]
 564:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1579              		.loc 1 564 5 view .LVU482
 1580 0036 3220     		movs	r0, #50
 1581              	.LVL82:
 564:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1582              		.loc 1 564 5 is_stmt 0 view .LVU483
 1583 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1584              	.LVL83:
 1585 003c EBE7     		b	.L106
 1586              	.LVL84:
 1587              	.L113:
 575:Core/Src/tim.c **** 
 1588              		.loc 1 575 5 is_stmt 1 view .LVU484
 1589 003e 02F50032 		add	r2, r2, #131072
 1590 0042 936D     		ldr	r3, [r2, #88]
 1591 0044 23F01003 		bic	r3, r3, #16
 1592 0048 9365     		str	r3, [r2, #88]
 578:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1593              		.loc 1 578 5 view .LVU485
 1594 004a 3620     		movs	r0, #54
 1595              	.LVL85:
 578:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1596              		.loc 1 578 5 is_stmt 0 view .LVU486
 1597 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1598              	.LVL86:
 1599              		.loc 1 583 1 view .LVU487
 1600 0050 E1E7     		b	.L106
 1601              	.L115:
 1602 0052 00BF     		.align	2
 1603              	.L114:
 1604 0054 000C0040 		.word	1073744896
 1605 0058 00100040 		.word	1073745920
 1606 005c 00100240 		.word	1073876992
 1607              		.cfi_endproc
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 45


 1608              	.LFE339:
 1610              		.global	htim6
 1611              		.global	htim5
 1612              		.global	htim4
 1613              		.global	htim3
 1614              		.global	htim2
 1615              		.global	htim1
 1616              		.section	.bss.htim1,"aw",%nobits
 1617              		.align	2
 1618              		.set	.LANCHOR3,. + 0
 1621              	htim1:
 1622 0000 00000000 		.space	76
 1622      00000000 
 1622      00000000 
 1622      00000000 
 1622      00000000 
 1623              		.section	.bss.htim2,"aw",%nobits
 1624              		.align	2
 1625              		.set	.LANCHOR0,. + 0
 1628              	htim2:
 1629 0000 00000000 		.space	76
 1629      00000000 
 1629      00000000 
 1629      00000000 
 1629      00000000 
 1630              		.section	.bss.htim3,"aw",%nobits
 1631              		.align	2
 1632              		.set	.LANCHOR4,. + 0
 1635              	htim3:
 1636 0000 00000000 		.space	76
 1636      00000000 
 1636      00000000 
 1636      00000000 
 1636      00000000 
 1637              		.section	.bss.htim4,"aw",%nobits
 1638              		.align	2
 1639              		.set	.LANCHOR5,. + 0
 1642              	htim4:
 1643 0000 00000000 		.space	76
 1643      00000000 
 1643      00000000 
 1643      00000000 
 1643      00000000 
 1644              		.section	.bss.htim5,"aw",%nobits
 1645              		.align	2
 1646              		.set	.LANCHOR1,. + 0
 1649              	htim5:
 1650 0000 00000000 		.space	76
 1650      00000000 
 1650      00000000 
 1650      00000000 
 1650      00000000 
 1651              		.section	.bss.htim6,"aw",%nobits
 1652              		.align	2
 1653              		.set	.LANCHOR2,. + 0
 1656              	htim6:
 1657 0000 00000000 		.space	76
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 46


 1657      00000000 
 1657      00000000 
 1657      00000000 
 1657      00000000 
 1658              		.text
 1659              	.Letext0:
 1660              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1661              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1662              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 1663              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1664              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1665              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1666              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1667              		.file 9 "Core/Inc/tim.h"
 1668              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1669              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1670              		.file 12 "Core/Inc/main.h"
 1671              		.file 13 "<built-in>"
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:20     .text.MX_TIM2_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:26     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:138    .text.MX_TIM2_Init:0000006c $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:143    .text.MX_TIM5_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:149    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:260    .text.MX_TIM5_Init:00000068 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:266    .text.MX_TIM6_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:272    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:357    .text.MX_TIM6_Init:0000004c $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:363    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:369    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:466    .text.HAL_TIM_PWM_MspInit:0000005c $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:474    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:480    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:619    .text.HAL_TIM_Base_MspInit:00000094 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:626    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:632    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:890    .text.HAL_TIM_MspPostInit:00000104 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:901    .text.MX_TIM1_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:907    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1134   .text.MX_TIM1_Init:000000dc $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1140   .text.MX_TIM3_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1146   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1292   .text.MX_TIM3_Init:00000090 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1298   .text.MX_TIM4_Init:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1304   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1447   .text.MX_TIM4_Init:00000090 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1453   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1459   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1512   .text.HAL_TIM_PWM_MspDeInit:00000040 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1519   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1525   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1604   .text.HAL_TIM_Base_MspDeInit:00000054 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1656   .bss.htim6:00000000 htim6
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1649   .bss.htim5:00000000 htim5
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1642   .bss.htim4:00000000 htim4
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1635   .bss.htim3:00000000 htim3
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1628   .bss.htim2:00000000 htim2
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1621   .bss.htim1:00000000 htim1
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1617   .bss.htim1:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1624   .bss.htim2:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1631   .bss.htim3:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1638   .bss.htim4:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1645   .bss.htim5:00000000 $d
C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s:1652   .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
ARM GAS  C:\Users\HYDROG~1\AppData\Local\Temp\ccIXjdXO.s 			page 48


HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
