// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/09/2017 04:03:12"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \state[1]~DUPLICATE_q ;
wire \state[2]~DUPLICATE_q ;
wire \state[4]~DUPLICATE_q ;
wire \WideOr23~0_combout ;
wire \state[0]~DUPLICATE_q ;
wire \WideOr24~0_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \Decoder4~0_combout ;
wire \LdMAR~0_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[49]~6_combout ;
wire \Decoder9~1_combout ;
wire \PC~1_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \A[8]_OTERM181 ;
wire \B[8]_OTERM299 ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0_bypass[51]~7_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \dmem~53_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \WideOr21~0_combout ;
wire \imem~58_combout ;
wire \imem~57_combout ;
wire \imem~59_combout ;
wire \imem~24_combout ;
wire \imem~23_combout ;
wire \imem~22_combout ;
wire \imem~25_combout ;
wire \imem~21_combout ;
wire \imem~26_combout ;
wire \DrPC~0_combout ;
wire \WideOr22~0_combout ;
wire \memin[5]~87_combout ;
wire \imem~101_combout ;
wire \imem~102_combout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \imem~103_combout ;
wire \imem~104_combout ;
wire \IR[31]_OTERM811 ;
wire \IR[31]~DUPLICATE_q ;
wire \IR[25]~feeder_combout ;
wire \IR[25]~DUPLICATE_q ;
wire \imem~113_combout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \imem~118_combout ;
wire \IR[28]_OTERM817 ;
wire \imem~32_combout ;
wire \imem~33_combout ;
wire \imem~34_combout ;
wire \imem~111_combout ;
wire \imem~110_combout ;
wire \imem~112_combout ;
wire \IR[27]_OTERM219 ;
wire \imem~105_combout ;
wire \imem~106_combout ;
wire \imem~107_combout ;
wire \imem~127_combout ;
wire \imem~108_combout ;
wire \imem~109_combout ;
wire \IR[29]_OTERM813 ;
wire \IR[29]~DUPLICATE_q ;
wire \IR[26]~DUPLICATE_q ;
wire \Selector46~0_combout ;
wire \imem~120_combout ;
wire \imem~119_combout ;
wire \imem~121_combout ;
wire \imem~122_combout ;
wire \imem~123_combout ;
wire \imem~124_combout ;
wire \Selector56~0_combout ;
wire \Selector44~0_OTERM91 ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~35_combout ;
wire \imem~38_combout ;
wire \imem~81_combout ;
wire \imem~82_combout ;
wire \imem~41_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \Selector44~0_combout ;
wire \Selector44~0_NEW_REG90_OTERM833 ;
wire \Selector44~0_OTERM91DUPLICATE_q ;
wire \B[5]_OTERM305 ;
wire \A[5]_OTERM195 ;
wire \B[4]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \WideOr18~0_combout ;
wire \imem~97_combout ;
wire \imem~98_combout ;
wire \imem~128_combout ;
wire \IR[7]~15_combout ;
wire \Selector69~1_combout ;
wire \IR[11]~_Duplicate_22 ;
wire \imem~138_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \imem~16_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \Selector69~0_combout ;
wire \Selector69~3_combout ;
wire \Selector69~2_combout ;
wire \Selector69~4_combout ;
wire \imem~13_combout ;
wire \imem~12_combout ;
wire \imem~139_combout ;
wire \imem~11_combout ;
wire \imem~14_combout ;
wire \imem~15_combout ;
wire \IR[2]~DUPLICATE_q ;
wire \Selector70~3_combout ;
wire \imem~93_combout ;
wire \imem~94_combout ;
wire \imem~92_combout ;
wire \imem~91_combout ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \Selector70~2_combout ;
wire \Selector70~1_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \IR[10]~DUPLICATE_q ;
wire \Selector70~0_combout ;
wire \Selector70~4_combout ;
wire \imem~85_combout ;
wire \imem~87_combout ;
wire \imem~86_combout ;
wire \imem~88_combout ;
wire \Selector72~1_combout ;
wire \imem~1_combout ;
wire \imem~2_combout ;
wire \imem~144_combout ;
wire \imem~0_combout ;
wire \imem~140_combout ;
wire \IR[0]~0_combout ;
wire \Selector72~0_combout ;
wire \Selector72~2_combout ;
wire \Selector72~3_combout ;
wire \Selector72~4_combout ;
wire \imem~65_combout ;
wire \imem~66_combout ;
wire \imem~64_combout ;
wire \imem~63_combout ;
wire \imem~67_combout ;
wire \imem~68_combout ;
wire \IR[1]~_Duplicate_23 ;
wire \imem~132_combout ;
wire \imem~89_combout ;
wire \imem~90_combout ;
wire \Selector71~0_combout ;
wire \Selector71~1_combout ;
wire \Selector71~3_combout ;
wire \Selector71~2_combout ;
wire \Selector71~4_combout ;
wire \regs~46_combout ;
wire \regs~255_combout ;
wire \regs~4_combout ;
wire \IR[11]~_Duplicate_22DUPLICATE_q ;
wire \IR[9]~DUPLICATE_q ;
wire \imem~52_combout ;
wire \imem~51_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~55_combout ;
wire \imem~56_combout ;
wire \Equal2~1_combout ;
wire \imem~49_combout ;
wire \imem~48_combout ;
wire \imem~50_combout ;
wire \IR[16]~DUPLICATE_q ;
wire \IR[22]_OTERM179 ;
wire \imem~44_combout ;
wire \imem~47_combout ;
wire \IR[20]_OTERM183 ;
wire \Equal2~0_combout ;
wire \imem~72_combout ;
wire \imem~69_combout ;
wire \imem~71_combout ;
wire \imem~70_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \IR[12]~DUPLICATE_q ;
wire \IR[19]_OTERM215 ;
wire \IR[19]~DUPLICATE_q ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \keyval[0]~1_combout ;
wire \keyval[1]_OTERM161 ;
wire \keyval[1]_OTERM163~feeder_combout ;
wire \keyval[1]_OTERM163 ;
wire \keyval[1]_OTERM159 ;
wire \KEY[1]~input_o ;
wire \keyval[1]_OTERM169 ;
wire \always9~0_combout ;
wire \keyval[1]_OTERM167 ;
wire \keyval[1]_OTERM165 ;
wire \keyval~4_combout ;
wire \KEY[0]~input_o ;
wire \keyval[0]_OTERM173 ;
wire \keyval~0_combout ;
wire \KEY[2]~input_o ;
wire \keyval[2]_OTERM171 ;
wire \keyval~3_combout ;
wire \KEY[3]~input_o ;
wire \keyval[3]_OTERM175 ;
wire \keyval~2_combout ;
wire \Equal0~0_combout ;
wire \regs~49_combout ;
wire \regs~48_combout ;
wire \regs~50_combout ;
wire \regs[1][15]~q ;
wire \regs~85_combout ;
wire \regs~258_combout ;
wire \always2~0_combout ;
wire \regs~29_combout ;
wire \regs~32_combout ;
wire \regs~33_combout ;
wire \regs[13][15]~q ;
wire \regs~59_combout ;
wire \regs~256_combout ;
wire \regs~61_combout ;
wire \regs~62_combout ;
wire \regs[5][15]~q ;
wire \regs~73_combout ;
wire \regs~257_combout ;
wire \regs~43_combout ;
wire \regs~75_combout ;
wire \regs~76_combout ;
wire \regs[9][15]~q ;
wire \Mux16~1_combout ;
wire \regs~71_combout ;
wire \regs~253_combout ;
wire \Selector72~4_Duplicate_6 ;
wire \regs~1_combout ;
wire \regs~21_combout ;
wire \regs~22_combout ;
wire \regs[8][15]~q ;
wire \regs~55_combout ;
wire \regs~252_combout ;
wire \regs~57_combout ;
wire \regs~58_combout ;
wire \regs[4][15]~q ;
wire \regs~41_combout ;
wire \regs~251_combout ;
wire \regs~44_combout ;
wire \regs~45_combout ;
wire \regs[0][15]~q ;
wire \regs~83_combout ;
wire \regs~254_combout ;
wire \regs~30_combout ;
wire \regs~31_combout ;
wire \regs[12][15]~q ;
wire \Mux16~0_combout ;
wire \regs~63_combout ;
wire \regs~260_combout ;
wire \regs~7_combout ;
wire \regs~65_combout ;
wire \regs~66_combout ;
wire \regs[6][15]~q ;
wire \regs~87_combout ;
wire \regs~262_combout ;
wire \regs~34_combout ;
wire \regs~35_combout ;
wire \regs[14][15]~q ;
wire \regs~51_combout ;
wire \regs~259_combout ;
wire \regs~8_combout ;
wire \regs~9_combout ;
wire \regs[2][15]~q ;
wire \regs~77_combout ;
wire \regs~261_combout ;
wire \regs~25_combout ;
wire \regs~26_combout ;
wire \regs[10][15]~q ;
wire \Mux16~2_combout ;
wire \regs~79_combout ;
wire \regs~265_combout ;
wire \regs~10_combout ;
wire \regs~81_combout ;
wire \regs~82_combout ;
wire \regs[11][15]~q ;
wire \regs~53_combout ;
wire \regs~263_combout ;
wire \regs~11_combout ;
wire \regs~12_combout ;
wire \regs[3][15]~q ;
wire \regs~67_combout ;
wire \regs~264_combout ;
wire \regs~69_combout ;
wire \regs~70_combout ;
wire \regs[7][15]~q ;
wire \regs~89_combout ;
wire \regs~266_combout ;
wire \regs~36_combout ;
wire \regs~37_combout ;
wire \regs[15][15]~q ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \B[15]_OTERM279 ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0_bypass[59]~10_combout ;
wire \PC[11]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~53_sumout ;
wire \PC~14_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~8_combout ;
wire \dmem~54_combout ;
wire \dmem~13_q ;
wire \MAR[15]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Selector63~17_combout ;
wire \Selector63~17_OTERM117DUPLICATE_q ;
wire \B[22]_OTERM307 ;
wire \A[22]_OTERM239 ;
wire \B[21]_OTERM293 ;
wire \memin[17]~5_combout ;
wire \memin[20]~19_combout ;
wire \B[20]_OTERM291 ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem~20_q ;
wire \B[24]_OTERM311 ;
wire \A[24]~DUPLICATE_q ;
wire \A[24]_OTERM243 ;
wire \A[23]_OTERM241 ;
wire \B[23]_OTERM309 ;
wire \A[19]_OTERM233 ;
wire \A[18]_OTERM231 ;
wire \B[18]_OTERM287 ;
wire \Selector21~1_NEW_REG94_OTERM187 ;
wire \Selector21~1_OTERM95 ;
wire \Selector44~1_NEW_REG92_OTERM191 ;
wire \Selector44~1_OTERM93DUPLICATE_q ;
wire \B[17]~DUPLICATE_q ;
wire \B[17]_OTERM285 ;
wire \A[17]~DUPLICATE_q ;
wire \Selector46~3_combout ;
wire \B[17]_OTERM285~_Duplicate ;
wire \Add0~34 ;
wire \Add0~117_sumout ;
wire \PC~30_combout ;
wire \memin[16]~67_combout ;
wire \B[16]_OTERM283 ;
wire \dmem_rtl_0_bypass[57]~9_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem~55_combout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \memin[3]~79_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0_bypass[35]~2_combout ;
wire \regs~155_combout ;
wire \regs[0][9]~q ;
wire \regs~156_combout ;
wire \regs[4][9]~q ;
wire \regs~158_combout ;
wire \regs[12][9]~q ;
wire \regs~157_combout ;
wire \regs[8][9]~q ;
wire \Mux22~0_combout ;
wire \regs~164_combout ;
wire \regs[6][9]~q ;
wire \regs~165_combout ;
wire \regs[10][9]~q ;
wire \regs~166_combout ;
wire \regs[14][9]~q ;
wire \regs~163_combout ;
wire \regs[2][9]~q ;
wire \Mux22~2_combout ;
wire \regs~162_combout ;
wire \regs[13][9]~q ;
wire \regs~159_combout ;
wire \regs[1][9]~q ;
wire \regs~161_combout ;
wire \regs[9][9]~q ;
wire \regs~160_combout ;
wire \regs[5][9]~q ;
wire \Mux22~1_combout ;
wire \regs~169_combout ;
wire \regs[11][9]~q ;
wire \regs~168_combout ;
wire \regs[7][9]~q ;
wire \regs~170_combout ;
wire \regs[15][9]~q ;
wire \regs~167_combout ;
wire \regs[3][9]~q ;
wire \Mux22~3_combout ;
wire \Mux22~4_combout ;
wire \Selector59~0_combout ;
wire \Selector59~0_OTERM331DUPLICATE_q ;
wire \ShiftRight0~5_RTM0149_combout ;
wire \A[25]_OTERM245 ;
wire \B[25]_OTERM313 ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Add2~37_OTERM469 ;
wire \Selector63~17_OTERM117 ;
wire \Selector38~6_combout ;
wire \Selector62~0_NEW_REG120_OTERM821 ;
wire \Selector62~0_OTERM121 ;
wire \IR[28]~DUPLICATE_q ;
wire \Mux34~0_OTERM113 ;
wire \Mux34~0_combout ;
wire \Mux34~0_NEW_REG112_OTERM819 ;
wire \Mux34~0_OTERM113DUPLICATE_q ;
wire \Selector62~1_NEW_REG114_OTERM825 ;
wire \Selector62~1_OTERM115 ;
wire \Selector34~0_NEW_REG118_OTERM823 ;
wire \Selector34~0_OTERM119 ;
wire \Mux34~3_combout ;
wire \Mux34~2_combout ;
wire \Mux34~1_Duplicate_5 ;
wire \Decoder9~0_OTERM157_OTERM805 ;
wire \Mux36~1_combout ;
wire \Mux36~2_combout ;
wire \Mux36~3_combout ;
wire \Mux36~0_Duplicate_5 ;
wire \Decoder9~0_OTERM157_OTERM807 ;
wire \Mux35~2_combout ;
wire \Mux35~3_combout ;
wire \Mux35~1_combout ;
wire \Mux35~0_Duplicate_5 ;
wire \Decoder9~0_OTERM157_OTERM803 ;
wire \Decoder9~0_combout ;
wire \Selector32~0_combout ;
wire \Selector38~7_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \memin[13]~119_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \MAR[14]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \memin[13]~117_combout ;
wire \memin[13]~118_combout ;
wire \A[13]_OTERM209 ;
wire \B[13]_OTERM277 ;
wire \B[12]_OTERM275 ;
wire \A[12]_OTERM207 ;
wire \A[11]_OTERM261 ;
wire \B[11]_OTERM273 ;
wire \A[10]_OTERM259 ;
wire \B[10]_OTERM271 ;
wire \A[9]_OTERM201 ;
wire \A[7]_OTERM213 ;
wire \A[7]_OTERM213~_Duplicate ;
wire \B[6]_OTERM297 ;
wire \B[6]_OTERM297~_Duplicate ;
wire \A[6]_OTERM197 ;
wire \A[6]_OTERM197~_Duplicate ;
wire \A[4]_OTERM193 ;
wire \A[3]_OTERM189 ;
wire \B[3]_OTERM267 ;
wire \A[2]_OTERM185 ;
wire \B[2]_OTERM269 ;
wire \memin[1]~71_combout ;
wire \Selector63~4_OTERM85 ;
wire \Selector63~4_combout ;
wire \Selector63~4_NEW_REG84_OTERM329 ;
wire \Selector62~5_combout ;
wire \Selector62~5_OTERM335DUPLICATE_q ;
wire \A[0]~DUPLICATE_q ;
wire \B[0]~DUPLICATE_q ;
wire \B[0]_OTERM223 ;
wire \Selector63~20_combout ;
wire \Selector63~19_combout ;
wire \A[0]~_Duplicate_10 ;
wire \A[1]_OTERM225 ;
wire \A[1]~_Duplicate_11 ;
wire \Equal1~8_RTM0611_combout ;
wire \Equal1~8_OTERM609 ;
wire \B[1]~_Duplicate_16 ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \PC[29]~DUPLICATE_q ;
wire \regs~527_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \memin[27]~30_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \memin[27]~29_combout ;
wire \memin[27]~31_combout ;
wire \regs~441_combout ;
wire \regs[11][27]~q ;
wire \regs~442_combout ;
wire \regs[15][27]~q ;
wire \regs~440_combout ;
wire \regs[7][27]~q ;
wire \regs~439_combout ;
wire \regs[3][27]~q ;
wire \Mux4~3_combout ;
wire \regs~436_combout ;
wire \regs[6][27]~q ;
wire \regs~437_combout ;
wire \regs[10][27]~q ;
wire \regs~438_combout ;
wire \regs[14][27]~q ;
wire \regs~435_combout ;
wire \regs[2][27]~q ;
wire \Mux4~2_combout ;
wire \regs~432_combout ;
wire \regs[5][27]~q ;
wire \regs~431_combout ;
wire \regs[1][27]~q ;
wire \regs~434_combout ;
wire \regs[13][27]~q ;
wire \regs~433_combout ;
wire \regs[9][27]~q ;
wire \Mux4~1_combout ;
wire \regs~427_combout ;
wire \regs[0][27]~q ;
wire \regs~430_combout ;
wire \regs[12][27]~q ;
wire \regs~428_combout ;
wire \regs[4][27]~q ;
wire \regs~429_combout ;
wire \regs[8][27]~q ;
wire \Mux4~0_combout ;
wire \Mux4~4_combout ;
wire \PC~35_combout ;
wire \Add0~58 ;
wire \Add0~93_sumout ;
wire \PC~24_combout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \PC~23_combout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \B[26]_OTERM315 ;
wire \Selector37~5_combout ;
wire \Selector37~6_combout ;
wire \memin[26]~34_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \memin[26]~33_combout ;
wire \memin[26]~35_combout ;
wire \regs~528_combout ;
wire \regs~447_combout ;
wire \regs[4][26]~q ;
wire \regs~449_combout ;
wire \regs[6][26]~q ;
wire \regs~448_combout ;
wire \regs[5][26]~q ;
wire \regs~450_combout ;
wire \regs[7][26]~q ;
wire \Mux5~1_combout ;
wire \regs~452_combout ;
wire \regs[9][26]~q ;
wire \regs~453_combout ;
wire \regs[10][26]~q ;
wire \regs~454_combout ;
wire \regs[11][26]~q ;
wire \regs~451_combout ;
wire \regs[8][26]~q ;
wire \Mux5~2_combout ;
wire \regs~458_combout ;
wire \regs[15][26]~q ;
wire \regs~455_combout ;
wire \regs[12][26]~q ;
wire \regs~456_combout ;
wire \regs[13][26]~q ;
wire \regs~457_combout ;
wire \regs[14][26]~q ;
wire \Mux5~3_combout ;
wire \regs~443_combout ;
wire \regs[0][26]~q ;
wire \regs~445_combout ;
wire \regs[2][26]~q ;
wire \regs~444_combout ;
wire \regs[1][26]~q ;
wire \regs~446_combout ;
wire \regs[3][26]~q ;
wire \Mux5~0_combout ;
wire \Mux5~4_combout ;
wire \memin[26]~36_combout ;
wire \A[26]_OTERM247 ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Add2~33_OTERM471 ;
wire \B[14]_OTERM281 ;
wire \Add1~87 ;
wire \Add1~91 ;
wire \Add1~95 ;
wire \Add1~99 ;
wire \Add1~103 ;
wire \Add1~107 ;
wire \Add1~111 ;
wire \Add1~115 ;
wire \Add1~118 ;
wire \Add1~119 ;
wire \Add1~123 ;
wire \Add1~127 ;
wire \Add1~67 ;
wire \Add1~63 ;
wire \Add1~51 ;
wire \Add1~47 ;
wire \Add1~19 ;
wire \Add1~15 ;
wire \Add1~11 ;
wire \Add1~7 ;
wire \Add1~42 ;
wire \Add1~43 ;
wire \Add1~38 ;
wire \Add1~39 ;
wire \Add1~33_sumout ;
wire \Add1~33_OTERM409 ;
wire \B[3]~_Duplicate_18 ;
wire \A[31]~DUPLICATE_q ;
wire \B[31]~DUPLICATE_q ;
wire \IR[21]~DUPLICATE_q ;
wire \A[30]~DUPLICATE_q ;
wire \B[30]_OTERM323 ;
wire \A[28]~DUPLICATE_q ;
wire \B[28]_OTERM319 ;
wire \memin[27]~32_Duplicate_135 ;
wire \A[27]_OTERM249 ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Add2~25_OTERM475 ;
wire \Selector35~5_combout ;
wire \Selector35~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \memin[28]~25_combout ;
wire \memin[28]~26_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \memin[28]~27_combout ;
wire \Add1~34 ;
wire \Add1~35 ;
wire \Add1~30 ;
wire \Add1~31 ;
wire \Add1~25_sumout ;
wire \Add1~25_OTERM413 ;
wire \Selector44~1_OTERM93 ;
wire \Selector35~2_combout ;
wire \ShiftLeft1~0_OTERM127DUPLICATE_q ;
wire \ShiftLeft1~0_NEW_REG126_OTERM815 ;
wire \ShiftLeft1~0_OTERM127 ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~10_OTERM499DUPLICATE_q ;
wire \Selector35~1_combout ;
wire \B[3]~DUPLICATE_q ;
wire \ShiftLeft1~28_combout ;
wire \ShiftLeft1~28_OTERM559 ;
wire \ShiftLeft1~29_combout ;
wire \ShiftLeft1~29_OTERM561DUPLICATE_q ;
wire \ShiftLeft1~38_combout ;
wire \ShiftLeft1~40_OTERM635_OTERM1693 ;
wire \ShiftLeft1~39_combout ;
wire \ShiftLeft1~49_OTERM643_OTERM1683 ;
wire \ShiftLeft1~40_combout ;
wire \ShiftLeft1~31_combout ;
wire \ShiftLeft1~31_OTERM565 ;
wire \ShiftLeft1~26_combout ;
wire \ShiftLeft1~37_OTERM633_OTERM1681 ;
wire \ShiftLeft1~30_combout ;
wire \ShiftLeft1~30_OTERM563 ;
wire \ShiftLeft1~1_combout ;
wire \ShiftLeft1~1_OTERM491 ;
wire \ShiftLeft1~37_combout ;
wire \Selector35~0_combout ;
wire \Selector35~3_combout ;
wire \Selector35~4_combout ;
wire \regs~526_combout ;
wire \regs~426_combout ;
wire \regs[15][28]~q ;
wire \regs~425_combout ;
wire \regs[14][28]~q ;
wire \regs~423_combout ;
wire \regs[12][28]~q ;
wire \regs~424_combout ;
wire \regs[13][28]~q ;
wire \Mux3~3_combout ;
wire \regs~411_combout ;
wire \regs[0][28]~q ;
wire \regs~413_combout ;
wire \regs[2][28]~q ;
wire \regs~414_combout ;
wire \regs[3][28]~q ;
wire \regs~412_combout ;
wire \regs[1][28]~q ;
wire \Mux3~0_combout ;
wire \regs~422_combout ;
wire \regs[11][28]~q ;
wire \regs~420_combout ;
wire \regs[9][28]~q ;
wire \regs~419_combout ;
wire \regs[8][28]~q ;
wire \regs~421_combout ;
wire \regs[10][28]~q ;
wire \Mux3~2_combout ;
wire \regs~416_combout ;
wire \regs[5][28]~q ;
wire \regs~415_combout ;
wire \regs[4][28]~q ;
wire \regs~417_combout ;
wire \regs[6][28]~q ;
wire \regs~418_combout ;
wire \regs[7][28]~q ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \memin[28]~28_combout ;
wire \A[28]_OTERM251 ;
wire \Add2~26 ;
wire \Add2~22 ;
wire \Add2~57_sumout ;
wire \Add2~57_OTERM459 ;
wire \Add1~26 ;
wire \Add1~27 ;
wire \Add1~22 ;
wire \Add1~23 ;
wire \Add1~57_sumout ;
wire \Add1~57_OTERM397 ;
wire \Selector49~0_combout ;
wire \ShiftRight0~6_OTERM809 ;
wire \Selector33~0_combout ;
wire \Selector33~2_combout ;
wire \ShiftLeft1~15_combout ;
wire \ShiftLeft1~15_OTERM535DUPLICATE_q ;
wire \ShiftLeft1~16_combout ;
wire \ShiftLeft1~16_OTERM537DUPLICATE_q ;
wire \ShiftLeft1~10_combout ;
wire \ShiftLeft1~10_OTERM529 ;
wire \ShiftLeft1~11_combout ;
wire \ShiftLeft1~11_OTERM531 ;
wire \ShiftLeft1~56_combout ;
wire \B[0]~_Duplicate_14 ;
wire \B[1]~_Duplicate_12 ;
wire \A[26]~_Duplicate_6DUPLICATE_q ;
wire \ShiftLeft1~44_combout ;
wire \A[30]~_Duplicate_2 ;
wire \A[27]~_Duplicate_9 ;
wire \B[1]~_Duplicate_4 ;
wire \B[0]~_Duplicate_6 ;
wire \ShiftLeft1~57_combout ;
wire \ShiftLeft1~14_combout ;
wire \ShiftLeft1~14_OTERM533 ;
wire \B[1]~_Duplicate_1 ;
wire \A[19]~_Duplicate_7 ;
wire \A[21]~DUPLICATE_q ;
wire \B[0]~_Duplicate_2 ;
wire \A[20]~_Duplicate_1 ;
wire \ShiftLeft1~13_combout ;
wire \ShiftLeft1~58_combout ;
wire \Selector33~1_combout ;
wire \Selector31~6_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector33~5_combout ;
wire \Selector33~6_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \PC[30]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~109_sumout ;
wire \regs~524_combout ;
wire \regs~515_combout ;
wire \regs[8][30]~q ;
wire \regs~516_combout ;
wire \regs[9][30]~q ;
wire \regs~517_combout ;
wire \regs[10][30]~q ;
wire \regs~518_combout ;
wire \regs[11][30]~q ;
wire \Mux1~2_combout ;
wire \regs~507_combout ;
wire \regs[0][30]~q ;
wire \regs~508_combout ;
wire \regs[1][30]~q ;
wire \regs~510_combout ;
wire \regs[3][30]~q ;
wire \regs~509_combout ;
wire \regs[2][30]~q ;
wire \Mux1~0_combout ;
wire \regs~520_combout ;
wire \regs[13][30]~q ;
wire \regs~522_combout ;
wire \regs[15][30]~q ;
wire \regs~519_combout ;
wire \regs[12][30]~q ;
wire \regs~521_combout ;
wire \regs[14][30]~q ;
wire \Mux1~3_combout ;
wire \regs~514_combout ;
wire \regs[7][30]~q ;
wire \regs~511_combout ;
wire \regs[4][30]~q ;
wire \regs~512_combout ;
wire \regs[5][30]~q ;
wire \regs~513_combout ;
wire \regs[6][30]~q ;
wire \Mux1~1_combout ;
wire \Mux1~4_combout ;
wire \PC~32_combout ;
wire \PC~28_combout ;
wire \memin[30]~58_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \memin[30]~57_combout ;
wire \memin[30]~59_combout ;
wire \memin[30]~60_combout ;
wire \A[30]_OTERM255 ;
wire \Add1~58 ;
wire \Add1~59 ;
wire \Add1~53_sumout ;
wire \Add1~53_OTERM399 ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \Selector62~3_combout ;
wire \Selector62~3_OTERM333DUPLICATE_q ;
wire \ShiftLeft1~2_combout ;
wire \ShiftLeft1~2_OTERM509DUPLICATE_q ;
wire \ShiftLeft1~7_combout ;
wire \ShiftLeft1~7_OTERM515 ;
wire \ShiftLeft1~3_combout ;
wire \ShiftLeft1~3_OTERM511DUPLICATE_q ;
wire \ShiftLeft1~8_combout ;
wire \ShiftLeft1~8_OTERM517 ;
wire \ShiftLeft1~53_combout ;
wire \Selector63~4_OTERM85DUPLICATE_q ;
wire \ShiftLeft1~6_combout ;
wire \ShiftLeft1~6_OTERM513 ;
wire \A[27]~_Duplicate_4 ;
wire \B[1]~_Duplicate_8 ;
wire \A[26]~_Duplicate_3 ;
wire \B[0]~_Duplicate_10 ;
wire \ShiftLeft1~41_combout ;
wire \ShiftLeft1~54_Duplicate_62 ;
wire \ShiftLeft1~5_combout ;
wire \ShiftLeft1~55_combout ;
wire \Selector32~3_combout ;
wire \Selector32~4_Duplicate_9 ;
wire \Selector32~5_Duplicate_10 ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \Selector32~5_combout ;
wire \regs~523_combout ;
wire \regs~495_combout ;
wire \regs[1][31]~q ;
wire \regs~496_combout ;
wire \regs[5][31]~feeder_combout ;
wire \regs[5][31]~q ;
wire \regs~497_combout ;
wire \regs[9][31]~q ;
wire \regs~498_combout ;
wire \regs[13][31]~q ;
wire \Mux0~1_combout ;
wire \regs~499_combout ;
wire \regs[2][31]~q ;
wire \regs~502_combout ;
wire \regs[14][31]~q ;
wire \regs~500_combout ;
wire \regs[6][31]~q ;
wire \regs~501_combout ;
wire \regs[10][31]~q ;
wire \Mux0~2_combout ;
wire \regs~503_combout ;
wire \regs[3][31]~q ;
wire \regs~505_combout ;
wire \regs[11][31]~q ;
wire \regs~504_combout ;
wire \regs[7][31]~q ;
wire \regs~506_combout ;
wire \regs[15][31]~q ;
wire \Mux0~3_combout ;
wire \regs~492_combout ;
wire \regs[4][31]~q ;
wire \regs~491_combout ;
wire \regs[0][31]~q ;
wire \regs~493_combout ;
wire \regs[8][31]~q ;
wire \regs~494_combout ;
wire \regs[12][31]~q ;
wire \Mux0~0_combout ;
wire \Mux0~4_combout ;
wire \memin[31]~56_combout ;
wire \PC~31_combout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \PC~27_combout ;
wire \memin[31]~54_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \memin[31]~53_combout ;
wire \memin[31]~55_combout ;
wire \memin[31]~56_Duplicate_142 ;
wire \B[31]_OTERM325 ;
wire \B[31]_OTERM325~_Duplicate ;
wire \A[31]_OTERM257~_Duplicate ;
wire \Add2~58 ;
wire \Add2~53_sumout ;
wire \Add2~53_OTERM461 ;
wire \Selector32~6_combout ;
wire \Selector32~7_combout ;
wire \memin[31]~56_Duplicate_134 ;
wire \A[31]_OTERM257 ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~21_OTERM527DUPLICATE_q ;
wire \B[2]~_Duplicate_19 ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~20_OTERM525 ;
wire \Selector37~7_combout ;
wire \A[26]~_Duplicate_6 ;
wire \Selector37~1_combout ;
wire \Selector62~2_combout ;
wire \Selector62~2_OTERM155DUPLICATE_q ;
wire \ShiftLeft1~16_OTERM537 ;
wire \ShiftLeft1~46_combout ;
wire \Selector37~2_combout ;
wire \ShiftLeft1~45_combout ;
wire \Selector37~0_combout ;
wire \Selector37~3_combout ;
wire \Selector37~4_combout ;
wire \PC~36_combout ;
wire \PC~22_combout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \PC~21_combout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \PC~34_combout ;
wire \PC~20_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Add1~21_sumout ;
wire \Add1~21_OTERM415 ;
wire \ShiftLeft1~21_combout ;
wire \ShiftLeft1~21_OTERM549DUPLICATE_q ;
wire \ShiftLeft1~35_combout ;
wire \ShiftLeft1~35_OTERM567 ;
wire \ShiftLeft1~22_combout ;
wire \ShiftLeft1~22_OTERM551 ;
wire \A[27]~DUPLICATE_q ;
wire \ShiftLeft1~34_Duplicate_63 ;
wire \ShiftLeft1~36_combout ;
wire \ShiftLeft1~18_combout ;
wire \ShiftLeft1~33_OTERM631_OTERM1691 ;
wire \B[3]~_Duplicate_21 ;
wire \ShiftLeft1~23_combout ;
wire \ShiftLeft1~23_OTERM553 ;
wire \ShiftLeft1~24_combout ;
wire \ShiftLeft1~24_OTERM555DUPLICATE_q ;
wire \ShiftLeft1~33_combout ;
wire \Selector34~1_combout ;
wire \Selector50~0_NEW_REG122_OTERM829 ;
wire \Selector50~0_OTERM123 ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~28_OTERM603 ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \Selector34~4_combout ;
wire \Selector34~5_combout ;
wire \regs~525_combout ;
wire \regs~395_combout ;
wire \regs[0][29]~q ;
wire \regs~396_combout ;
wire \regs[4][29]~q ;
wire \regs~398_combout ;
wire \regs[12][29]~q ;
wire \regs~397_combout ;
wire \regs[8][29]~q ;
wire \Mux2~0_combout ;
wire \regs~402_combout ;
wire \regs[13][29]~q ;
wire \regs~399_combout ;
wire \regs[1][29]~q ;
wire \regs~401_combout ;
wire \regs[9][29]~q ;
wire \regs~400_combout ;
wire \regs[5][29]~q ;
wire \Mux2~1_combout ;
wire \regs~410_combout ;
wire \regs[15][29]~q ;
wire \regs~408_combout ;
wire \regs[7][29]~q ;
wire \regs~407_combout ;
wire \regs[3][29]~q ;
wire \regs~409_combout ;
wire \regs[11][29]~q ;
wire \Mux2~3_combout ;
wire \regs~404_combout ;
wire \regs[6][29]~q ;
wire \regs~405_combout ;
wire \regs[10][29]~q ;
wire \regs~403_combout ;
wire \regs[2][29]~q ;
wire \regs~406_combout ;
wire \regs[14][29]~q ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \PC~33_combout ;
wire \PC~19_combout ;
wire \memin[29]~22_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \memin[29]~21_combout ;
wire \memin[29]~23_combout ;
wire \memin[29]~24_combout ;
wire \A[29]_OTERM253 ;
wire \A[29]_OTERM253~_Duplicate ;
wire \Equal1~0_RTM0793_combout ;
wire \Equal1~0_OTERM791 ;
wire \Equal1~9_combout ;
wire \LessThan0~0_RTM0735_combout ;
wire \LessThan0~0_OTERM733 ;
wire \Equal1~5_RTM0715_combout ;
wire \Equal1~5_OTERM713 ;
wire \Equal1~6_RTM0699_combout ;
wire \Equal1~6_OTERM697 ;
wire \LessThan0~3_RTM0707_combout ;
wire \LessThan0~3_OTERM705 ;
wire \LessThan0~1_RTM0731_combout ;
wire \LessThan0~1_OTERM729 ;
wire \LessThan0~2_RTM0723_combout ;
wire \LessThan0~2_OTERM721 ;
wire \Equal1~7_combout ;
wire \LessThan1~1_RTM0777_combout ;
wire \LessThan1~1_OTERM775 ;
wire \LessThan1~0_RTM0785_combout ;
wire \LessThan1~0_OTERM783DUPLICATE_q ;
wire \Equal1~1_RTM0769_combout ;
wire \Equal1~1_OTERM767DUPLICATE_q ;
wire \Equal1~2_combout ;
wire \LessThan1~2_RTM0749_combout ;
wire \LessThan1~2_OTERM747 ;
wire \Equal1~3_RTM0743_combout ;
wire \Equal1~3_OTERM741 ;
wire \Equal1~4_combout ;
wire \Equal1~10_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~19_OTERM787 ;
wire \LessThan0~21_combout ;
wire \LessThan0~21_OTERM771 ;
wire \LessThan0~20_combout ;
wire \LessThan0~20_OTERM779 ;
wire \LessThan0~22_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~16_OTERM717 ;
wire \LessThan0~12_combout ;
wire \LessThan0~12_OTERM701 ;
wire \LessThan0~17_combout ;
wire \LessThan0~17_OTERM737 ;
wire \A[18]~DUPLICATE_q ;
wire \A[19]~_Duplicate_13 ;
wire \B[19]~_Duplicate_17 ;
wire \LessThan0~13_combout ;
wire \LessThan0~13_OTERM725 ;
wire \LessThan0~14_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~18_combout ;
wire \Equal1~0_OTERM791DUPLICATE_q ;
wire \LessThan0~23_combout ;
wire \LessThan0~23_OTERM795 ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~5_OTERM605 ;
wire \LessThan0~6_combout ;
wire \LessThan0~6_OTERM751 ;
wire \LessThan0~7_combout ;
wire \LessThan0~7_OTERM759 ;
wire \B[7]~DUPLICATE_q ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~24_combout ;
wire \Selector63~21_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \memin[0]~1_combout ;
wire \dmem~46_combout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \memin[0]~0_combout ;
wire \memin[0]~2_combout ;
wire \Selector63~14_combout ;
wire \Selector63~7_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~3_OTERM797 ;
wire \LessThan1~6_combout ;
wire \LessThan1~6_OTERM773 ;
wire \LessThan1~5_combout ;
wire \LessThan1~5_OTERM781 ;
wire \LessThan1~4_combout ;
wire \LessThan1~4_OTERM789 ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~19_OTERM719 ;
wire \LessThan1~15_combout ;
wire \LessThan1~15_OTERM703 ;
wire \LessThan1~16_combout ;
wire \LessThan1~16_OTERM727 ;
wire \LessThan1~17_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~20_OTERM739 ;
wire \LessThan1~21_combout ;
wire \LessThan1~0_OTERM783 ;
wire \Equal1~1_OTERM767 ;
wire \LessThan1~22_combout ;
wire \Selector63~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~10_OTERM607 ;
wire \LessThan1~12_combout ;
wire \LessThan1~12_OTERM761 ;
wire \LessThan1~13_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~11_OTERM753 ;
wire \LessThan1~14_combout ;
wire \Selector63~13_combout ;
wire \Selector31~0_combout ;
wire \Selector63~5_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~16_OTERM615 ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~8_Duplicate_63 ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~11_OTERM613 ;
wire \Selector31~3_combout ;
wire \Selector31~2_combout ;
wire \Selector63~6_combout ;
wire \Selector63~0_combout ;
wire \Selector63~1_combout ;
wire \Selector31~1_combout ;
wire \Selector31~1_OTERM111 ;
wire \Selector63~2_combout ;
wire \Selector63~3_combout ;
wire \Selector31~5_combout ;
wire \Selector31~5_OTERM601 ;
wire \Selector21~0_NEW_REG88_OTERM203 ;
wire \Selector21~0_OTERM89 ;
wire \Selector63~9_NEW_REG86_OTERM831 ;
wire \Selector63~9_OTERM87 ;
wire \Selector31~4_combout ;
wire \Selector31~4_OTERM349 ;
wire \Selector63~10_Duplicate_24 ;
wire \Selector63~11_combout ;
wire \Selector63~12_combout ;
wire \Selector63~15_combout ;
wire \regs~0_combout ;
wire \regs~15_combout ;
wire \regs~16_combout ;
wire \regs[5][0]~q ;
wire \regs~13_combout ;
wire \regs~14_combout ;
wire \regs[4][0]~DUPLICATE_q ;
wire \regs~19_combout ;
wire \regs~20_combout ;
wire \regs[7][0]~DUPLICATE_q ;
wire \regs~17_combout ;
wire \regs~18_combout ;
wire \regs[6][0]~q ;
wire \Mux31~1_combout ;
wire \regs~23_combout ;
wire \regs~24_combout ;
wire \regs[9][0]~q ;
wire \regs[10][0]~q ;
wire \regs[8][0]~q ;
wire \regs~27_combout ;
wire \regs~28_combout ;
wire \regs[11][0]~q ;
wire \Mux31~2_combout ;
wire \regs[12][0]~feeder_combout ;
wire \regs[12][0]~q ;
wire \regs[15][0]~q ;
wire \regs[14][0]~q ;
wire \regs[13][0]~q ;
wire \Mux31~3_combout ;
wire \regs[2][0]~q ;
wire \regs[3][0]~q ;
wire \regs~5_combout ;
wire \regs~6_combout ;
wire \regs[1][0]~q ;
wire \regs~2_combout ;
wire \regs~3_combout ;
wire \regs[0][0]~q ;
wire \Mux31~0_combout ;
wire \memin[0]~129_combout ;
wire \memin[0]~3_combout ;
wire \A[0]_OTERM221 ;
wire \ShiftLeft1~19_combout ;
wire \ShiftLeft1~19_OTERM547DUPLICATE_q ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~59_OTERM685_OTERM1689_Duplicate ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~34_OTERM657_OTERM1697 ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~59_OTERM685_OTERM1687 ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~59_OTERM685_OTERM1685 ;
wire \ShiftRight0~34_combout ;
wire \Selector60~0_combout ;
wire \Selector62~3_OTERM333 ;
wire \Selector62~6_combout ;
wire \B[0]_OTERM223~_Duplicate ;
wire \Add2~2 ;
wire \Add2~69_sumout ;
wire \Add2~69_OTERM453 ;
wire \Selector62~10_combout ;
wire \Selector62~11_combout ;
wire \Selector62~2_OTERM155 ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~37_OTERM581 ;
wire \ShiftRight0~38_combout ;
wire \ShiftRight0~38_OTERM583 ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~36_OTERM579 ;
wire \A[3]~DUPLICATE_q ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~39_combout ;
wire \Selector62~4_combout ;
wire \Add1~2 ;
wire \Add1~3 ;
wire \Add1~69_sumout ;
wire \Add1~69_OTERM391 ;
wire \Selector62~8_combout ;
wire \Selector44~3_combout ;
wire \Selector44~3_OTERM97 ;
wire \A[1]~DUPLICATE_q ;
wire \Selector62~7_combout ;
wire \Selector62~9_combout ;
wire \Selector62~12_combout ;
wire \regs~38_combout ;
wire \regs[13][1]~q ;
wire \regs[1][1]~q ;
wire \regs[5][1]~q ;
wire \regs[9][1]~q ;
wire \Mux30~1_combout ;
wire \regs[7][1]~q ;
wire \regs[15][1]~feeder_combout ;
wire \regs[15][1]~q ;
wire \regs[11][1]~q ;
wire \regs[3][1]~q ;
wire \Mux30~3_combout ;
wire \regs[0][1]~q ;
wire \regs[8][1]~q ;
wire \regs[12][1]~DUPLICATE_q ;
wire \regs[4][1]~q ;
wire \Mux30~0_Duplicate_7 ;
wire \regs[10][1]~q ;
wire \regs[2][1]~q ;
wire \regs[14][1]~q ;
wire \regs[6][1]~q ;
wire \Mux30~2_Duplicate_6 ;
wire \Mux30~4_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memin[1]~69_combout ;
wire \memin[1]~70_combout ;
wire \memin[1]~72_combout ;
wire \B[1]_OTERM265 ;
wire \Add1~70 ;
wire \Add1~71 ;
wire \Add1~74 ;
wire \Add1~75 ;
wire \Add1~78 ;
wire \Add1~79 ;
wire \Add1~83 ;
wire \Add1~86 ;
wire \Add1~90 ;
wire \Add1~94 ;
wire \Add1~98 ;
wire \Add1~102 ;
wire \Add1~106 ;
wire \Add1~110 ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \Add1~117_OTERM367 ;
wire \Selector44~2_combout ;
wire \Selector44~2_OTERM107 ;
wire \Selector62~5_OTERM335 ;
wire \ShiftRight0~28_OTERM603DUPLICATE_q ;
wire \Selector50~3_combout ;
wire \Selector50~4_combout ;
wire \Selector50~5_combout ;
wire \ShiftRight0~59_OTERM685_OTERM1689 ;
wire \ShiftRight0~59_combout ;
wire \Selector50~2_combout ;
wire \A[11]_OTERM261~_Duplicate ;
wire \Add2~98 ;
wire \Add2~102 ;
wire \Add2~106 ;
wire \Add2~110 ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \Add2~117_OTERM429 ;
wire \Selector50~6_combout ;
wire \Selector50~6_OTERM359 ;
wire \Selector50~1_combout ;
wire \Selector50~8_combout ;
wire \Selector50~9_combout ;
wire \Selector50~7_combout ;
wire \regs~233_combout ;
wire \regs[11][13]~q ;
wire \regs~232_combout ;
wire \regs[7][13]~q ;
wire \regs~231_combout ;
wire \regs[3][13]~q ;
wire \regs~234_combout ;
wire \regs[15][13]~q ;
wire \Mux18~3_combout ;
wire \regs~224_combout ;
wire \regs[5][13]~q ;
wire \regs~225_combout ;
wire \regs[9][13]~q ;
wire \regs~226_combout ;
wire \regs[13][13]~q ;
wire \regs~223_combout ;
wire \regs[1][13]~q ;
wire \Mux18~1_combout ;
wire \regs~220_combout ;
wire \regs[4][13]~q ;
wire \regs~219_combout ;
wire \regs[0][13]~q ;
wire \regs~221_combout ;
wire \regs[8][13]~q ;
wire \regs~222_combout ;
wire \regs[12][13]~q ;
wire \Mux18~0_combout ;
wire \regs~228_combout ;
wire \regs[6][13]~q ;
wire \regs~229_combout ;
wire \regs[10][13]~q ;
wire \regs~230_combout ;
wire \regs[14][13]~q ;
wire \regs~227_combout ;
wire \regs[2][13]~q ;
wire \Mux18~2_combout ;
wire \Mux18~4_combout ;
wire \memin[13]~120_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \memin[25]~37_combout ;
wire \memin[25]~38_combout ;
wire \memin[25]~39_combout ;
wire \Add1~37_sumout ;
wire \Add1~37_OTERM407 ;
wire \Selector38~3_combout ;
wire \ShiftLeft1~47_combout ;
wire \ShiftLeft1~19_OTERM547 ;
wire \ShiftLeft1~48_combout ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \Selector38~2_combout ;
wire \Selector38~4_combout ;
wire \Selector38~5_combout ;
wire \regs~469_combout ;
wire \regs[10][25]~q ;
wire \regs~467_combout ;
wire \regs[2][25]~q ;
wire \regs~470_combout ;
wire \regs[14][25]~q ;
wire \regs~468_combout ;
wire \regs[6][25]~q ;
wire \Mux6~2_combout ;
wire \regs~463_combout ;
wire \regs[1][25]~q ;
wire \regs~466_combout ;
wire \regs[13][25]~q ;
wire \regs~464_combout ;
wire \regs[5][25]~q ;
wire \regs~465_combout ;
wire \regs[9][25]~q ;
wire \Mux6~1_combout ;
wire \regs~474_combout ;
wire \regs[15][25]~q ;
wire \regs~473_combout ;
wire \regs[11][25]~q ;
wire \regs~472_combout ;
wire \regs[7][25]~q ;
wire \regs~471_combout ;
wire \regs[3][25]~q ;
wire \Mux6~3_combout ;
wire \regs~460_combout ;
wire \regs[4][25]~q ;
wire \regs~459_combout ;
wire \regs[0][25]~q ;
wire \regs~462_combout ;
wire \regs[12][25]~q ;
wire \regs~461_combout ;
wire \regs[8][25]~q ;
wire \Mux6~0_combout ;
wire \Mux6~4_combout ;
wire \memin[25]~40_combout ;
wire \ShiftRight0~2_RTM0145_combout ;
wire \ShiftRight0~3_RTM0137_combout ;
wire \ShiftRight0~4_RTM0141_combout ;
wire \ShiftRight0~0_RTM0153_combout ;
wire \ShiftRight0~1_RTM0133_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~6_OTERM809DUPLICATE_q ;
wire \Selector22~10_combout ;
wire \Selector22~1_OTERM101 ;
wire \Selector22~1_NEW_REG100_OTERM205 ;
wire \Selector22~8_combout ;
wire \Selector22~9_OTERM799_OTERM1667 ;
wire \Selector22~7_combout ;
wire \Selector22~9_OTERM799_OTERM1665 ;
wire \Selector22~2_OTERM103 ;
wire \Selector22~2_combout ;
wire \Selector22~2_NEW_REG102_OTERM303 ;
wire \Selector22~6_combout ;
wire \Selector22~9_OTERM799_OTERM1663 ;
wire \Selector22~9_RTM0801_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector22~3_combout ;
wire \Selector22~4_combout ;
wire \Selector24~1_combout ;
wire \Selector22~0_NEW_REG108_OTERM827 ;
wire \Selector22~0_OTERM109 ;
wire \Add1~101_sumout ;
wire \Add1~101_OTERM375 ;
wire \Selector22~5_combout ;
wire \Selector54~0_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0_bypass[47]~5_combout ;
wire \memin[9]~102_combout ;
wire \dmem~51_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \memin[9]~101_combout ;
wire \memin[9]~103_combout ;
wire \memin[9]~104_Duplicate_137 ;
wire \B[9]_OTERM301 ;
wire \Add2~101_sumout ;
wire \Add2~101_OTERM437 ;
wire \Selector54~1_combout ;
wire \Selector54~2_combout ;
wire \memin[9]~104_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~48_combout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \memin[3]~77_combout ;
wire \memin[3]~78_combout ;
wire \Selector60~3_combout ;
wire \Selector60~3_OTERM337 ;
wire \Selector60~4_combout ;
wire \Add1~77_sumout ;
wire \Add1~77_OTERM387 ;
wire \Add2~70 ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Add2~77_OTERM449 ;
wire \Selector60~1_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~48_OTERM599 ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~53_OTERM673_OTERM1695 ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~49_OTERM665_OTERM1707 ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~47_OTERM597feeder_combout ;
wire \ShiftRight0~47_OTERM597 ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~17_OTERM519 ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~18_OTERM521 ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~29_OTERM573 ;
wire \ShiftRight0~30_combout ;
wire \Selector60~2_combout ;
wire \Selector60~5_combout ;
wire \Selector60~5_OTERM351 ;
wire \Selector60~6_combout ;
wire \Selector60~7_combout ;
wire \regs~40_combout ;
wire \regs[14][3]~q ;
wire \regs[6][3]~q ;
wire \regs[10][3]~q ;
wire \regs[2][3]~q ;
wire \Mux28~2_Duplicate_6 ;
wire \regs[1][3]~q ;
wire \regs[9][3]~q ;
wire \regs[5][3]~q ;
wire \regs[13][3]~q ;
wire \Mux28~1_combout ;
wire \regs[15][3]~q ;
wire \regs[11][3]~q ;
wire \regs[3][3]~q ;
wire \regs[7][3]~q ;
wire \Mux28~3_combout ;
wire \regs[12][3]~q ;
wire \regs[0][3]~q ;
wire \regs[8][3]~q ;
wire \regs[4][3]~q ;
wire \Mux28~0_Duplicate_7 ;
wire \Mux28~4_combout ;
wire \memin[3]~80_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \memin[14]~121_combout ;
wire \memin[14]~122_combout ;
wire \memin[14]~123_combout ;
wire \Selector49~4_combout ;
wire \Selector49~5_combout ;
wire \Selector49~1_combout ;
wire \Add1~121_sumout ;
wire \Add1~121_OTERM365 ;
wire \A[14]_OTERM263~_Duplicate ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \Add2~121_OTERM427 ;
wire \Selector49~2_combout ;
wire \Selector49~6_combout ;
wire \Selector49~7_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~19_OTERM523DUPLICATE_q ;
wire \ShiftRight0~20_OTERM525DUPLICATE_q ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~31_OTERM575 ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~43_OTERM591DUPLICATE_q ;
wire \ShiftRight0~60_combout ;
wire \Selector49~3_combout ;
wire \Selector49~8_combout ;
wire \regs~250_combout ;
wire \regs[15][14]~q ;
wire \regs~247_combout ;
wire \regs[12][14]~q ;
wire \regs~248_combout ;
wire \regs[13][14]~q ;
wire \regs~249_combout ;
wire \regs[14][14]~q ;
wire \Mux17~3_combout ;
wire \regs~236_combout ;
wire \regs[1][14]~q ;
wire \regs~235_combout ;
wire \regs[0][14]~q ;
wire \regs~238_combout ;
wire \regs[3][14]~q ;
wire \regs~237_combout ;
wire \regs[2][14]~q ;
wire \Mux17~0_combout ;
wire \regs~245_combout ;
wire \regs[10][14]~q ;
wire \regs~244_combout ;
wire \regs[9][14]~q ;
wire \regs~246_combout ;
wire \regs[11][14]~q ;
wire \regs~243_combout ;
wire \regs[8][14]~q ;
wire \Mux17~2_combout ;
wire \regs~242_combout ;
wire \regs[7][14]~q ;
wire \regs~240_combout ;
wire \regs[5][14]~q ;
wire \regs~239_combout ;
wire \regs[4][14]~q ;
wire \regs~241_combout ;
wire \regs[6][14]~q ;
wire \Mux17~1_combout ;
wire \Mux17~4_combout ;
wire \memin[14]~124_combout ;
wire \A[14]_OTERM263 ;
wire \Add1~122 ;
wire \Add1~126 ;
wire \Add1~65_sumout ;
wire \Add1~65_OTERM393 ;
wire \Selector44~2_OTERM107DUPLICATE_q ;
wire \Selector47~2_combout ;
wire \Selector47~3_combout ;
wire \Add2~122 ;
wire \Add2~126 ;
wire \Add2~65_sumout ;
wire \Add2~65_OTERM455 ;
wire \Selector46~5_combout ;
wire \Selector47~6_combout ;
wire \Selector47~0_combout ;
wire \ShiftLeft1~29_OTERM561 ;
wire \ShiftLeft1~60_combout ;
wire \Selector47~1_combout ;
wire \Selector47~5_combout ;
wire \Selector47~4_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \memin[16]~65_combout ;
wire \memin[16]~66_combout ;
wire \regs~276_combout ;
wire \regs[9][16]~q ;
wire \regs~277_combout ;
wire \regs[10][16]~q ;
wire \regs~278_combout ;
wire \regs[11][16]~q ;
wire \regs~275_combout ;
wire \regs[8][16]~q ;
wire \Mux15~2_combout ;
wire \regs~280_combout ;
wire \regs[13][16]~q ;
wire \regs~281_combout ;
wire \regs[14][16]~q ;
wire \regs~279_combout ;
wire \regs[12][16]~q ;
wire \regs~282_combout ;
wire \regs[15][16]~q ;
wire \Mux15~3_combout ;
wire \regs~267_combout ;
wire \regs[0][16]~DUPLICATE_q ;
wire \regs~270_combout ;
wire \regs[3][16]~q ;
wire \regs~269_combout ;
wire \regs[2][16]~q ;
wire \regs~268_combout ;
wire \regs[1][16]~q ;
wire \Mux15~0_combout ;
wire \regs~272_combout ;
wire \regs[5][16]~q ;
wire \regs~271_combout ;
wire \regs[4][16]~q ;
wire \regs~274_combout ;
wire \regs[7][16]~q ;
wire \regs~273_combout ;
wire \regs[6][16]~q ;
wire \Mux15~1_combout ;
wire \Mux15~4_combout ;
wire \memin[16]~68_combout ;
wire \A[16]_OTERM227 ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Add1~61_OTERM395 ;
wire \Selector46~4_combout ;
wire \A[17]_OTERM229~_Duplicate ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \Add2~61_OTERM457 ;
wire \Selector46~8_combout ;
wire \ShiftLeft1~59_combout ;
wire \Selector46~2_combout ;
wire \Selector46~1_Duplicate_10 ;
wire \Selector46~7_combout ;
wire \Selector46~6_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \memin[17]~61_combout ;
wire \memin[17]~62_combout ;
wire \PC[17]~DUPLICATE_q ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \PC~29_combout ;
wire \memin[17]~63_combout ;
wire \regs~293_combout ;
wire \regs[10][17]~q ;
wire \regs~291_combout ;
wire \regs[2][17]~q ;
wire \regs~294_combout ;
wire \regs[14][17]~q ;
wire \regs~292_combout ;
wire \regs[6][17]~q ;
wire \Mux14~2_combout ;
wire \regs~285_combout ;
wire \regs[8][17]~q ;
wire \regs~283_combout ;
wire \regs[0][17]~q ;
wire \regs~284_combout ;
wire \regs[4][17]~q ;
wire \regs~286_combout ;
wire \regs[12][17]~DUPLICATE_q ;
wire \Mux14~0_combout ;
wire \regs~288_combout ;
wire \regs[5][17]~q ;
wire \regs~287_combout ;
wire \regs[1][17]~q ;
wire \regs~290_combout ;
wire \regs[13][17]~q ;
wire \regs~289_combout ;
wire \regs[9][17]~q ;
wire \Mux14~1_combout ;
wire \regs~297_combout ;
wire \regs[11][17]~q ;
wire \regs~298_combout ;
wire \regs[15][17]~q ;
wire \regs~295_combout ;
wire \regs[3][17]~q ;
wire \regs~296_combout ;
wire \regs[7][17]~q ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \memin[17]~64_combout ;
wire \A[17]_OTERM229 ;
wire \A[17]_OTERM229~_Duplicate_1 ;
wire \Add1~62 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~41_sumout ;
wire \Add1~41_OTERM405 ;
wire \Add2~41_sumout ;
wire \Add2~41_OTERM467 ;
wire \ShiftLeft1~50_combout ;
wire \ShiftLeft1~50_OTERM645 ;
wire \ShiftLeft1~49_combout ;
wire \Selector39~0_combout ;
wire \Selector39~1_combout ;
wire \Selector39~1_OTERM695 ;
wire \Selector39~2_combout ;
wire \Selector39~3_combout ;
wire \Selector39~4_combout ;
wire \Selector39~5_combout ;
wire \Selector39~6_combout ;
wire \Selector39~7_combout ;
wire \memin[24]~42_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \memin[24]~41_combout ;
wire \memin[24]~43_combout ;
wire \regs~477_combout ;
wire \regs[2][24]~q ;
wire \regs~478_combout ;
wire \regs[3][24]~q ;
wire \regs~476_combout ;
wire \regs[1][24]~q ;
wire \regs~475_combout ;
wire \regs[0][24]~q ;
wire \Mux7~0_combout ;
wire \regs~485_combout ;
wire \regs[10][24]~q ;
wire \regs~483_combout ;
wire \regs[8][24]~q ;
wire \regs~486_combout ;
wire \regs[11][24]~q ;
wire \regs~484_combout ;
wire \regs[9][24]~q ;
wire \Mux7~2_combout ;
wire \regs~482_combout ;
wire \regs[7][24]~q ;
wire \regs~481_combout ;
wire \regs[6][24]~q ;
wire \regs~479_combout ;
wire \regs[4][24]~q ;
wire \regs~480_combout ;
wire \regs[5][24]~q ;
wire \Mux7~1_combout ;
wire \regs~488_combout ;
wire \regs[13][24]~q ;
wire \regs~489_combout ;
wire \regs[14][24]~q ;
wire \regs~487_combout ;
wire \regs[12][24]~q ;
wire \regs~490_combout ;
wire \regs[15][24]~q ;
wire \Mux7~3_combout ;
wire \Mux7~4_combout ;
wire \memin[24]~44_combout ;
wire \WideNor0~2_combout ;
wire \MemWE~0_combout ;
wire \WideNor0~3_combout ;
wire \dmem~45_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \memin[19]~45_combout ;
wire \memin[19]~46_combout ;
wire \memin[19]~47_combout ;
wire \A[19]~DUPLICATE_q ;
wire \Selector44~6_combout ;
wire \Add2~62 ;
wire \Add2~50 ;
wire \Add2~45_sumout ;
wire \Add2~45_OTERM465 ;
wire \Selector44~7_combout ;
wire \Selector44~4_combout ;
wire \Add1~45_sumout ;
wire \Add1~45_OTERM403 ;
wire \Selector44~10_combout ;
wire \ShiftLeft1~6_OTERM513DUPLICATE_q ;
wire \ShiftLeft1~51_combout ;
wire \Selector44~8_combout ;
wire \Selector44~9_combout ;
wire \Selector44~5_combout ;
wire \regs~328_combout ;
wire \regs[7][19]~q ;
wire \regs~330_combout ;
wire \regs[15][19]~q ;
wire \regs~327_combout ;
wire \regs[3][19]~q ;
wire \regs~329_combout ;
wire \regs[11][19]~q ;
wire \Mux12~3_combout ;
wire \regs~318_combout ;
wire \regs[12][19]~q ;
wire \regs~316_combout ;
wire \regs[4][19]~q ;
wire \regs~317_combout ;
wire \regs[8][19]~q ;
wire \regs~315_combout ;
wire \regs[0][19]~q ;
wire \Mux12~0_combout ;
wire \regs~325_combout ;
wire \regs[10][19]~q ;
wire \regs~324_combout ;
wire \regs[6][19]~q ;
wire \regs~326_combout ;
wire \regs[14][19]~q ;
wire \regs~323_combout ;
wire \regs[2][19]~q ;
wire \Mux12~2_combout ;
wire \regs~321_combout ;
wire \regs[9][19]~q ;
wire \regs~319_combout ;
wire \regs[1][19]~q ;
wire \regs~320_combout ;
wire \regs[5][19]~q ;
wire \regs~322_combout ;
wire \regs[13][19]~q ;
wire \Mux12~1_combout ;
wire \Mux12~4_combout ;
wire \memin[19]~48_combout ;
wire \B[19]_OTERM289 ;
wire \Add2~46 ;
wire \Add2~17_sumout ;
wire \Add2~17_OTERM479 ;
wire \Selector43~2_combout ;
wire \Selector43~3_combout ;
wire \Add1~17_sumout ;
wire \Add1~17_OTERM417 ;
wire \B[20]~DUPLICATE_q ;
wire \Selector43~4_combout ;
wire \Selector43~5_combout ;
wire \ShiftRight0~58_OTERM683_OTERM1675feeder_combout ;
wire \ShiftRight0~58_OTERM683_OTERM1675 ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q ;
wire \ShiftRight0~27_combout ;
wire \ShiftLeft1~27_combout ;
wire \ShiftLeft1~32_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \Selector43~6_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \memin[20]~17_combout ;
wire \memin[20]~18_combout ;
wire \regs~340_combout ;
wire \regs[9][20]~q ;
wire \regs~342_combout ;
wire \regs[11][20]~q ;
wire \regs~341_combout ;
wire \regs[10][20]~q ;
wire \regs~339_combout ;
wire \regs[8][20]~q ;
wire \Mux11~2_combout ;
wire \regs~338_combout ;
wire \regs[7][20]~q ;
wire \regs~336_combout ;
wire \regs[5][20]~q ;
wire \regs~337_combout ;
wire \regs[6][20]~q ;
wire \regs~335_combout ;
wire \regs[4][20]~q ;
wire \Mux11~1_combout ;
wire \regs~333_combout ;
wire \regs[2][20]~q ;
wire \regs~331_combout ;
wire \regs[0][20]~q ;
wire \regs~334_combout ;
wire \regs[3][20]~q ;
wire \regs~332_combout ;
wire \regs[1][20]~q ;
wire \Mux11~0_combout ;
wire \regs~345_combout ;
wire \regs[14][20]~q ;
wire \regs~346_combout ;
wire \regs[15][20]~q ;
wire \regs~344_combout ;
wire \regs[13][20]~q ;
wire \regs~343_combout ;
wire \regs[12][20]~q ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \memin[20]~20_combout ;
wire \A[20]_OTERM235 ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \Add2~9_OTERM483 ;
wire \Selector41~4_combout ;
wire \Selector41~5_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \memin[22]~10_combout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \memin[22]~9_combout ;
wire \memin[22]~11_combout ;
wire \regs~371_combout ;
wire \regs[8][22]~q ;
wire \regs~374_combout ;
wire \regs[11][22]~q ;
wire \regs~373_combout ;
wire \regs[10][22]~q ;
wire \regs~372_combout ;
wire \regs[9][22]~q ;
wire \Mux9~2_combout ;
wire \regs~369_combout ;
wire \regs[6][22]~q ;
wire \regs~368_combout ;
wire \regs[5][22]~q ;
wire \regs~367_combout ;
wire \regs[4][22]~q ;
wire \regs~370_combout ;
wire \regs[7][22]~q ;
wire \Mux9~1_combout ;
wire \regs~366_combout ;
wire \regs[3][22]~q ;
wire \regs~365_combout ;
wire \regs[2][22]~q ;
wire \regs~364_combout ;
wire \regs[1][22]~q ;
wire \regs~363_combout ;
wire \regs[0][22]~q ;
wire \Mux9~0_combout ;
wire \regs~375_combout ;
wire \regs[12][22]~q ;
wire \regs~376_combout ;
wire \regs[13][22]~q ;
wire \regs~378_combout ;
wire \regs[15][22]~q ;
wire \regs~377_combout ;
wire \regs[14][22]~q ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \Add1~9_sumout ;
wire \Add1~9_OTERM421 ;
wire \ShiftLeft1~17_combout ;
wire \ShiftLeft1~12_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \ShiftRight0~22_combout ;
wire \Selector41~2_combout ;
wire \Selector41~3_combout ;
wire \memin[22]~12_combout ;
wire \PC~16_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC~15_combout ;
wire \memin[23]~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memin[23]~4_combout ;
wire \memin[23]~7_combout ;
wire \regs~379_combout ;
wire \regs[0][23]~q ;
wire \regs~381_combout ;
wire \regs[8][23]~q ;
wire \regs~380_combout ;
wire \regs[4][23]~q ;
wire \regs~382_combout ;
wire \regs[12][23]~q ;
wire \Mux8~0_combout ;
wire \regs~388_combout ;
wire \regs[6][23]~q ;
wire \regs~389_combout ;
wire \regs[10][23]~q ;
wire \regs~390_combout ;
wire \regs[14][23]~q ;
wire \regs~387_combout ;
wire \regs[2][23]~q ;
wire \Mux8~2_combout ;
wire \regs~392_combout ;
wire \regs[7][23]~q ;
wire \regs~394_combout ;
wire \regs[15][23]~q ;
wire \regs~391_combout ;
wire \regs[3][23]~q ;
wire \regs~393_combout ;
wire \regs[11][23]~q ;
wire \Mux8~3_combout ;
wire \regs~384_combout ;
wire \regs[5][23]~DUPLICATE_q ;
wire \regs~385_combout ;
wire \regs[9][23]~q ;
wire \regs~386_combout ;
wire \regs[13][23]~q ;
wire \regs~383_combout ;
wire \regs[1][23]~q ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \Selector40~5_combout ;
wire \Add2~5_sumout ;
wire \Add2~5_OTERM485 ;
wire \Selector40~6_combout ;
wire \Add1~5_sumout ;
wire \Add1~5_OTERM423 ;
wire \Selector40~2_combout ;
wire \Selector24~0_combout ;
wire \Selector40~1_combout ;
wire \ShiftLeft1~2_OTERM509 ;
wire \ShiftLeft1~3_OTERM511 ;
wire \ShiftLeft1~4_combout ;
wire \ShiftLeft1~9_combout ;
wire \Selector40~0_combout ;
wire \Selector40~3_combout ;
wire \Selector40~4_combout ;
wire \memin[23]~8_combout ;
wire \MAR[21]~feeder_combout ;
wire \WideNor0~0_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \memin[12]~113_combout ;
wire \memin[12]~114_combout ;
wire \memin[12]~115_combout ;
wire \Selector51~1_combout ;
wire \Selector51~3_combout ;
wire \Add1~113_sumout ;
wire \Add1~113_OTERM369 ;
wire \Add2~113_sumout ;
wire \Add2~113_OTERM431 ;
wire \Selector51~0_combout ;
wire \Selector51~4_combout ;
wire \ShiftRight0~10_OTERM499 ;
wire \Selector52~5_RTM0128_combout ;
wire \ShiftRight0~58_OTERM683_OTERM1677 ;
wire \ShiftRight0~58_OTERM683_OTERM1671 ;
wire \ShiftRight0~58_combout ;
wire \Selector51~5_combout ;
wire \Selector51~2_combout ;
wire \regs~215_combout ;
wire \regs[12][12]~q ;
wire \regs~218_combout ;
wire \regs[15][12]~q ;
wire \regs~217_combout ;
wire \regs[14][12]~q ;
wire \regs~216_combout ;
wire \regs[13][12]~q ;
wire \Mux19~3_combout ;
wire \regs~207_combout ;
wire \regs[4][12]~q ;
wire \regs~208_combout ;
wire \regs[5][12]~q ;
wire \regs~209_combout ;
wire \regs[6][12]~q ;
wire \regs~210_combout ;
wire \regs[7][12]~q ;
wire \Mux19~1_combout ;
wire \regs~206_combout ;
wire \regs[3][12]~q ;
wire \regs~205_combout ;
wire \regs[2][12]~q ;
wire \regs~203_combout ;
wire \regs[0][12]~q ;
wire \regs~204_combout ;
wire \regs[1][12]~q ;
wire \Mux19~0_combout ;
wire \regs~212_combout ;
wire \regs[9][12]~q ;
wire \regs~214_combout ;
wire \regs[11][12]~q ;
wire \regs~213_combout ;
wire \regs[10][12]~q ;
wire \regs~211_combout ;
wire \regs[8][12]~q ;
wire \Mux19~2_combout ;
wire \Mux19~4_combout ;
wire \memin[12]~116_combout ;
wire \PC~12_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC~11_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \PC~10_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \PC~9_combout ;
wire \memin[15]~126_combout ;
wire \dmem~56_combout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \memin[15]~125_combout ;
wire \memin[15]~127_combout ;
wire \memin[15]~128_Duplicate_138 ;
wire \A[15]_OTERM211 ;
wire \Add1~125_sumout ;
wire \Add1~125_OTERM363 ;
wire \ShiftRight0~61_combout ;
wire \Selector48~1_combout ;
wire \Selector48~2_combout ;
wire \Selector48~2_OTERM361 ;
wire \Selector59~0_OTERM331 ;
wire \Selector48~4_combout ;
wire \Selector48~0_combout ;
wire \Selector48~6_combout ;
wire \Add2~125_sumout ;
wire \Add2~125_OTERM425 ;
wire \Selector44~3_OTERM97DUPLICATE_q ;
wire \Selector48~5_combout ;
wire \Selector48~3_combout ;
wire \memin[15]~128_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \memin[4]~81_combout ;
wire \memin[4]~82_combout ;
wire \memin[4]~83_combout ;
wire \Selector59~7_combout ;
wire \Selector59~7_OTERM353 ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \Add2~81_OTERM447 ;
wire \Selector59~8_combout ;
wire \Selector59~2_combout ;
wire \Selector59~1_combout ;
wire \Selector59~3_combout ;
wire \Selector59~3_OTERM765 ;
wire \Selector59~4_combout ;
wire \ShiftRight0~50_OTERM667_OTERM1703 ;
wire \ShiftRight0~50_OTERM667_OTERM1705feeder_combout ;
wire \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q ;
wire \ShiftRight0~50_combout ;
wire \Add1~81_sumout ;
wire \Add1~81_OTERM385 ;
wire \Selector59~5_combout ;
wire \Selector59~6_combout ;
wire \Selector59~9_combout ;
wire \regs~86_combout ;
wire \regs[13][4]~q ;
wire \regs~88_combout ;
wire \regs[14][4]~q ;
wire \regs~84_combout ;
wire \regs[12][4]~q ;
wire \regs~90_combout ;
wire \regs[15][4]~q ;
wire \Mux27~3_combout ;
wire \regs~78_combout ;
wire \regs[10][4]~q ;
wire \regs~74_combout ;
wire \regs[9][4]~q ;
wire \regs~72_combout ;
wire \regs[8][4]~q ;
wire \regs~80_combout ;
wire \regs[11][4]~q ;
wire \Mux27~2_combout ;
wire \regs~52_combout ;
wire \regs[2][4]~q ;
wire \regs~42_combout ;
wire \regs[0][4]~q ;
wire \regs~47_combout ;
wire \regs[1][4]~q ;
wire \regs~54_combout ;
wire \regs[3][4]~q ;
wire \Mux27~0_combout ;
wire \regs~60_combout ;
wire \regs[5][4]~q ;
wire \regs~56_combout ;
wire \regs[4][4]~q ;
wire \regs~64_combout ;
wire \regs[6][4]~q ;
wire \regs~68_combout ;
wire \regs[7][4]~q ;
wire \Mux27~1_combout ;
wire \Mux27~4_combout ;
wire \memin[4]~84_combout ;
wire \B[4]_OTERM177 ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \Add1~85_OTERM383 ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Add2~85_OTERM445 ;
wire \Selector58~1_combout ;
wire \Selector58~5_combout ;
wire \Selector58~5_OTERM355 ;
wire \Selector58~6_combout ;
wire \Selector58~0_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector58~2_combout ;
wire \Selector58~3_combout ;
wire \Selector58~3_OTERM763 ;
wire \ShiftLeft1~20_combout ;
wire \Selector58~4_combout ;
wire \Selector58~7_combout ;
wire \regs~92_combout ;
wire \regs[4][5]~q ;
wire \regs~93_combout ;
wire \regs[8][5]~q ;
wire \regs~94_combout ;
wire \regs[12][5]~q ;
wire \regs~91_combout ;
wire \regs[0][5]~q ;
wire \Mux26~0_combout ;
wire \regs~99_combout ;
wire \regs[2][5]~q ;
wire \regs~100_combout ;
wire \regs[6][5]~q ;
wire \regs~101_combout ;
wire \regs[10][5]~q ;
wire \regs~102_combout ;
wire \regs[14][5]~q ;
wire \Mux26~2_combout ;
wire \regs~104_combout ;
wire \regs[7][5]~q ;
wire \regs~103_combout ;
wire \regs[3][5]~q ;
wire \regs~106_combout ;
wire \regs[15][5]~q ;
wire \regs~105_combout ;
wire \regs[11][5]~q ;
wire \Mux26~3_combout ;
wire \regs~95_combout ;
wire \regs[1][5]~q ;
wire \regs~96_combout ;
wire \regs[5][5]~q ;
wire \regs~98_combout ;
wire \regs[13][5]~q ;
wire \regs~97_combout ;
wire \regs[9][5]~q ;
wire \Mux26~1_Duplicate_6 ;
wire \Mux26~4_combout ;
wire \dmem_rtl_0_bypass[39]~3_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem~49_combout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memin[5]~85_combout ;
wire \memin[5]~86_combout ;
wire \memin[5]~88_combout ;
wire \PC~4_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \imem~39_combout ;
wire \imem~40_combout ;
wire \IR[21]_OTERM199 ;
wire \Add1~29_sumout ;
wire \Add1~29_OTERM411 ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \ShiftLeft1~43_combout ;
wire \ShiftLeft1~42_Duplicate_64 ;
wire \Selector36~2_combout ;
wire \Selector36~3_combout ;
wire \Selector36~4_combout ;
wire \memin[27]~32_Duplicate_140 ;
wire \B[27]_OTERM317 ;
wire \Add2~29_sumout ;
wire \Add2~29_OTERM473 ;
wire \Selector36~5_combout ;
wire \Selector36~6_combout ;
wire \memin[27]~32_combout ;
wire \MAR[26]~feeder_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~combout ;
wire \dmem~41_combout ;
wire \dmem~42_combout ;
wire \dmem~43_combout ;
wire \dmem~44_combout ;
wire \dmem~12_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \memin[11]~109_combout ;
wire \memin[11]~110_combout ;
wire \memin[11]~111_combout ;
wire \Selector52~0_combout ;
wire \Selector52~1_combout ;
wire \Add1~109_sumout ;
wire \Add1~109_OTERM371 ;
wire \ShiftRight0~47_OTERM597DUPLICATE_q ;
wire \ShiftRight0~57_combout ;
wire \Selector52~5_combout ;
wire \Add2~109_sumout ;
wire \Add2~109_OTERM433 ;
wire \Selector52~2_combout ;
wire \Selector52~3_combout ;
wire \Selector52~4_combout ;
wire \regs~197_combout ;
wire \regs[10][11]~q ;
wire \regs~195_combout ;
wire \regs[2][11]~q ;
wire \regs~198_combout ;
wire \regs[14][11]~q ;
wire \regs~196_combout ;
wire \regs[6][11]~q ;
wire \Mux20~2_combout ;
wire \regs~199_combout ;
wire \regs[3][11]~q ;
wire \regs~201_combout ;
wire \regs[11][11]~q ;
wire \regs~202_combout ;
wire \regs[15][11]~q ;
wire \regs~200_combout ;
wire \regs[7][11]~q ;
wire \Mux20~3_combout ;
wire \regs~188_combout ;
wire \regs[4][11]~q ;
wire \regs~190_combout ;
wire \regs[12][11]~q ;
wire \regs~189_combout ;
wire \regs[8][11]~q ;
wire \regs~187_combout ;
wire \regs[0][11]~q ;
wire \Mux20~0_combout ;
wire \regs~192_combout ;
wire \regs[5][11]~q ;
wire \regs~191_combout ;
wire \regs[1][11]~q ;
wire \regs~193_combout ;
wire \regs[9][11]~q ;
wire \regs~194_combout ;
wire \regs[13][11]~q ;
wire \Mux20~1_combout ;
wire \Mux20~4_combout ;
wire \memin[11]~112_combout ;
wire \Add0~49_sumout ;
wire \PC~13_combout ;
wire \imem~3_combout ;
wire \imem~137_combout ;
wire \imem~29_combout ;
wire \imem~28_combout ;
wire \imem~27_combout ;
wire \imem~30_combout ;
wire \imem~31_combout ;
wire \memin[7]~94_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0_bypass[43]~4_combout ;
wire \dmem~50_combout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \memin[7]~93_Duplicate_136 ;
wire \memin[7]~95_combout ;
wire \regs~129_combout ;
wire \regs[9][7]~q ;
wire \regs~130_combout ;
wire \regs[13][7]~q ;
wire \regs~127_combout ;
wire \regs[1][7]~q ;
wire \regs~128_combout ;
wire \regs[5][7]~q ;
wire \Mux24~1_combout ;
wire \regs~138_combout ;
wire \regs[15][7]~q ;
wire \regs~135_combout ;
wire \regs[3][7]~q ;
wire \regs~137_combout ;
wire \regs[11][7]~q ;
wire \regs~136_combout ;
wire \regs[7][7]~q ;
wire \Mux24~3_combout ;
wire \regs~126_combout ;
wire \regs[12][7]~q ;
wire \regs~124_combout ;
wire \regs[4][7]~q ;
wire \regs~125_combout ;
wire \regs[8][7]~q ;
wire \regs~123_combout ;
wire \regs[0][7]~q ;
wire \Mux24~0_combout ;
wire \regs~131_combout ;
wire \regs[2][7]~q ;
wire \regs~134_combout ;
wire \regs[14][7]~q ;
wire \regs~132_combout ;
wire \regs[6][7]~q ;
wire \regs~133_combout ;
wire \regs[10][7]~q ;
wire \Mux24~2_combout ;
wire \Mux24~4_combout ;
wire \Selector56~2_combout ;
wire \Add2~86 ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \Add2~93_OTERM441 ;
wire \Selector56~3_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector24~2_combout ;
wire \Selector24~6_combout ;
wire \Add1~93_sumout ;
wire \Add1~93_OTERM379 ;
wire \Selector24~5_combout ;
wire \Selector24~1_OTERM99DUPLICATE_q ;
wire \Selector24~7_combout ;
wire \Selector24~8_combout ;
wire \Selector24~4_combout ;
wire \Selector24~3_combout ;
wire \Selector56~1_combout ;
wire \memin[7]~96_combout ;
wire \B[7]_OTERM295 ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \Add2~97_OTERM439 ;
wire \Selector55~1_combout ;
wire \Selector55~2_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \memin[8]~98_combout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \memin[8]~97_combout ;
wire \memin[8]~99_combout ;
wire \Add1~97_sumout ;
wire \Add1~97_OTERM377 ;
wire \Selector55~7_RTM0347_combout ;
wire \Selector55~7_OTERM345 ;
wire \Selector55~8_combout ;
wire \ShiftRight0~50_OTERM667_OTERM1705 ;
wire \ShiftRight0~58_OTERM683_OTERM1673 ;
wire \ShiftRight0~54_combout ;
wire \Selector23~0_combout ;
wire \Selector55~4_NEW_REG104_OTERM835 ;
wire \Selector55~4_OTERM105 ;
wire \Selector55~5_combout ;
wire \Selector55~5_OTERM343 ;
wire \Selector55~6_combout ;
wire \Selector23~2_combout ;
wire \Selector23~1_combout ;
wire \Selector55~3_combout ;
wire \Selector55~0_combout ;
wire \regs~146_combout ;
wire \regs[7][8]~q ;
wire \regs~145_combout ;
wire \regs[6][8]~q ;
wire \regs~143_combout ;
wire \regs[4][8]~q ;
wire \regs~144_combout ;
wire \regs[5][8]~q ;
wire \Mux23~1_combout ;
wire \regs~142_combout ;
wire \regs[3][8]~q ;
wire \regs~141_combout ;
wire \regs[2][8]~q ;
wire \regs~140_combout ;
wire \regs[1][8]~q ;
wire \regs~139_combout ;
wire \regs[0][8]~q ;
wire \Mux23~0_combout ;
wire \regs~152_combout ;
wire \regs[13][8]~q ;
wire \regs~154_combout ;
wire \regs[15][8]~q ;
wire \regs~153_combout ;
wire \regs[14][8]~q ;
wire \regs~151_combout ;
wire \regs[12][8]~q ;
wire \Mux23~3_combout ;
wire \regs~150_combout ;
wire \regs[11][8]~q ;
wire \regs~148_combout ;
wire \regs[9][8]~q ;
wire \regs~147_combout ;
wire \regs[8][8]~q ;
wire \regs~149_combout ;
wire \regs[10][8]~q ;
wire \Mux23~2_combout ;
wire \Mux23~4_combout ;
wire \memin[8]~100_combout ;
wire \Add0~21_sumout ;
wire \PC~6_combout ;
wire \imem~6_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \imem~79_combout ;
wire \imem~76_combout ;
wire \imem~75_combout ;
wire \imem~80_combout ;
wire \IR[8]~DUPLICATE_q ;
wire \memin[2]~75_combout ;
wire \dmem_rtl_0_bypass[33]~1_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem~47_combout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \memin[2]~73_combout ;
wire \memin[2]~74_combout ;
wire \Selector24~1_OTERM99 ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~56_OTERM679_OTERM1679 ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~44_OTERM663_OTERM1701 ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~44_OTERM663_OTERM1699 ;
wire \ShiftRight0~43_OTERM591 ;
wire \ShiftRight0~44_combout ;
wire \Selector61~0_combout ;
wire \Selector61~3_combout ;
wire \Add2~73_sumout ;
wire \Add2~73_OTERM451 ;
wire \Selector61~4_combout ;
wire \Add1~73_sumout ;
wire \Selector61~6_OTERM689_OTERM1669 ;
wire \Selector61~6_combout ;
wire \Selector61~1_combout ;
wire \Selector61~2_combout ;
wire \Selector61~5_combout ;
wire \regs~39_combout ;
wire \regs[10][2]~q ;
wire \regs[11][2]~q ;
wire \regs[8][2]~q ;
wire \regs[9][2]~q ;
wire \Mux29~2_combout ;
wire \regs[12][2]~q ;
wire \regs[15][2]~q ;
wire \regs[14][2]~q ;
wire \regs[13][2]~q ;
wire \Mux29~3_combout ;
wire \regs[7][2]~q ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regs[4][2]~q ;
wire \regs[5][2]~q ;
wire \Mux29~1_combout ;
wire \regs[3][2]~q ;
wire \regs[1][2]~q ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \regs[0][2]~q ;
wire \Mux29~0_combout ;
wire \Mux29~4_combout ;
wire \memin[2]~76_combout ;
wire \PC~0_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \PC~2_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \PC~3_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \imem~84_combout ;
wire \imem~83_combout ;
wire \imem~133_combout ;
wire \IR[18]_OTERM327 ;
wire \IR[18]~DUPLICATE_q ;
wire \memin[10]~106_combout ;
wire \dmem~52_combout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \memin[10]~105_combout ;
wire \memin[10]~107_combout ;
wire \ShiftRight0~21_OTERM527 ;
wire \Selector21~5_combout ;
wire \Selector21~6_combout ;
wire \Selector21~7_combout ;
wire \B[10]~DUPLICATE_q ;
wire \Selector21~2_combout ;
wire \Add2~105_sumout ;
wire \Add2~105_OTERM435 ;
wire \Add1~105_sumout ;
wire \Add1~105_OTERM373 ;
wire \Selector21~3_combout ;
wire \ShiftRight0~19_OTERM523 ;
wire \ShiftRight0~56_combout ;
wire \Selector21~4_combout ;
wire \Selector53~0_combout ;
wire \Selector53~1_combout ;
wire \Selector53~2_combout ;
wire \regs~184_combout ;
wire \regs[13][10]~q ;
wire \regs~183_combout ;
wire \regs[12][10]~q ;
wire \regs~185_combout ;
wire \regs[14][10]~q ;
wire \regs~186_combout ;
wire \regs[15][10]~q ;
wire \Mux21~3_combout ;
wire \regs~173_combout ;
wire \regs[2][10]~q ;
wire \regs~171_combout ;
wire \regs[0][10]~q ;
wire \regs~174_combout ;
wire \regs[3][10]~q ;
wire \regs~172_combout ;
wire \regs[1][10]~q ;
wire \Mux21~0_combout ;
wire \regs~181_combout ;
wire \regs[10][10]~q ;
wire \regs~182_combout ;
wire \regs[11][10]~q ;
wire \regs~180_combout ;
wire \regs[9][10]~q ;
wire \regs~179_combout ;
wire \regs[8][10]~q ;
wire \Mux21~2_combout ;
wire \regs~178_combout ;
wire \regs[7][10]~q ;
wire \regs~175_combout ;
wire \regs[4][10]~q ;
wire \regs~177_combout ;
wire \regs[6][10]~q ;
wire \regs~176_combout ;
wire \regs[5][10]~q ;
wire \Mux21~1_combout ;
wire \Mux21~4_combout ;
wire \memin[10]~108_combout ;
wire \dmem_rtl_0_bypass[7]~feeder_combout ;
wire \dmem~37_combout ;
wire \dmem~38_combout ;
wire \dmem~39_combout ;
wire \dmem_rtl_0_bypass[23]~feeder_combout ;
wire \dmem~33_combout ;
wire \dmem~35_combout ;
wire \dmem~34_combout ;
wire \dmem~36_combout ;
wire \dmem~40_combout ;
wire \dmem~19feeder_combout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memin[18]~49_combout ;
wire \memin[18]~50_combout ;
wire \memin[18]~51_combout ;
wire \Add2~49_sumout ;
wire \Add2~49_OTERM463 ;
wire \Selector45~2_combout ;
wire \Selector45~3_combout ;
wire \regs~303_combout ;
wire \regs[4][18]~q ;
wire \regs~305_combout ;
wire \regs[6][18]~q ;
wire \regs~304_combout ;
wire \regs[5][18]~q ;
wire \regs~306_combout ;
wire \regs[7][18]~q ;
wire \Mux13~1_combout ;
wire \regs~313_combout ;
wire \regs[14][18]~q ;
wire \regs~314_combout ;
wire \regs[15][18]~q ;
wire \regs~311_combout ;
wire \regs[12][18]~q ;
wire \regs~312_combout ;
wire \regs[13][18]~q ;
wire \Mux13~3_combout ;
wire \regs~300_combout ;
wire \regs[1][18]~q ;
wire \regs~302_combout ;
wire \regs[3][18]~q ;
wire \regs~301_combout ;
wire \regs[2][18]~q ;
wire \regs~299_combout ;
wire \regs[0][18]~q ;
wire \Mux13~0_combout ;
wire \regs~308_combout ;
wire \regs[9][18]~q ;
wire \regs~309_combout ;
wire \regs[10][18]~q ;
wire \regs~307_combout ;
wire \regs[8][18]~q ;
wire \regs~310_combout ;
wire \regs[11][18]~q ;
wire \Mux13~2_combout ;
wire \Mux13~4_combout ;
wire \Add1~49_sumout ;
wire \Add1~49_OTERM401 ;
wire \Selector45~6_combout ;
wire \Selector45~0_combout ;
wire \ShiftLeft1~15_OTERM535 ;
wire \ShiftLeft1~52_combout ;
wire \Selector45~4_combout ;
wire \Selector45~5_combout ;
wire \Selector45~1_combout ;
wire \memin[18]~52_combout ;
wire \Add0~114 ;
wire \Add0~101_sumout ;
wire \PC~26_combout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \PC~25_combout ;
wire \Add0~98 ;
wire \Add0~69_sumout ;
wire \PC~18_combout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \PC~17_combout ;
wire \memin[21]~14_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memin[21]~13_combout ;
wire \memin[21]~15_combout ;
wire \Add2~13_sumout ;
wire \Add2~13_OTERM481 ;
wire \Selector42~4_combout ;
wire \Selector42~5_combout ;
wire \regs~358_combout ;
wire \regs[14][21]~q ;
wire \regs~357_combout ;
wire \regs[10][21]~q ;
wire \regs~356_combout ;
wire \regs[6][21]~q ;
wire \regs~355_combout ;
wire \regs[2][21]~q ;
wire \Mux10~2_combout ;
wire \regs~352_combout ;
wire \regs[5][21]~q ;
wire \regs~351_combout ;
wire \regs[1][21]~q ;
wire \regs~354_combout ;
wire \regs[13][21]~q ;
wire \regs~353_combout ;
wire \regs[9][21]~q ;
wire \Mux10~1_combout ;
wire \regs~361_combout ;
wire \regs[11][21]~q ;
wire \regs~359_combout ;
wire \regs[3][21]~q ;
wire \regs~360_combout ;
wire \regs[7][21]~q ;
wire \regs~362_combout ;
wire \regs[15][21]~q ;
wire \Mux10~3_combout ;
wire \regs~348_combout ;
wire \regs[4][21]~q ;
wire \regs~350_combout ;
wire \regs[12][21]~q ;
wire \regs~347_combout ;
wire \regs[0][21]~q ;
wire \regs~349_combout ;
wire \regs[8][21]~q ;
wire \Mux10~0_combout ;
wire \Mux10~4_combout ;
wire \memin[21]~16_combout ;
wire \A[21]_OTERM237 ;
wire \Add1~13_sumout ;
wire \Add1~13_OTERM419 ;
wire \Selector42~0_combout ;
wire \ShiftLeft1~24_OTERM555 ;
wire \ShiftLeft1~21_OTERM549 ;
wire \ShiftLeft1~25_combout ;
wire \Selector42~1_combout ;
wire \Selector42~2_combout ;
wire \Selector42~3_combout ;
wire \WideNor1~12_combout ;
wire \WideNor1~13_combout ;
wire \WideNor1~8_combout ;
wire \WideNor1~6_combout ;
wire \WideNor1~14_combout ;
wire \WideNor1~7_combout ;
wire \Mux36~0_combout ;
wire \WideOr20~0_combout ;
wire \B[29]_OTERM321 ;
wire \Add2~21_sumout ;
wire \Add2~21_OTERM477 ;
wire \Selector34~6_combout ;
wire \Selector34~7_combout ;
wire \WideNor1~9_combout ;
wire \WideNor1~11_combout ;
wire \WideNor1~1_combout ;
wire \Selector60~7_Duplicate_9 ;
wire \Selector59~9_Duplicate_11 ;
wire \Selector57~5_combout ;
wire \Selector57~5_OTERM357 ;
wire \Add2~89_sumout ;
wire \Add2~89_OTERM443 ;
wire \Selector57~6_combout ;
wire \Selector57~2_combout ;
wire \Selector57~2_OTERM745 ;
wire \Selector57~1_combout ;
wire \Selector57~1_OTERM339 ;
wire \Add1~89_sumout ;
wire \Add1~89_OTERM381 ;
wire \Selector57~3_combout ;
wire \Selector57~4_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector57~0_combout ;
wire \Selector57~7_combout ;
wire \WideNor1~2_combout ;
wire \WideNor1~3_combout ;
wire \WideNor1~0_Duplicate_16 ;
wire \WideNor1~10_combout ;
wire \WideNor1~4_combout ;
wire \WideNor1~5_combout ;
wire \Mux34~1_combout ;
wire \Decoder9~2_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \WideOr4~1_combout ;
wire \WideOr4~0_combout ;
wire \WideOr4~2_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \Mux33~4_combout ;
wire \Mux33~0_combout ;
wire \Mux33~2_Duplicate_6 ;
wire \Mux33~3_combout ;
wire \Mux33~1_combout ;
wire \state[3]~DUPLICATE_q ;
wire \WideOr19~0_combout ;
wire \memin[6]~91_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \memin[6]~89_combout ;
wire \memin[6]~90_combout ;
wire \regs~121_combout ;
wire \regs[14][6]~q ;
wire \regs~120_combout ;
wire \regs[13][6]~q ;
wire \regs~119_combout ;
wire \regs[12][6]~q ;
wire \regs~122_combout ;
wire \regs[15][6]~q ;
wire \Mux25~3_combout ;
wire \regs~107_combout ;
wire \regs[0][6]~q ;
wire \regs~110_combout ;
wire \regs[3][6]~q ;
wire \regs~108_combout ;
wire \regs[1][6]~q ;
wire \regs~109_combout ;
wire \regs[2][6]~q ;
wire \Mux25~0_combout ;
wire \regs~112_combout ;
wire \regs[5][6]~q ;
wire \regs~113_combout ;
wire \regs[6][6]~q ;
wire \regs~114_combout ;
wire \regs[7][6]~q ;
wire \regs~111_combout ;
wire \regs[4][6]~q ;
wire \Mux25~1_combout ;
wire \regs~115_combout ;
wire \regs[8][6]~q ;
wire \regs~117_combout ;
wire \regs[10][6]~q ;
wire \regs~118_combout ;
wire \regs[11][6]~DUPLICATE_q ;
wire \regs~116_combout ;
wire \regs[9][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~4_combout ;
wire \memin[6]~92_combout ;
wire \Add0~14 ;
wire \Add0~25_sumout ;
wire \PC~7_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \PC~8_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~125_combout ;
wire \imem~126_combout ;
wire \IR[26]_OTERM217 ;
wire \Selector63~16_combout ;
wire \Selector63~22_combout ;
wire \Mux35~0_combout ;
wire \LdPC~0_combout ;
wire \LdPC~1_combout ;
wire \Add0~17_sumout ;
wire \PC~5_combout ;
wire \imem~7_combout ;
wire \imem~8_combout ;
wire \imem~9_combout ;
wire \imem~4_combout ;
wire \imem~5_combout ;
wire \imem~10_combout ;
wire \Mux57~2_combout ;
wire \regs[12][3]~DUPLICATE_q ;
wire \Mux57~0_combout ;
wire \Mux57~1_combout ;
wire \Mux57~3_combout ;
wire \Mux57~4_combout ;
wire \Mux59~1_combout ;
wire \regs[12][1]~q ;
wire \Mux59~0_combout ;
wire \Mux59~3_combout ;
wire \regs[10][1]~DUPLICATE_q ;
wire \Mux59~2_combout ;
wire \Mux59~4_combout ;
wire \Mux60~0_combout ;
wire \Mux60~3_combout ;
wire \Mux60~2_combout ;
wire \regs[4][0]~q ;
wire \regs[7][0]~q ;
wire \Mux60~1_combout ;
wire \Mux60~4_combout ;
wire \Mux58~3_combout ;
wire \Mux58~1_combout ;
wire \Mux58~2_combout ;
wire \Mux58~0_combout ;
wire \Mux58~4_combout ;
wire \Hex0Out|OUT~0_combout ;
wire \HEXout[23]~0_combout ;
wire \Hex0Out|OUT~0_OTERM71 ;
wire \Hex0Out|OUT~1_combout ;
wire \Hex0Out|OUT~1_OTERM73 ;
wire \Hex0Out|OUT~2_combout ;
wire \Hex0Out|OUT~2_OTERM75 ;
wire \Hex0Out|OUT~3_combout ;
wire \Hex0Out|OUT~3_OTERM77 ;
wire \Hex0Out|OUT~4_combout ;
wire \Hex0Out|OUT~4_OTERM79 ;
wire \Hex0Out|OUT~5_combout ;
wire \Hex0Out|OUT~5_OTERM81 ;
wire \Hex0Out|OUT~6_combout ;
wire \Hex0Out|OUT~6_OTERM83 ;
wire \Mux56~2_combout ;
wire \Mux56~1_combout ;
wire \Mux56~3_combout ;
wire \regs[2][4]~DUPLICATE_q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \Mux54~0_combout ;
wire \regs[11][6]~q ;
wire \Mux54~2_combout ;
wire \Mux54~3_combout ;
wire \Mux54~1_combout ;
wire \Mux54~4_combout ;
wire \Mux53~3_combout ;
wire \Mux53~1_combout ;
wire \Mux53~2_combout ;
wire \Mux53~0_combout ;
wire \Mux53~4_combout ;
wire \Mux55~0_combout ;
wire \Mux55~2_combout ;
wire \Mux55~3_combout ;
wire \Mux55~1_combout ;
wire \Mux55~4_combout ;
wire \Hex1Out|OUT~0_combout ;
wire \Hex1Out|OUT~0_OTERM57 ;
wire \Hex1Out|OUT~1_combout ;
wire \Hex1Out|OUT~1_OTERM59 ;
wire \Hex1Out|OUT~2_combout ;
wire \Hex1Out|OUT~2_OTERM61 ;
wire \Hex1Out|OUT~3_combout ;
wire \Hex1Out|OUT~3_OTERM63 ;
wire \Hex1Out|OUT~4_combout ;
wire \Hex1Out|OUT~4_OTERM65 ;
wire \Hex1Out|OUT~5_combout ;
wire \Hex1Out|OUT~5_OTERM67 ;
wire \Hex1Out|OUT~6_combout ;
wire \Hex1Out|OUT~6_OTERM69 ;
wire \Mux52~3_combout ;
wire \Mux52~1_combout ;
wire \Mux52~0_combout ;
wire \Mux52~2_combout ;
wire \Mux52~4_combout ;
wire \Mux49~2_combout ;
wire \Mux49~0_combout ;
wire \Mux49~3_combout ;
wire \Mux49~1_combout ;
wire \Mux49~4_combout ;
wire \Mux51~2_combout ;
wire \Mux51~1_combout ;
wire \Mux51~0_combout ;
wire \Mux51~3_combout ;
wire \Mux51~4_combout ;
wire \Mux50~1_combout ;
wire \Mux50~3_combout ;
wire \Mux50~2_combout ;
wire \Mux50~0_combout ;
wire \Mux50~4_combout ;
wire \Hex2Out|OUT~0_combout ;
wire \Hex2Out|OUT~0_OTERM43 ;
wire \Hex2Out|OUT~1_combout ;
wire \Hex2Out|OUT~1_OTERM45 ;
wire \Hex2Out|OUT~2_combout ;
wire \Hex2Out|OUT~2_OTERM47 ;
wire \Hex2Out|OUT~3_combout ;
wire \Hex2Out|OUT~3_OTERM49 ;
wire \Hex2Out|OUT~4_combout ;
wire \Hex2Out|OUT~4_OTERM51 ;
wire \Hex2Out|OUT~5_combout ;
wire \Hex2Out|OUT~5_OTERM53 ;
wire \Hex2Out|OUT~6_combout ;
wire \Hex2Out|OUT~6_OTERM55 ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~2_combout ;
wire \Mux48~3_combout ;
wire \Mux48~4_combout ;
wire \Mux46~1_combout ;
wire \Mux46~3_combout ;
wire \Mux46~2_combout ;
wire \Mux46~0_combout ;
wire \Mux46~4_combout ;
wire \Mux45~0_combout ;
wire \Mux45~3_combout ;
wire \Mux45~1_combout ;
wire \Mux45~2_combout ;
wire \Mux45~4_combout ;
wire \Mux47~2_combout ;
wire \Mux47~3_combout ;
wire \Mux47~1_combout ;
wire \Mux47~0_combout ;
wire \Mux47~4_combout ;
wire \Hex3Out|OUT~0_combout ;
wire \Hex3Out|OUT~0_OTERM29 ;
wire \Hex3Out|OUT~1_combout ;
wire \Hex3Out|OUT~1_OTERM31 ;
wire \Hex3Out|OUT~2_combout ;
wire \Hex3Out|OUT~2_OTERM33 ;
wire \Hex3Out|OUT~3_combout ;
wire \Hex3Out|OUT~3_OTERM35 ;
wire \Hex3Out|OUT~4_combout ;
wire \Hex3Out|OUT~4_OTERM37 ;
wire \Hex3Out|OUT~5_combout ;
wire \Hex3Out|OUT~5_OTERM39 ;
wire \Hex3Out|OUT~6_combout ;
wire \Hex3Out|OUT~6_OTERM41 ;
wire \Mux41~3_combout ;
wire \Mux41~2_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux41~4_combout ;
wire \Mux42~1_combout ;
wire \Mux42~2_combout ;
wire \Mux42~0_combout ;
wire \Mux42~3_combout ;
wire \Mux42~4_combout ;
wire \Mux43~3_combout ;
wire \Mux43~1_combout ;
wire \regs[12][17]~q ;
wire \Mux43~0_combout ;
wire \Mux43~2_combout ;
wire \Mux43~4_combout ;
wire \Mux44~2_combout ;
wire \regs[0][16]~q ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \Mux44~3_combout ;
wire \Mux44~4_combout ;
wire \Hex4Out|OUT~0_combout ;
wire \Hex4Out|OUT~0_OTERM15 ;
wire \Hex4Out|OUT~1_combout ;
wire \Hex4Out|OUT~1_OTERM17 ;
wire \Hex4Out|OUT~2_combout ;
wire \Hex4Out|OUT~2_OTERM19 ;
wire \Hex4Out|OUT~3_combout ;
wire \Hex4Out|OUT~3_OTERM21 ;
wire \Hex4Out|OUT~4_combout ;
wire \Hex4Out|OUT~4_OTERM23 ;
wire \Hex4Out|OUT~5_combout ;
wire \Hex4Out|OUT~5_OTERM25 ;
wire \Hex4Out|OUT~6_combout ;
wire \Hex4Out|OUT~6_OTERM27 ;
wire \Mux37~0_combout ;
wire \Mux37~3_combout ;
wire \Mux37~2_combout ;
wire \regs[5][23]~q ;
wire \Mux37~1_combout ;
wire \Mux37~4_combout ;
wire \Mux38~3_combout ;
wire \Mux38~0_combout ;
wire \Mux38~1_combout ;
wire \Mux38~2_combout ;
wire \Mux38~4_combout ;
wire \Mux40~1_combout ;
wire \Mux40~0_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~4_combout ;
wire \Mux39~0_combout ;
wire \Mux39~2_combout ;
wire \Mux39~3_combout ;
wire \Mux39~1_combout ;
wire \Mux39~4_combout ;
wire \Hex5Out|OUT~0_combout ;
wire \Hex5Out|OUT~0_OTERM1 ;
wire \Hex5Out|OUT~1_combout ;
wire \Hex5Out|OUT~1_OTERM3 ;
wire \Hex5Out|OUT~2_combout ;
wire \Hex5Out|OUT~2_OTERM5 ;
wire \Hex5Out|OUT~3_combout ;
wire \Hex5Out|OUT~3_OTERM7 ;
wire \Hex5Out|OUT~4_combout ;
wire \Hex5Out|OUT~4_OTERM9 ;
wire \Hex5Out|OUT~5_combout ;
wire \Hex5Out|OUT~5_OTERM11 ;
wire \Hex5Out|OUT~6_combout ;
wire \Hex5Out|OUT~6_OTERM13 ;
wire \LEDRout[0]~0_combout ;
wire [4:0] state;
wire [31:0] PC;
wire [31:0] MAR;
wire [9:0] LEDRout;
wire [31:0] IR;
wire [31:0] B;
wire [31:0] A;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Hex0Out|OUT~0_OTERM71 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Hex0Out|OUT~1_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Hex0Out|OUT~2_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Hex0Out|OUT~3_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Hex0Out|OUT~4_OTERM79 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Hex0Out|OUT~5_OTERM81 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Hex0Out|OUT~6_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Hex1Out|OUT~0_OTERM57 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Hex1Out|OUT~1_OTERM59 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Hex1Out|OUT~2_OTERM61 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Hex1Out|OUT~3_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Hex1Out|OUT~4_OTERM65 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Hex1Out|OUT~5_OTERM67 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Hex1Out|OUT~6_OTERM69 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\Hex2Out|OUT~0_OTERM43 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Hex2Out|OUT~1_OTERM45 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Hex2Out|OUT~2_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Hex2Out|OUT~3_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\Hex2Out|OUT~4_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\Hex2Out|OUT~5_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\Hex2Out|OUT~6_OTERM55 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\Hex3Out|OUT~0_OTERM29 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\Hex3Out|OUT~1_OTERM31 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\Hex3Out|OUT~2_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\Hex3Out|OUT~3_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\Hex3Out|OUT~4_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\Hex3Out|OUT~5_OTERM39 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\Hex3Out|OUT~6_OTERM41 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\Hex4Out|OUT~0_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\Hex4Out|OUT~1_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\Hex4Out|OUT~2_OTERM19 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\Hex4Out|OUT~3_OTERM21 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Hex4Out|OUT~4_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\Hex4Out|OUT~5_OTERM25 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\Hex4Out|OUT~6_OTERM27 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\Hex5Out|OUT~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\Hex5Out|OUT~1_OTERM3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\Hex5Out|OUT~2_OTERM5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\Hex5Out|OUT~3_OTERM7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Hex5Out|OUT~4_OTERM9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\Hex5Out|OUT~5_OTERM11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\Hex5Out|OUT~6_OTERM13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDRout[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDRout[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDRout[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDRout[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDRout[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X24_Y17_N8
dffeas \state[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N34
dffeas \state[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \state[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N22
dffeas \state[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[4]~DUPLICATE .is_wysiwyg = "true";
defparam \state[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N57
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ( state[0] & ( (!\state[4]~DUPLICATE_q  & ((!\state[1]~DUPLICATE_q  & (!state[3] $ (!\state[2]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (state[3] & \state[2]~DUPLICATE_q )))) ) ) # ( !state[0] & ( (!\state[1]~DUPLICATE_q  & 
// (state[3] & (!\state[4]~DUPLICATE_q  & \state[2]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (!state[3] & ((!\state[2]~DUPLICATE_q ) # (\state[4]~DUPLICATE_q )))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!state[3]),
	.datac(!\state[4]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h4424442420902090;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N46
dffeas \A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[21]_OTERM237 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A[21] .is_wysiwyg = "true";
defparam \A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N43
dffeas \state[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = ( \state[2]~DUPLICATE_q  & ( (!state[4] & (!\state[1]~DUPLICATE_q  & ((\state[3]~DUPLICATE_q ) # (\state[0]~DUPLICATE_q )))) # (state[4] & (!\state[3]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q  $ (!\state[1]~DUPLICATE_q )))) ) ) # ( 
// !\state[2]~DUPLICATE_q  & ( (!\state[0]~DUPLICATE_q  & (((!\state[3]~DUPLICATE_q  & \state[1]~DUPLICATE_q )))) # (\state[0]~DUPLICATE_q  & (!state[4] & (!\state[3]~DUPLICATE_q  $ (!\state[1]~DUPLICATE_q )))) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr24~0 .extended_lut = "off";
defparam \WideOr24~0 .lut_mask = 64'h02E002E03A403A40;
defparam \WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N35
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[18]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N49
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Decoder4~0 (
// Equation(s):
// \Decoder4~0_combout  = ( state[4] & ( (\state[3]~DUPLICATE_q  & (state[0] & (!\state[1]~DUPLICATE_q  & !\state[2]~DUPLICATE_q ))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!state[0]),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder4~0 .extended_lut = "off";
defparam \Decoder4~0 .lut_mask = 64'h0000000010001000;
defparam \Decoder4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \LdMAR~0 (
// Equation(s):
// \LdMAR~0_combout  = ( \state[2]~DUPLICATE_q  & ( (state[4] & (!\state[0]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ))) ) ) # ( !\state[2]~DUPLICATE_q  & ( (state[4] & (!\state[0]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & 
// \state[3]~DUPLICATE_q ))) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdMAR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdMAR~0 .extended_lut = "off";
defparam \LdMAR~0 .lut_mask = 64'h0040004040004000;
defparam \LdMAR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~92_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N4
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~6_combout  = ( !\memin[10]~108_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N32
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Decoder9~1 (
// Equation(s):
// \Decoder9~1_combout  = ( !state[0] & ( (!\state[1]~DUPLICATE_q  & (!state[3] & (!\state[2]~DUPLICATE_q  & !\state[4]~DUPLICATE_q ))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder9~1 .extended_lut = "off";
defparam \Decoder9~1 .lut_mask = 64'h8000800000000000;
defparam \Decoder9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \LdPC~0_combout  & ( \Decoder9~1_combout  ) ) # ( !\LdPC~0_combout  & ( \Decoder9~1_combout  ) ) # ( \LdPC~0_combout  & ( !\Decoder9~1_combout  & ( !state[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[2]),
	.datad(gnd),
	.datae(!\LdPC~0_combout ),
	.dataf(!\Decoder9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N58
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N41
dffeas \A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[8]_OTERM181 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \A[8]_NEW180 (
// Equation(s):
// \A[8]_OTERM181  = ( \memin[8]~100_combout  & ( (\WideOr23~0_combout ) # (A[8]) ) ) # ( !\memin[8]~100_combout  & ( (A[8] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[8]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[8]_OTERM181 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[8]_NEW180 .extended_lut = "off";
defparam \A[8]_NEW180 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[8]_NEW180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N59
dffeas \B[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[8]_OTERM299 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B[8] .is_wysiwyg = "true";
defparam \B[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N45
cyclonev_lcell_comb \B[8]_NEW298 (
// Equation(s):
// \B[8]_OTERM299  = ( \memin[8]~100_combout  & ( (\WideOr20~0_combout ) # (B[8]) ) ) # ( !\memin[8]~100_combout  & ( (B[8] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[8]),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[8]_OTERM299 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[8]_NEW298 .extended_lut = "off";
defparam \B[8]_NEW298 .lut_mask = 64'h303030303F3F3F3F;
defparam \B[8]_NEW298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \B[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[7]_OTERM295 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B[7] .is_wysiwyg = "true";
defparam \B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N10
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~7_combout  = ( !\memin[11]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N39
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( !\memin[11]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N53
dffeas \B[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[27]_OTERM317 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B[27] .is_wysiwyg = "true";
defparam \B[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = ( state[4] & ( (!\state[3]~DUPLICATE_q  & ((!state[0] & (!\state[2]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) # (state[0] & ((\state[1]~DUPLICATE_q ))))) ) ) # ( !state[4] & ( (!state[0] & (\state[1]~DUPLICATE_q  & 
// (!\state[3]~DUPLICATE_q  $ (!\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr21~0 .extended_lut = "off";
defparam \WideOr21~0 .lut_mask = 64'h00600060800A800A;
defparam \WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( PC[6] & ( \PC[7]~DUPLICATE_q  & ( (!PC[4] & (\PC[2]~DUPLICATE_q  & (!PC[3] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( \PC[7]~DUPLICATE_q  & ( (PC[3] & (!\PC[2]~DUPLICATE_q  $ (((!PC[4] & \PC[5]~DUPLICATE_q ))))) ) ) ) # ( PC[6] 
// & ( !\PC[7]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[4] $ (PC[3])))) ) ) ) # ( !PC[6] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & (\PC[2]~DUPLICATE_q  & ((!PC[3]) # (\PC[5]~DUPLICATE_q )))) # (PC[4] & (PC[3] & (!\PC[5]~DUPLICATE_q  & 
// !\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h108A000931020028;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( PC[6] & ( \PC[7]~DUPLICATE_q  & ( (((\PC[2]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )) # (PC[3])) # (PC[4]) ) ) ) # ( !PC[6] & ( \PC[7]~DUPLICATE_q  & ( (!PC[4] & (PC[3] & (!\PC[5]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( PC[6] & 
// ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & (!\PC[5]~DUPLICATE_q  & (!PC[3] $ (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & (!PC[3])) # (PC[4] & (((\PC[5]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h888D802020007FFF;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~6_combout  & ( \imem~57_combout  & ( (!\imem~58_combout  & !PC[9]) ) ) ) # ( \imem~6_combout  & ( !\imem~57_combout  & ( (!\imem~58_combout ) # (PC[9]) ) ) )

	.dataa(gnd),
	.datab(!\imem~58_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0000CFCF0000C0C0;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N2
dffeas \IR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  & !PC[4])) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h00000000A000A000;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!PC[3] $ (!\PC[5]~DUPLICATE_q ))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & !\PC[5]~DUPLICATE_q )) # (PC[3] & (PC[4])) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'hC303C30330C030C0;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( !PC[4] $ (!PC[3]) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0000000000006666;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \imem~23_combout  & ( \imem~22_combout  & ( (PC[9] & (PC[6] & ((!\imem~24_combout ) # (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\imem~23_combout  & ( \imem~22_combout  & ( (PC[9] & ((!\PC[7]~DUPLICATE_q  & ((!\imem~24_combout ) # 
// (!PC[6]))) # (\PC[7]~DUPLICATE_q  & ((PC[6]))))) ) ) ) # ( \imem~23_combout  & ( !\imem~22_combout  & ( (PC[9] & (((!\imem~24_combout  & PC[6])) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\imem~23_combout  & ( !\imem~22_combout  & ( (PC[9] & 
// (((!\imem~24_combout ) # (!PC[6])) # (\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~24_combout ),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!\imem~23_combout ),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h0F0D050D0A0D000D;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N56
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N18
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[7] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (((!PC[6]) # (\PC[5]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & ((!\PC[5]~DUPLICATE_q ))) # (PC[3] & (PC[6])))) ) ) ) # ( !PC[7] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & 
// (!PC[3] & ((!PC[6]) # (\PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (PC[6] & ((!PC[3]) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!PC[6] & (!\PC[2]~DUPLICATE_q  $ ((\PC[5]~DUPLICATE_q )))) # (PC[6] & (\PC[2]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & PC[3]))) ) ) ) # ( !PC[7] & ( !PC[4] & ( (!PC[3] & (!PC[6] $ (((!\PC[2]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) # (PC[3] & ((!\PC[2]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h65C382929D01709D;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N33
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~21_combout  & ( (\imem~6_combout  & !\imem~25_combout ) ) ) # ( !\imem~21_combout  & ( (PC[9] & (\imem~6_combout  & !\imem~25_combout )) ) )

	.dataa(!PC[9]),
	.datab(!\imem~6_combout ),
	.datac(!\imem~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h1010101030303030;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N34
dffeas \IR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N27
cyclonev_lcell_comb \DrPC~0 (
// Equation(s):
// \DrPC~0_combout  = ( !state[4] & ( (\state[3]~DUPLICATE_q  & ((!state[0] & (!\state[1]~DUPLICATE_q  & !\state[2]~DUPLICATE_q )) # (state[0] & (\state[1]~DUPLICATE_q  & \state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!state[0]),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrPC~0 .extended_lut = "off";
defparam \DrPC~0 .lut_mask = 64'h4001400100000000;
defparam \DrPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = ( state[4] & ( (!state[3] & ((!state[0] & (!\state[1]~DUPLICATE_q  & !\state[2]~DUPLICATE_q )) # (state[0] & (\state[1]~DUPLICATE_q )))) ) ) # ( !state[4] & ( (state[3] & (!state[0] & (\state[1]~DUPLICATE_q  & !\state[2]~DUPLICATE_q 
// ))) ) )

	.dataa(!state[3]),
	.datab(!state[0]),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr22~0 .extended_lut = "off";
defparam \WideOr22~0 .lut_mask = 64'h0400040082028202;
defparam \WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \memin[5]~87 (
// Equation(s):
// \memin[5]~87_combout  = ( \DrPC~0_combout  & ( \WideOr22~0_combout  & ( ((\WideOr21~0_combout  & !IR[11])) # (\PC[5]~DUPLICATE_q ) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr22~0_combout  & ( (\WideOr21~0_combout  & !IR[11]) ) ) ) # ( \DrPC~0_combout  & ( 
// !\WideOr22~0_combout  & ( ((\WideOr21~0_combout  & IR[13])) # (\PC[5]~DUPLICATE_q ) ) ) ) # ( !\DrPC~0_combout  & ( !\WideOr22~0_combout  & ( (\WideOr21~0_combout  & IR[13]) ) ) )

	.dataa(!\WideOr21~0_combout ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!IR[11]),
	.datad(!IR[13]),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~87 .extended_lut = "off";
defparam \memin[5]~87 .lut_mask = 64'h0055337750507373;
defparam \memin[5]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & (!PC[2] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & (!PC[2] $ 
// (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h0090000000000060;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!PC[9] & (!PC[2] $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[2] $ (((!\PC[4]~DUPLICATE_q ) # 
// (!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & (!PC[9] & (!PC[2] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (\PC[4]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h2000060056001200;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & PC[9]))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  $ (((!PC[2] & 
// \PC[4]~DUPLICATE_q ))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[9] & (!PC[2] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[2] & (PC[9] & ((!\PC[4]~DUPLICATE_q ) # 
// (!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h0054008400D20008;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[2] & ((!\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))) # (PC[2] & (!\PC[4]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( 
// \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[2] & (!\PC[4]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (PC[2] & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[2] $ (((!\PC[4]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q 
// ))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[2] & (!\PC[4]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h04006A0058009E00;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( PC[8] & ( \imem~100_combout  & ( (!PC[6] & ((\imem~99_combout ))) # (PC[6] & (\imem~101_combout )) ) ) ) # ( !PC[8] & ( \imem~100_combout  & ( (!PC[6]) # (\imem~102_combout ) ) ) ) # ( PC[8] & ( !\imem~100_combout  & ( (!PC[6] & 
// ((\imem~99_combout ))) # (PC[6] & (\imem~101_combout )) ) ) ) # ( !PC[8] & ( !\imem~100_combout  & ( (\imem~102_combout  & PC[6]) ) ) )

	.dataa(!\imem~101_combout ),
	.datab(!\imem~102_combout ),
	.datac(!\imem~99_combout ),
	.datad(!PC[6]),
	.datae(!PC[8]),
	.dataf(!\imem~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h00330F55FF330F55;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N27
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \imem~103_combout  & ( !\imem~3_combout  ) ) # ( !\imem~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N52
dffeas \IR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[31]_OTERM811 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[31] .is_wysiwyg = "true";
defparam \IR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N51
cyclonev_lcell_comb \IR[31]_NEW810 (
// Equation(s):
// \IR[31]_OTERM811  = ( \Decoder9~1_combout  & ( \imem~104_combout  ) ) # ( !\Decoder9~1_combout  & ( IR[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~104_combout ),
	.datad(!IR[31]),
	.datae(gnd),
	.dataf(!\Decoder9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[31]_OTERM811 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[31]_NEW810 .extended_lut = "off";
defparam \IR[31]_NEW810 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \IR[31]_NEW810 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N53
dffeas \IR[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[31]_OTERM811 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[31]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \IR[25]~feeder (
// Equation(s):
// \IR[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[25]~feeder .extended_lut = "off";
defparam \IR[25]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \IR[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N2
dffeas \IR[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[25]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( PC[4] & ( \PC[2]~DUPLICATE_q  & ( (PC[9] & (PC[3] & \PC[5]~DUPLICATE_q )) ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & (!PC[3] & (!\PC[5]~DUPLICATE_q  $ (PC[6])))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & 
// (!\PC[5]~DUPLICATE_q  & (!PC[3] $ (PC[6])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h4010400400000101;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (PC[3] & (!\PC[5]~DUPLICATE_q  & PC[6]))) ) ) ) # ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (PC[3] & (!\PC[5]~DUPLICATE_q  & PC[6]))) ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( 
// (!PC[9] & (!PC[3] & (\PC[5]~DUPLICATE_q  & !PC[6]))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & (PC[6] & (!PC[3] $ (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h0028080000200020;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( PC[4] & ( PC[9] & ( (\PC[5]~DUPLICATE_q  & (!PC[6] & (!PC[3] $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( PC[9] & ( (!PC[6] & ((!PC[3] & (!\PC[5]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )) # (PC[3] & (\PC[5]~DUPLICATE_q  & 
// \PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[4]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'h0000000081001200;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N57
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & (\PC[2]~DUPLICATE_q  & (!PC[3] & PC[4]))) ) )

	.dataa(!PC[9]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h0020002000000000;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \imem~116_combout  & ( \PC[7]~DUPLICATE_q  & ( (!PC[8]) # (\imem~115_combout ) ) ) ) # ( !\imem~116_combout  & ( \PC[7]~DUPLICATE_q  & ( (PC[8] & \imem~115_combout ) ) ) ) # ( \imem~116_combout  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8] 
// & ((\imem~114_combout ))) # (PC[8] & (\imem~113_combout )) ) ) ) # ( !\imem~116_combout  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8] & ((\imem~114_combout ))) # (PC[8] & (\imem~113_combout )) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~113_combout ),
	.datac(!\imem~114_combout ),
	.datad(!\imem~115_combout ),
	.datae(!\imem~116_combout ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( \imem~117_combout  & ( !\imem~3_combout  ) ) # ( !\imem~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N57
cyclonev_lcell_comb \IR[28]_NEW816 (
// Equation(s):
// \IR[28]_OTERM817  = ( \Decoder9~1_combout  & ( \imem~118_combout  ) ) # ( !\Decoder9~1_combout  & ( IR[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~118_combout ),
	.datad(!IR[28]),
	.datae(gnd),
	.dataf(!\Decoder9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[28]_OTERM817 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[28]_NEW816 .extended_lut = "off";
defparam \IR[28]_NEW816 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \IR[28]_NEW816 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N58
dffeas \IR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[28]_OTERM817 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28] .is_wysiwyg = "true";
defparam \IR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[6] & (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) # (\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!PC[6] $ (!PC[4])))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & 
// ((!\PC[3]~DUPLICATE_q  & (PC[6] & !PC[4])) # (\PC[3]~DUPLICATE_q  & (!PC[6])))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h1210121024C024C0;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[6] & ( !\PC[7]~DUPLICATE_q  $ (((!PC[4] & (!\PC[3]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )) # (PC[4] & ((\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q  $ (((!PC[4]) # (!\PC[3]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[4] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[4] $ 
// (!\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (PC[4] & ((!\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (((!PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (PC[4])) # 
// (\PC[7]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'hCC27121956806A99;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \imem~6_combout  & ( \PC[7]~DUPLICATE_q  & ( (!\imem~33_combout ) # (PC[9]) ) ) ) # ( !\imem~6_combout  & ( \PC[7]~DUPLICATE_q  ) ) # ( \imem~6_combout  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\imem~33_combout ))) # (PC[9] & 
// (!\imem~32_combout )) ) ) ) # ( !\imem~6_combout  & ( !\PC[7]~DUPLICATE_q  ) )

	.dataa(!\imem~32_combout ),
	.datab(!PC[9]),
	.datac(!\imem~33_combout ),
	.datad(gnd),
	.datae(!\imem~6_combout ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hFFFFE2E2FFFFF3F3;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N14
dffeas \IR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~34_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[23] .is_wysiwyg = "true";
defparam \IR[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!PC[6]) # (PC[4]))))) # (\PC[5]~DUPLICATE_q  & (!PC[4] $ (((\PC[3]~DUPLICATE_q ) # (PC[6]))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( 
// \PC[7]~DUPLICATE_q  & ( (!PC[4] & ((!PC[6] & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (PC[6] & ((\PC[3]~DUPLICATE_q ))))) # (PC[4] & (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[6])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  
// & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!PC[4] $ (PC[6])))) # (\PC[5]~DUPLICATE_q  & (!PC[4] & ((\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  $ (((!PC[4] & (!PC[6] $ 
// (\PC[3]~DUPLICATE_q ))) # (PC[4] & ((\PC[3]~DUPLICATE_q ) # (PC[6]))))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[6]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h69958244920C49B3;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[6] & ( (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[6] & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # 
// (\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) # 
// (\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h01654AC06010B000;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \imem~110_combout  & ( (!\imem~6_combout ) # ((!\imem~111_combout  & !PC[9])) ) ) # ( !\imem~110_combout  & ( (!\imem~111_combout ) # ((!\imem~6_combout ) # (PC[9])) ) )

	.dataa(!\imem~111_combout ),
	.datab(!\imem~6_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'hEFEFEFEFECECECEC;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \IR[27]_NEW218 (
// Equation(s):
// \IR[27]_OTERM219  = ( \imem~112_combout  & ( (IR[27]) # (\Decoder9~1_combout ) ) ) # ( !\imem~112_combout  & ( (!\Decoder9~1_combout  & IR[27]) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\imem~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[27]_OTERM219 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[27]_NEW218 .extended_lut = "off";
defparam \IR[27]_NEW218 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \IR[27]_NEW218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \IR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[27]_OTERM219 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[27] .is_wysiwyg = "true";
defparam \IR[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & ((!PC[3] & (!\PC[2]~DUPLICATE_q )) # (PC[3] & ((\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & ((!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[3])) # 
// (\PC[2]~DUPLICATE_q  & ((PC[3]))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[9])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[3]))) # 
// (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h29002200008500A3;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & (!\PC[5]~DUPLICATE_q  $ (((!PC[3]) # (\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((PC[3]) # (\PC[2]~DUPLICATE_q ))) # 
// (\PC[5]~DUPLICATE_q  & ((!PC[3]))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[3])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & 
// (((!\PC[2]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (PC[3]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h2F002600007C0039;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( \PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & ((!PC[3]))) # (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[8] & ( (PC[3] & (!PC[9] & (!\PC[2]~DUPLICATE_q  $ 
// (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h0900D10000000000;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & (!\PC[2]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q  $ (!PC[3])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!PC[3]))) # 
// (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!PC[3]))) # (\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[3]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[8] & ( 
// (!\PC[5]~DUPLICATE_q  & (!PC[9] & (!\PC[2]~DUPLICATE_q  $ (PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'h8400E50000B90096;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( PC[6] & ( \PC[7]~DUPLICATE_q  & ( \imem~107_combout  ) ) ) # ( !PC[6] & ( \PC[7]~DUPLICATE_q  & ( \imem~127_combout  ) ) ) # ( PC[6] & ( !\PC[7]~DUPLICATE_q  & ( \imem~106_combout  ) ) ) # ( !PC[6] & ( !\PC[7]~DUPLICATE_q  & ( 
// \imem~105_combout  ) ) )

	.dataa(!\imem~105_combout ),
	.datab(!\imem~106_combout ),
	.datac(!\imem~107_combout ),
	.datad(!\imem~127_combout ),
	.datae(!PC[6]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h5555333300FF0F0F;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N39
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \imem~108_combout  & ( \imem~3_combout  ) )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h0000000055555555;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N58
dffeas \IR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[29]_OTERM813 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[29] .is_wysiwyg = "true";
defparam \IR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N27
cyclonev_lcell_comb \IR[29]_NEW812 (
// Equation(s):
// \IR[29]_OTERM813  = ( IR[29] & ( (!\Decoder9~1_combout ) # (\imem~109_combout ) ) ) # ( !IR[29] & ( (\Decoder9~1_combout  & \imem~109_combout ) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(!\imem~109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[29]_OTERM813 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[29]_NEW812 .extended_lut = "off";
defparam \IR[29]_NEW812 .lut_mask = 64'h05050505AFAFAFAF;
defparam \IR[29]_NEW812 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N59
dffeas \IR[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[29]_OTERM813 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[29]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \IR[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[26]_OTERM217 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[26]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( !\IR[29]~DUPLICATE_q  & ( \IR[26]~DUPLICATE_q  & ( (\IR[25]~DUPLICATE_q  & (IR[28] & (!IR[23] & IR[27]))) ) ) )

	.dataa(!\IR[25]~DUPLICATE_q ),
	.datab(!IR[28]),
	.datac(!IR[23]),
	.datad(!IR[27]),
	.datae(!\IR[29]~DUPLICATE_q ),
	.dataf(!\IR[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0000000000100000;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[3])))) # (\PC[5]~DUPLICATE_q  & (((!PC[3] & !\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h0000304800000000;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (PC[3] & ((!\PC[4]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (((PC[3]) # 
// (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[6] & ( (!\PC[5]~DUPLICATE_q  & (!PC[3] & (!\PC[2]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (PC[3] & ((!\PC[2]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( 
// \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & (!\PC[5]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!PC[3] $ (((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( 
// (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[3] $ (\PC[4]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h6882942583424A95;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((PC[4]) # (\PC[3]~DUPLICATE_q ))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & PC[4])) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h0050005050F050F0;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N57
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( \PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (PC[4] & PC[3])) # (\PC[5]~DUPLICATE_q  & ((!PC[3]))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[4] & (!\PC[5]~DUPLICATE_q  & !PC[3])) ) )

	.dataa(!PC[4]),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h500050000F500F50;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( PC[6] & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & \imem~122_combout )) ) ) # ( !PC[6] & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & \imem~121_combout )) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~121_combout ),
	.datad(!\imem~122_combout ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h0404040400440044;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( \imem~123_combout  & ( !\imem~6_combout  ) ) # ( !\imem~123_combout  & ( (!\imem~6_combout ) # ((!PC[9] & ((!\imem~119_combout ))) # (PC[9] & (!\imem~120_combout ))) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~120_combout ),
	.datac(!PC[9]),
	.datad(!\imem~119_combout ),
	.datae(gnd),
	.dataf(!\imem~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'hFEAEFEAEAAAAAAAA;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N20
dffeas \IR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~124_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[30] .is_wysiwyg = "true";
defparam \IR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( IR[30] & ( (\IR[31]~DUPLICATE_q  & \Selector46~0_combout ) ) )

	.dataa(!\IR[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h0000000000550055;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N35
dffeas \Selector44~0_NEW_REG90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_NEW_REG90_OTERM833 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~0_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~0_NEW_REG90 .is_wysiwyg = "true";
defparam \Selector44~0_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[4] & !\PC[5]~DUPLICATE_q ))) ) ) # ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (((PC[4] & \PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!PC[4] & (!\PC[3]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h102C102C20002000;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( !\PC[7]~DUPLICATE_q  & ( (PC[9] & \imem~36_combout ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~36_combout ),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h0055005500000000;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] & ((PC[3]) # (PC[6])))) # (\PC[7]~DUPLICATE_q  & (((PC[4])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & (!PC[6] & 
// PC[3])) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[6] & (PC[4] & (!\PC[7]~DUPLICATE_q  $ (!PC[3])))) # (PC[6] & (!\PC[7]~DUPLICATE_q  & ((PC[3]) # (PC[4])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( 
// (!\PC[7]~DUPLICATE_q  & (!PC[6] & (!PC[4] & PC[3]))) # (\PC[7]~DUPLICATE_q  & (!PC[4] $ (((PC[6] & !PC[3]))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h41D0062A004425A5;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \imem~35_combout  & ( (\imem~6_combout  & ((!PC[9]) # (\imem~37_combout ))) ) ) # ( !\imem~35_combout  & ( (\imem~6_combout  & \imem~37_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~6_combout ),
	.datac(!PC[9]),
	.datad(!\imem~37_combout ),
	.datae(gnd),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0033003330333033;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!PC[6] & (!PC[2] $ (!PC[4])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[6] & (!PC[2] $ (!PC[4])))) # 
// (\PC[3]~DUPLICATE_q  & (PC[2] & (!PC[4] & !PC[6]))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[6] & ((!\PC[3]~DUPLICATE_q  & (PC[2] & !PC[4])) # (\PC[3]~DUPLICATE_q  & (!PC[2])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q 
//  & ( (!PC[6] & ((!\PC[3]~DUPLICATE_q  & (!PC[2] & !PC[4])) # (\PC[3]~DUPLICATE_q  & (PC[2] & PC[4])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!PC[6]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h8100640010281400;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N21
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \imem~81_combout  & ( (!\imem~6_combout ) # ((PC[9] & !\imem~46_combout )) ) ) # ( !\imem~81_combout  & ( (!\imem~6_combout ) # (!\imem~46_combout ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~6_combout ),
	.datac(gnd),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\imem~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'hFFCCFFCCDDCCDDCC;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[4]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & ((!\PC[5]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q )))) # 
// (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ ((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[7]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( 
// (!\PC[5]~DUPLICATE_q  & (((!PC[4])))) # (\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & PC[4])) # (\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'hBA140E0F06E64411;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[4]))) ) ) # ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (((\PC[5]~DUPLICATE_q  & PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  $ (!PC[4]))) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[4])))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h122C122C20002000;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~42_combout  & ( (\imem~6_combout  & ((!PC[9] & ((\imem~41_combout ))) # (PC[9] & (!\PC[7]~DUPLICATE_q )))) ) ) # ( !\imem~42_combout  & ( (!PC[9] & (\imem~41_combout  & \imem~6_combout )) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~41_combout ),
	.datad(!\imem~6_combout ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h000A000A004E004E;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N6
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( !\imem~43_combout  & ( (!\imem~133_combout  & (!\imem~38_combout  & \imem~82_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~133_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\imem~82_combout ),
	.datae(gnd),
	.dataf(!\imem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h00C000C000000000;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N33
cyclonev_lcell_comb \Selector44~0_NEW_REG90_NEW832 (
// Equation(s):
// \Selector44~0_NEW_REG90_OTERM833  = ( \Selector44~0_combout  & ( (\Selector44~0_OTERM91 ) # (\Decoder9~1_combout ) ) ) # ( !\Selector44~0_combout  & ( (!\Decoder9~1_combout  & \Selector44~0_OTERM91 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder9~1_combout ),
	.datad(!\Selector44~0_OTERM91 ),
	.datae(gnd),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_NEW_REG90_OTERM833 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0_NEW_REG90_NEW832 .extended_lut = "off";
defparam \Selector44~0_NEW_REG90_NEW832 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Selector44~0_NEW_REG90_NEW832 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N34
dffeas \Selector44~0_OTERM91DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_NEW_REG90_OTERM833 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~0_OTERM91DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~0_OTERM91DUPLICATE .is_wysiwyg = "true";
defparam \Selector44~0_OTERM91DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N8
dffeas \B[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[5]_OTERM305 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B[5] .is_wysiwyg = "true";
defparam \B[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \B[5]_NEW304 (
// Equation(s):
// \B[5]_OTERM305  = ( \memin[5]~88_combout  & ( (\WideOr20~0_combout ) # (B[5]) ) ) # ( !\memin[5]~88_combout  & ( (B[5] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[5]),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[5]_OTERM305 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[5]_NEW304 .extended_lut = "off";
defparam \B[5]_NEW304 .lut_mask = 64'h303030303F3F3F3F;
defparam \B[5]_NEW304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N50
dffeas \A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[5]_OTERM195 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N57
cyclonev_lcell_comb \A[5]_NEW194 (
// Equation(s):
// \A[5]_OTERM195  = ( \memin[5]~88_combout  & ( (\WideOr23~0_combout ) # (A[5]) ) ) # ( !\memin[5]~88_combout  & ( (A[5] & !\WideOr23~0_combout ) ) )

	.dataa(!A[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[5]_OTERM195 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[5]_NEW194 .extended_lut = "off";
defparam \A[5]_NEW194 .lut_mask = 64'h5500550055FF55FF;
defparam \A[5]_NEW194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \B[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[4]_OTERM177 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[4]~DUPLICATE .is_wysiwyg = "true";
defparam \B[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N28
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N26
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N45
cyclonev_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = ( state[0] & ( (!\state[1]~DUPLICATE_q  & (!\state[2]~DUPLICATE_q  & (\state[4]~DUPLICATE_q  & state[3]))) # (\state[1]~DUPLICATE_q  & (\state[2]~DUPLICATE_q  & (!\state[4]~DUPLICATE_q  & !state[3]))) ) ) # ( !state[0] & ( 
// (!\state[1]~DUPLICATE_q  & (!\state[4]~DUPLICATE_q  & (!\state[2]~DUPLICATE_q  $ (!state[3])))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!\state[4]~DUPLICATE_q ),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr18~0 .extended_lut = "off";
defparam \WideOr18~0 .lut_mask = 64'h2080208010081008;
defparam \WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[6] & ( \PC[7]~DUPLICATE_q  ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[6] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q )))) # 
// (\PC[4]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[6] & ( (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  
// & (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h48000004078F0F0F;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N50
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N51
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( PC[3] & ( (PC[4] & ((!PC[5] & (!PC[6] & \PC[2]~DUPLICATE_q )) # (PC[5] & (PC[6] & !\PC[2]~DUPLICATE_q )))) ) ) # ( !PC[3] & ( (!PC[6] & (\PC[2]~DUPLICATE_q  & (!PC[5] $ (!PC[4])))) # (PC[6] & (PC[5] & (!PC[4] $ (!\PC[2]~DUPLICATE_q 
// )))) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h0158015801080108;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( !PC[9] & ( (!\imem~6_combout ) # ((!\PC[7]~DUPLICATE_q  & (\imem~98_combout  & (!\PC[5]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))))) ) ) # ( PC[9] & ( (!\imem~6_combout ) # (((\imem~97_combout ))) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\imem~97_combout ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\imem~98_combout ),
	.datag(!\PC[7]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "on";
defparam \imem~128 .lut_mask = 64'hAAAAAFAFBAEAAFAF;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \IR[7]~15 (
// Equation(s):
// \IR[7]~15_combout  = ( !\imem~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[7]~15 .extended_lut = "off";
defparam \IR[7]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \IR[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \IR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[7]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \Selector69~1 (
// Equation(s):
// \Selector69~1_combout  = ( !IR[7] & ( (\state[1]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~1 .extended_lut = "off";
defparam \Selector69~1 .lut_mask = 64'h0F000F0000000000;
defparam \Selector69~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N41
dffeas \IR[11]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[11]~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11]~_Duplicate .is_wysiwyg = "true";
defparam \IR[11]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \imem~138 (
// Equation(s):
// \imem~138_combout  = ( PC[9] & ( \PC[7]~DUPLICATE_q  & ( (PC[8] & (((\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( \PC[7]~DUPLICATE_q  & ( (!PC[8] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q  & 
// !\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (PC[8] & ((\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8] & ((!\PC[3]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q 
// ))) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~138 .extended_lut = "off";
defparam \imem~138 .lut_mask = 64'hC84C1133C8C01333;
defparam \imem~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC[9] & ( \PC[7]~DUPLICATE_q  & ( (PC[8] & ((!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[9] & ( \PC[7]~DUPLICATE_q 
//  & ( (!PC[8] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (PC[8] & ((!\PC[3]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )))) ) ) ) 
// # ( !PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!PC[8] & ((!\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h40443332C0883221;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( !PC[9] & ( \PC[7]~DUPLICATE_q  & ( !PC[8] ) ) ) # ( PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (PC[8] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8] & 
// (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h08043132CCCC0000;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[9] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[8] & (!\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( \PC[7]~DUPLICATE_q  & ( (!PC[8] & (((!\PC[4]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )) # 
// (\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (PC[8] & ((!\PC[3]~DUPLICATE_q ) # ((\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8] & ((!\PC[3]~DUPLICATE_q ) # 
// ((\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h8C882333CCC42000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~18_combout  & ( \imem~16_combout  & ( (!PC[6] & ((!\PC[5]~DUPLICATE_q  & (!\imem~138_combout )) # (\PC[5]~DUPLICATE_q  & ((!\imem~17_combout ))))) ) ) ) # ( !\imem~18_combout  & ( \imem~16_combout  & ( (!PC[6] & 
// ((!\PC[5]~DUPLICATE_q  & (!\imem~138_combout )) # (\PC[5]~DUPLICATE_q  & ((!\imem~17_combout ))))) # (PC[6] & (((\PC[5]~DUPLICATE_q )))) ) ) ) # ( \imem~18_combout  & ( !\imem~16_combout  & ( (!PC[6] & ((!\PC[5]~DUPLICATE_q  & (!\imem~138_combout )) # 
// (\PC[5]~DUPLICATE_q  & ((!\imem~17_combout ))))) # (PC[6] & (((!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\imem~18_combout  & ( !\imem~16_combout  & ( ((!\PC[5]~DUPLICATE_q  & (!\imem~138_combout )) # (\PC[5]~DUPLICATE_q  & ((!\imem~17_combout )))) # (PC[6]) ) ) 
// )

	.dataa(!\imem~138_combout ),
	.datab(!PC[6]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\imem~17_combout ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'hBFB3BCB08F838C80;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N27
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( !\imem~19_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h3333333300000000;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \IR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = ( !\state[1]~DUPLICATE_q  & ( IR[7] & ( (!\state[2]~DUPLICATE_q  & (((\state[3]~DUPLICATE_q  & !IR[3])))) # (\state[2]~DUPLICATE_q  & (!\IR[11]~_Duplicate_22  & (!\state[3]~DUPLICATE_q ))) ) ) ) # ( \state[1]~DUPLICATE_q  & ( 
// !IR[7] & ( (!\state[2]~DUPLICATE_q  & !\state[3]~DUPLICATE_q ) ) ) ) # ( !\state[1]~DUPLICATE_q  & ( !IR[7] & ( (!\state[2]~DUPLICATE_q  & (((\state[3]~DUPLICATE_q  & !IR[3])))) # (\state[2]~DUPLICATE_q  & ((!\IR[11]~_Duplicate_22 ) # 
// ((\state[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\state[2]~DUPLICATE_q ),
	.datab(!\IR[11]~_Duplicate_22 ),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!IR[3]),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~0 .extended_lut = "off";
defparam \Selector69~0 .lut_mask = 64'h4F45A0A04A400000;
defparam \Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \Selector69~3 (
// Equation(s):
// \Selector69~3_combout  = ( \state[2]~DUPLICATE_q  & ( (!IR[3] & (!\state[3]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) ) # ( !\state[2]~DUPLICATE_q  & ( (!IR[3] & (\state[3]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!IR[3]),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~3 .extended_lut = "off";
defparam \Selector69~3 .lut_mask = 64'h0C000C00C000C000;
defparam \Selector69~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \Selector69~2 (
// Equation(s):
// \Selector69~2_combout  = ( IR[7] & ( (!IR[3] & ((!\state[3]~DUPLICATE_q  & (\state[1]~DUPLICATE_q )) # (\state[3]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & \state[2]~DUPLICATE_q )))) ) ) # ( !IR[7] & ( (!\state[3]~DUPLICATE_q  & ((!\state[1]~DUPLICATE_q  
// & ((\state[2]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (!IR[3])))) # (\state[3]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & ((!IR[3]) # (!\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!IR[3]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~2 .extended_lut = "off";
defparam \Selector69~2 .lut_mask = 64'h64E864E820602060;
defparam \Selector69~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N45
cyclonev_lcell_comb \Selector69~4 (
// Equation(s):
// \Selector69~4_combout  = ( \Selector69~3_combout  & ( \Selector69~2_combout  & ( ((!state[4] & ((\Selector69~0_combout ))) # (state[4] & (\Selector69~1_combout ))) # (\state[0]~DUPLICATE_q ) ) ) ) # ( !\Selector69~3_combout  & ( \Selector69~2_combout  & ( 
// (!state[4] & (((\Selector69~0_combout )) # (\state[0]~DUPLICATE_q ))) # (state[4] & (!\state[0]~DUPLICATE_q  & (\Selector69~1_combout ))) ) ) ) # ( \Selector69~3_combout  & ( !\Selector69~2_combout  & ( (!state[4] & (!\state[0]~DUPLICATE_q  & 
// ((\Selector69~0_combout )))) # (state[4] & (((\Selector69~1_combout )) # (\state[0]~DUPLICATE_q ))) ) ) ) # ( !\Selector69~3_combout  & ( !\Selector69~2_combout  & ( (!\state[0]~DUPLICATE_q  & ((!state[4] & ((\Selector69~0_combout ))) # (state[4] & 
// (\Selector69~1_combout )))) ) ) )

	.dataa(!state[4]),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!\Selector69~1_combout ),
	.datad(!\Selector69~0_combout ),
	.datae(!\Selector69~3_combout ),
	.dataf(!\Selector69~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~4 .extended_lut = "off";
defparam \Selector69~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Selector69~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[8] $ (PC[9])))) # (\PC[4]~DUPLICATE_q  & (!PC[8] $ (((PC[9]))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[8] & 
// (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) # (PC[8] & (\PC[4]~DUPLICATE_q  & ((PC[9])))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8] & (\PC[4]~DUPLICATE_q  & ((!PC[9])))) # (PC[8] & (PC[9] & (!\PC[4]~DUPLICATE_q  $ 
// (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & ((\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) # (PC[8] & (PC[9] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h4C32442148114C13;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[8] & (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[9]))) # (PC[8] & (PC[9] & ((!\PC[4]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( 
// \PC[2]~DUPLICATE_q  & ( (!PC[8] & ((!PC[9]))) # (PC[8] & (!\PC[5]~DUPLICATE_q  & PC[9])) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & ((\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) # (PC[8] & (PC[9] & 
// ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) # (PC[8] & (PC[9] & (!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'hC4214C31CC300823;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \imem~139 (
// Equation(s):
// \imem~139_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & (!\PC[4]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!PC[8] & (!\PC[5]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[8] & 
// ((!PC[9]))) # (PC[8] & (!\PC[5]~DUPLICATE_q  & PC[9])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~139 .extended_lut = "off";
defparam \imem~139 .lut_mask = 64'h8820400048004800;
defparam \imem~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[8] & (!\PC[5]~DUPLICATE_q  & PC[9]))) # (\PC[4]~DUPLICATE_q  & (!PC[8] $ (((PC[9]))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[8] & 
// (((\PC[5]~DUPLICATE_q  & !PC[9])))) # (PC[8] & (PC[9] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8] & (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) # (PC[8] & 
// (((!\PC[5]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[8] $ (((PC[9]))))) # (\PC[4]~DUPLICATE_q  & (PC[8] & (!\PC[5]~DUPLICATE_q  & PC[9]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h8832C4300C324431;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~11_combout  & ( \PC[7]~DUPLICATE_q  & ( (!PC[6] & (!\imem~13_combout )) # (PC[6] & ((!\imem~139_combout ))) ) ) ) # ( !\imem~11_combout  & ( \PC[7]~DUPLICATE_q  & ( (!PC[6] & (!\imem~13_combout )) # (PC[6] & 
// ((!\imem~139_combout ))) ) ) ) # ( \imem~11_combout  & ( !\PC[7]~DUPLICATE_q  & ( (!\imem~12_combout  & PC[6]) ) ) ) # ( !\imem~11_combout  & ( !\PC[7]~DUPLICATE_q  & ( (!\imem~12_combout ) # (!PC[6]) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~12_combout ),
	.datac(!PC[6]),
	.datad(!\imem~139_combout ),
	.datae(!\imem~11_combout ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'hFCFC0C0CAFA0AFA0;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~3_combout  & ( !\imem~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h00000000F0F0F0F0;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N52
dffeas \IR[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N3
cyclonev_lcell_comb \Selector70~3 (
// Equation(s):
// \Selector70~3_combout  = ( !state[1] & ( (!\IR[2]~DUPLICATE_q  & (!state[3] $ (!\state[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~3 .extended_lut = "off";
defparam \Selector70~3 .lut_mask = 64'h3C003C0000000000;
defparam \Selector70~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] & PC[9])) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[4] & PC[9]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h004000C000000000;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (!PC[4] & !PC[9]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h0000000000001000;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[4] & !PC[9]))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (PC[4] & 
// !PC[9]))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[4] & (!PC[9] & (!\PC[5]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  
// & PC[4])) # (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[4])))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h4200600008004000;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & PC[9])) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & (PC[9] & (!\PC[5]~DUPLICATE_q  $ (!PC[4])))) ) ) 
// ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & PC[9]) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & (((!\PC[5]~DUPLICATE_q  & PC[4])) # (\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h003B003300120022;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~92_combout  & ( \imem~91_combout  & ( (!PC[6]) # ((!PC[8] & ((\imem~94_combout ))) # (PC[8] & (\imem~93_combout ))) ) ) ) # ( !\imem~92_combout  & ( \imem~91_combout  & ( (!PC[8] & (((PC[6] & \imem~94_combout )))) # (PC[8] & 
// (((!PC[6])) # (\imem~93_combout ))) ) ) ) # ( \imem~92_combout  & ( !\imem~91_combout  & ( (!PC[8] & (((!PC[6]) # (\imem~94_combout )))) # (PC[8] & (\imem~93_combout  & (PC[6]))) ) ) ) # ( !\imem~92_combout  & ( !\imem~91_combout  & ( (PC[6] & ((!PC[8] & 
// ((\imem~94_combout ))) # (PC[8] & (\imem~93_combout )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~93_combout ),
	.datac(!PC[6]),
	.datad(!\imem~94_combout ),
	.datae(!\imem~92_combout ),
	.dataf(!\imem~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N51
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \imem~95_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \IR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~96_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \Selector70~2 (
// Equation(s):
// \Selector70~2_combout  = ( \IR[2]~DUPLICATE_q  & ( state[2] & ( (!state[1] & (IR[6] & !state[3])) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( state[2] & ( (!state[1] & ((state[3]) # (IR[6]))) # (state[1] & ((!state[3]))) ) ) ) # ( \IR[2]~DUPLICATE_q  & ( !state[2] 
// & ( (!state[1] & (IR[6] & state[3])) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( !state[2] & ( (!state[1] & (IR[6] & state[3])) # (state[1] & ((!state[3]))) ) ) )

	.dataa(!state[1]),
	.datab(gnd),
	.datac(!IR[6]),
	.datad(!state[3]),
	.datae(!\IR[2]~DUPLICATE_q ),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~2 .extended_lut = "off";
defparam \Selector70~2 .lut_mask = 64'h550A000A5FAA0A00;
defparam \Selector70~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \Selector70~1 (
// Equation(s):
// \Selector70~1_combout  = ( state[1] & ( (!state[3] & IR[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[3]),
	.datad(!IR[6]),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~1 .extended_lut = "off";
defparam \Selector70~1 .lut_mask = 64'h0000000000F000F0;
defparam \Selector70~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[6] & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  $ (PC[6])))) # 
// (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[6])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!PC[6]))))) # 
// (\PC[5]~DUPLICATE_q  & (!PC[6] & (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[6] $ (((!\PC[5]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & 
// ((!PC[6]) # ((!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h5E78A8D0C345F050;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (PC[6] & ((!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  
// & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[6] $ (!\PC[3]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (((!PC[6] & !\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  
// & (!PC[6] & \PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[6] $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[6] $ 
// (!\PC[3]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!PC[6] & (!\PC[5]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h12600190D2280602;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \imem~60_combout  & ( \imem~61_combout  & ( (PC[9] & \imem~6_combout ) ) ) ) # ( \imem~60_combout  & ( !\imem~61_combout  & ( \imem~6_combout  ) ) ) # ( !\imem~60_combout  & ( !\imem~61_combout  & ( (!PC[9] & \imem~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~6_combout ),
	.datad(gnd),
	.datae(!\imem~60_combout ),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h0C0C0F0F00000303;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N10
dffeas \IR[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N39
cyclonev_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = ( IR[6] & ( \IR[10]~DUPLICATE_q  & ( (!state[1] & (state[3] & ((!\IR[2]~DUPLICATE_q ) # (state[2])))) # (state[1] & (((!state[3] & !state[2])))) ) ) ) # ( !IR[6] & ( \IR[10]~DUPLICATE_q  & ( (!state[1] & (!\IR[2]~DUPLICATE_q  & 
// (state[3] & !state[2]))) ) ) ) # ( IR[6] & ( !\IR[10]~DUPLICATE_q  & ( (!state[1] & (((!\IR[2]~DUPLICATE_q  & state[3])) # (state[2]))) # (state[1] & (((!state[3] & !state[2])))) ) ) ) # ( !IR[6] & ( !\IR[10]~DUPLICATE_q  & ( (!state[1] & ((!state[3] & 
// ((state[2]))) # (state[3] & (!\IR[2]~DUPLICATE_q  & !state[2])))) ) ) )

	.dataa(!state[1]),
	.datab(!\IR[2]~DUPLICATE_q ),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(!IR[6]),
	.dataf(!\IR[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~0 .extended_lut = "off";
defparam \Selector70~0 .lut_mask = 64'h08A058AA0800580A;
defparam \Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \Selector70~4 (
// Equation(s):
// \Selector70~4_combout  = ( \Selector70~1_combout  & ( \Selector70~0_combout  & ( (!state[0]) # ((!state[4] & ((\Selector70~2_combout ))) # (state[4] & (\Selector70~3_combout ))) ) ) ) # ( !\Selector70~1_combout  & ( \Selector70~0_combout  & ( (!state[4] & 
// ((!state[0]) # ((\Selector70~2_combout )))) # (state[4] & (state[0] & (\Selector70~3_combout ))) ) ) ) # ( \Selector70~1_combout  & ( !\Selector70~0_combout  & ( (!state[4] & (state[0] & ((\Selector70~2_combout )))) # (state[4] & ((!state[0]) # 
// ((\Selector70~3_combout )))) ) ) ) # ( !\Selector70~1_combout  & ( !\Selector70~0_combout  & ( (state[0] & ((!state[4] & ((\Selector70~2_combout ))) # (state[4] & (\Selector70~3_combout )))) ) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!\Selector70~3_combout ),
	.datad(!\Selector70~2_combout ),
	.datae(!\Selector70~1_combout ),
	.dataf(!\Selector70~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~4 .extended_lut = "off";
defparam \Selector70~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Selector70~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( PC[6] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) ) ) ) # ( !PC[6] & ( \PC[3]~DUPLICATE_q  & ( (!PC[4] & (((!\PC[5]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q )))) # 
// (PC[4] & ((!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & 
// ((!PC[4]) # (!\PC[5]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (PC[4]))))) ) ) ) # ( !PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] & (!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (PC[4] & 
// (!\PC[5]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & ((!PC[4]) # ((!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h64D6BD00DCC2F600;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!PC[6]) # ((!\PC[3]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[6] & (((!\PC[4]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )) # 
// (\PC[3]~DUPLICATE_q ))) # (PC[6] & ((!\PC[3]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'hF7EF0000FFEF0000;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[3] & (\PC[5]~DUPLICATE_q  & !PC[6]))) ) ) ) # ( !PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[6] & ((!\PC[7]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & 
// (PC[3] & !\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h1A00000002000000;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \imem~87_combout  & ( \imem~86_combout  & ( (\imem~6_combout  & ((!PC[9]) # (\imem~85_combout ))) ) ) ) # ( !\imem~87_combout  & ( \imem~86_combout  & ( (\imem~6_combout  & ((!PC[9]) # (\imem~85_combout ))) ) ) ) # ( 
// !\imem~87_combout  & ( !\imem~86_combout  & ( (\imem~6_combout  & ((!PC[9] & ((\PC[7]~DUPLICATE_q ))) # (PC[9] & (\imem~85_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!PC[9]),
	.datac(!\imem~85_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~87_combout ),
	.dataf(!\imem~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h0145000045454545;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \IR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~88_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \Selector72~1 (
// Equation(s):
// \Selector72~1_combout  = ( !\state[3]~DUPLICATE_q  & ( (\state[1]~DUPLICATE_q  & IR[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!IR[4]),
	.datae(gnd),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~1 .extended_lut = "off";
defparam \Selector72~1 .lut_mask = 64'h000F000F00000000;
defparam \Selector72~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N58
dffeas \IR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!PC[3]) # ((!PC[8]) # ((!\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & 
// ((PC[3])))) # (PC[8]) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8]) # (!\PC[5]~DUPLICATE_q  $ (PC[3])) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  $ (((!\PC[4]~DUPLICATE_q  & !PC[3])))) # (PC[8]) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h6CFFFFC38DFFFFF2;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!PC[8]) # ((!\PC[5]~DUPLICATE_q  & ((!PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & 
// (\PC[5]~DUPLICATE_q  & !PC[3]))) # (PC[8]) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8]) # ((\PC[5]~DUPLICATE_q  & !PC[3])) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q ) # (PC[8]) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'hAAFFFF3098FFFFC4;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \imem~144 (
// Equation(s):
// \imem~144_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  ) ) # ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & ((!PC[3]) # (\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[3]))) # (PC[8]) ) ) ) # ( PC[9] & ( 
// !\PC[2]~DUPLICATE_q  & ( (((!PC[8]) # (PC[3])) # (\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  $ (!PC[3])) # (PC[8])) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~144 .extended_lut = "off";
defparam \imem~144 .lut_mask = 64'hBEFFFF7FB2FFFFFF;
defparam \imem~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!PC[8]) # ((!PC[3] & ((!\PC[4]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[3])) # (\PC[4]~DUPLICATE_q  & 
// ((!\PC[5]~DUPLICATE_q ) # (PC[3])))) # (PC[8]) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[8]) # (!PC[3] $ (((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( ((\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q 
//  $ (!PC[3])))) # (PC[8]) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[8]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h12FFFF2D4DFFFFB0;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \imem~140 (
// Equation(s):
// \imem~140_combout  = ( !\PC[7]~DUPLICATE_q  & ( (!\imem~3_combout ) # ((!PC[6] & (((\imem~0_combout )))) # (PC[6] & (\imem~1_combout ))) ) ) # ( \PC[7]~DUPLICATE_q  & ( ((!\imem~3_combout ) # ((!PC[6] & (\imem~2_combout )) # (PC[6] & ((\imem~144_combout 
// ))))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[6]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~144_combout ),
	.datag(!\imem~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~140 .extended_lut = "on";
defparam \imem~140 .lut_mask = 64'hFF1DFF0CFF1DFF3F;
defparam \imem~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \IR[0]~0 (
// Equation(s):
// \IR[0]~0_combout  = ( !\imem~140_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[0]~0 .extended_lut = "off";
defparam \IR[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \IR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \IR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[0]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = ( \state[2]~DUPLICATE_q  & ( \state[3]~DUPLICATE_q  & ( (IR[4] & !\state[1]~DUPLICATE_q ) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( \state[3]~DUPLICATE_q  & ( (!IR[0] & !\state[1]~DUPLICATE_q ) ) ) ) # ( \state[2]~DUPLICATE_q  & ( 
// !\state[3]~DUPLICATE_q  & ( (IR[8] & !\state[1]~DUPLICATE_q ) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( !\state[3]~DUPLICATE_q  & ( (IR[4] & \state[1]~DUPLICATE_q ) ) ) )

	.dataa(!IR[8]),
	.datab(!IR[0]),
	.datac(!IR[4]),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(!\state[2]~DUPLICATE_q ),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~0 .extended_lut = "off";
defparam \Selector72~0 .lut_mask = 64'h000F5500CC000F00;
defparam \Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \Selector72~2 (
// Equation(s):
// \Selector72~2_combout  = ( IR[0] & ( (IR[4] & (!\state[1]~DUPLICATE_q  & (!\state[3]~DUPLICATE_q  $ (!\state[2]~DUPLICATE_q )))) ) ) # ( !IR[0] & ( (!\state[3]~DUPLICATE_q  & (((\state[2]~DUPLICATE_q  & IR[4])) # (\state[1]~DUPLICATE_q ))) # 
// (\state[3]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  & ((IR[4]) # (\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!IR[4]),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~2 .extended_lut = "off";
defparam \Selector72~2 .lut_mask = 64'h17AA17AA06000600;
defparam \Selector72~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \Selector72~3 (
// Equation(s):
// \Selector72~3_combout  = ( \state[3]~DUPLICATE_q  & ( (!IR[0] & (!\state[2]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) ) # ( !\state[3]~DUPLICATE_q  & ( (!IR[0] & (\state[2]~DUPLICATE_q  & !\state[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!IR[0]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~3 .extended_lut = "off";
defparam \Selector72~3 .lut_mask = 64'h0C000C00C000C000;
defparam \Selector72~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N9
cyclonev_lcell_comb \Selector72~4 (
// Equation(s):
// \Selector72~4_combout  = ( \state[4]~DUPLICATE_q  & ( state[0] & ( \Selector72~3_combout  ) ) ) # ( !\state[4]~DUPLICATE_q  & ( state[0] & ( \Selector72~2_combout  ) ) ) # ( \state[4]~DUPLICATE_q  & ( !state[0] & ( \Selector72~1_combout  ) ) ) # ( 
// !\state[4]~DUPLICATE_q  & ( !state[0] & ( \Selector72~0_combout  ) ) )

	.dataa(!\Selector72~1_combout ),
	.datab(!\Selector72~0_combout ),
	.datac(!\Selector72~2_combout ),
	.datad(!\Selector72~3_combout ),
	.datae(!\state[4]~DUPLICATE_q ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~4 .extended_lut = "off";
defparam \Selector72~4 .lut_mask = 64'h333355550F0F00FF;
defparam \Selector72~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & ((!\PC[5]~DUPLICATE_q ) # (!PC[4])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & ((PC[4]) # 
// (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & ((!PC[4]) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (PC[9] & 
// (!\PC[7]~DUPLICATE_q  $ (!PC[4])))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h002800C4004C00C8;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[7]~DUPLICATE_q  & ((!PC[4]))) # (\PC[7]~DUPLICATE_q  & ((PC[4]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & 
// (((!\PC[5]~DUPLICATE_q  & PC[4])) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & (((!PC[4]) # (\PC[7]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( 
// (!PC[9] & ((!\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & ((PC[4]))))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h8B00F7003B00D300;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & ((!PC[4]) # (\PC[7]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (PC[4]))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( 
// \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[7]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & PC[4])) # (\PC[7]~DUPLICATE_q  & ((!PC[4]))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[7]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))) ) ) ) # 
// ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!PC[4]) # (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'hFB00DD003400E700;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (PC[9] & ((!\PC[7]~DUPLICATE_q  $ (!PC[4])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((PC[4]) # 
// (\PC[7]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!PC[4]))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & (((!\PC[7]~DUPLICATE_q ) # (PC[4])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( 
// (PC[9] & (((!\PC[7]~DUPLICATE_q ) # (!PC[4])) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h00FD00DF007A007D;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~64_combout  & ( \imem~63_combout  & ( (PC[6] & ((!PC[8] & ((!\imem~66_combout ))) # (PC[8] & (!\imem~65_combout )))) ) ) ) # ( !\imem~64_combout  & ( \imem~63_combout  & ( (!PC[6] & (((!PC[8])))) # (PC[6] & ((!PC[8] & 
// ((!\imem~66_combout ))) # (PC[8] & (!\imem~65_combout )))) ) ) ) # ( \imem~64_combout  & ( !\imem~63_combout  & ( (!PC[6] & (((PC[8])))) # (PC[6] & ((!PC[8] & ((!\imem~66_combout ))) # (PC[8] & (!\imem~65_combout )))) ) ) ) # ( !\imem~64_combout  & ( 
// !\imem~63_combout  & ( (!PC[6]) # ((!PC[8] & ((!\imem~66_combout ))) # (PC[8] & (!\imem~65_combout ))) ) ) )

	.dataa(!\imem~65_combout ),
	.datab(!PC[6]),
	.datac(!PC[8]),
	.datad(!\imem~66_combout ),
	.datae(!\imem~64_combout ),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'hFECE3E0EF2C23202;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N51
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( !\imem~67_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N53
dffeas \IR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \IR[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[1]~_Duplicate_23 ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1]~_Duplicate .is_wysiwyg = "true";
defparam \IR[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( !\PC[3]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (((!\PC[5]~DUPLICATE_q  & PC[6])))) # (PC[4] & (!PC[6] & (!\PC[7]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q  & ((!PC[4] & (\PC[7]~DUPLICATE_q  & !PC[6])) # (PC[4] & (!\PC[7]~DUPLICATE_q  & PC[6])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & ((!PC[4] & ((PC[6]))) # (PC[4] & (!\PC[5]~DUPLICATE_q  & 
// !PC[6])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'h1022204041A00000;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N30
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[4] $ (((!\PC[5]~DUPLICATE_q  & PC[3])))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (!\PC[5]~DUPLICATE_q  & ((!PC[4] $ (\PC[7]~DUPLICATE_q )) # (PC[3]))) # 
// (\PC[5]~DUPLICATE_q  & (((!PC[4] & PC[3])) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[4] & (!\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[4] & 
// (\PC[7]~DUPLICATE_q  & ((!PC[3]) # (\PC[5]~DUPLICATE_q )))) # (PC[4] & ((!PC[3] & (!\PC[5]~DUPLICATE_q )) # (PC[3] & ((\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h2E07804087EFCF6F;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \imem~89_combout  & ( (!PC[9] & (!\imem~132_combout  & \imem~6_combout )) ) ) # ( !\imem~89_combout  & ( (\imem~6_combout  & ((!\imem~132_combout ) # (PC[9]))) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~132_combout ),
	.datad(!\imem~6_combout ),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h00F500F500A000A0;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N41
dffeas \IR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = ( !\state[2]~DUPLICATE_q  & ( \state[1]~DUPLICATE_q  & ( (!state[3] & !IR[5]) ) ) ) # ( \state[2]~DUPLICATE_q  & ( !\state[1]~DUPLICATE_q  & ( (!state[3] & (!IR[9])) # (state[3] & ((!IR[5]))) ) ) ) # ( !\state[2]~DUPLICATE_q  & ( 
// !\state[1]~DUPLICATE_q  & ( (state[3] & \IR[1]~_Duplicate_23 ) ) ) )

	.dataa(!IR[9]),
	.datab(!state[3]),
	.datac(!\IR[1]~_Duplicate_23 ),
	.datad(!IR[5]),
	.datae(!\state[2]~DUPLICATE_q ),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~0 .extended_lut = "off";
defparam \Selector71~0 .lut_mask = 64'h0303BB88CC000000;
defparam \Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N15
cyclonev_lcell_comb \Selector71~1 (
// Equation(s):
// \Selector71~1_combout  = ( \state[1]~DUPLICATE_q  & ( (!IR[5] & !state[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[5]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~1 .extended_lut = "off";
defparam \Selector71~1 .lut_mask = 64'h00000000F000F000;
defparam \Selector71~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Selector71~3 (
// Equation(s):
// \Selector71~3_combout  = ( \state[2]~DUPLICATE_q  & ( (!state[3] & (!\state[1]~DUPLICATE_q  & \IR[1]~_Duplicate_23 )) ) ) # ( !\state[2]~DUPLICATE_q  & ( (state[3] & (!\state[1]~DUPLICATE_q  & \IR[1]~_Duplicate_23 )) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!\state[1]~DUPLICATE_q ),
	.datad(!\IR[1]~_Duplicate_23 ),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~3 .extended_lut = "off";
defparam \Selector71~3 .lut_mask = 64'h0030003000C000C0;
defparam \Selector71~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \Selector71~2 (
// Equation(s):
// \Selector71~2_combout  = ( IR[5] & ( (\IR[1]~_Duplicate_23  & ((!\state[1]~DUPLICATE_q  & (\state[2]~DUPLICATE_q  & state[3])) # (\state[1]~DUPLICATE_q  & ((!state[3]))))) ) ) # ( !IR[5] & ( (!\state[1]~DUPLICATE_q  & ((!\state[2]~DUPLICATE_q  & 
// ((state[3]))) # (\state[2]~DUPLICATE_q  & ((!state[3]) # (\IR[1]~_Duplicate_23 ))))) # (\state[1]~DUPLICATE_q  & (((\IR[1]~_Duplicate_23  & !state[3])))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!\IR[1]~_Duplicate_23 ),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!IR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~2 .extended_lut = "off";
defparam \Selector71~2 .lut_mask = 64'h278A278A05020502;
defparam \Selector71~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Selector71~4 (
// Equation(s):
// \Selector71~4_combout  = ( \Selector71~3_combout  & ( \Selector71~2_combout  & ( ((!\state[4]~DUPLICATE_q  & (\Selector71~0_combout )) # (\state[4]~DUPLICATE_q  & ((\Selector71~1_combout )))) # (state[0]) ) ) ) # ( !\Selector71~3_combout  & ( 
// \Selector71~2_combout  & ( (!state[0] & ((!\state[4]~DUPLICATE_q  & (\Selector71~0_combout )) # (\state[4]~DUPLICATE_q  & ((\Selector71~1_combout ))))) # (state[0] & (!\state[4]~DUPLICATE_q )) ) ) ) # ( \Selector71~3_combout  & ( !\Selector71~2_combout  & 
// ( (!state[0] & ((!\state[4]~DUPLICATE_q  & (\Selector71~0_combout )) # (\state[4]~DUPLICATE_q  & ((\Selector71~1_combout ))))) # (state[0] & (\state[4]~DUPLICATE_q )) ) ) ) # ( !\Selector71~3_combout  & ( !\Selector71~2_combout  & ( (!state[0] & 
// ((!\state[4]~DUPLICATE_q  & (\Selector71~0_combout )) # (\state[4]~DUPLICATE_q  & ((\Selector71~1_combout ))))) ) ) )

	.dataa(!state[0]),
	.datab(!\state[4]~DUPLICATE_q ),
	.datac(!\Selector71~0_combout ),
	.datad(!\Selector71~1_combout ),
	.datae(!\Selector71~3_combout ),
	.dataf(!\Selector71~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~4 .extended_lut = "off";
defparam \Selector71~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Selector71~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \regs~46 (
// Equation(s):
// \regs~46_combout  = ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\WideOr18~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector69~4_combout  & !\Selector70~4_combout ))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~46 .extended_lut = "off";
defparam \regs~46 .lut_mask = 64'h0000100000000000;
defparam \regs~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \regs~255 (
// Equation(s):
// \regs~255_combout  = ( \regs~46_combout  & ( \memin[15]~128_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~46_combout ),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~255 .extended_lut = "off";
defparam \regs~255 .lut_mask = 64'h000000000000FFFF;
defparam \regs~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N53
dffeas \IR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N9
cyclonev_lcell_comb \regs~4 (
// Equation(s):
// \regs~4_combout  = ( !IR[0] & ( !IR[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[1]),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4 .extended_lut = "off";
defparam \regs~4 .lut_mask = 64'hFF00FF0000000000;
defparam \regs~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N40
dffeas \IR[11]~_Duplicate_22DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[11]~_Duplicate_22DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11]~_Duplicate_22DUPLICATE .is_wysiwyg = "true";
defparam \IR[11]~_Duplicate_22DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N52
dffeas \IR[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[3] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & (((\PC[2]~DUPLICATE_q ) # (PC[4])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & (((!PC[4]) # (!\PC[2]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( 
// PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[2]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!PC[4]) # (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'hA8AAAA8AAAA22AAA;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N0
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( PC[7] & ( PC[3] & ( PC[9] ) ) ) # ( !PC[7] & ( PC[3] & ( (PC[9] & ((!\PC[2]~DUPLICATE_q ) # ((PC[4]) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !PC[3] & ( PC[9] ) ) ) # ( !PC[7] & ( !PC[3] & ( (PC[9] & ((!\PC[2]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )) # (PC[4]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h1455555545555555;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( PC[9] & ( (!\imem~24_combout  & !\PC[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem~24_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h00000000C0C0C0C0;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[7] & ( PC[4] & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!PC[3]))) # (\PC[2]~DUPLICATE_q  & ((PC[3]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( PC[4] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (PC[3]))) ) 
// ) ) # ( PC[7] & ( !PC[4] & ( !PC[9] ) ) ) # ( !PC[7] & ( !PC[4] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (PC[3]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'hA0AAAAAAA0AA8AA2;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \imem~53_combout  & ( \imem~54_combout  & ( (!PC[6] & ((!PC[8] & (!\imem~52_combout )) # (PC[8] & ((!\imem~51_combout ))))) ) ) ) # ( !\imem~53_combout  & ( \imem~54_combout  & ( (!PC[8] & (!\imem~52_combout  & ((!PC[6])))) # (PC[8] 
// & (((!\imem~51_combout ) # (PC[6])))) ) ) ) # ( \imem~53_combout  & ( !\imem~54_combout  & ( (!PC[8] & ((!\imem~52_combout ) # ((PC[6])))) # (PC[8] & (((!\imem~51_combout  & !PC[6])))) ) ) ) # ( !\imem~53_combout  & ( !\imem~54_combout  & ( ((!PC[8] & 
// (!\imem~52_combout )) # (PC[8] & ((!\imem~51_combout )))) # (PC[6]) ) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~51_combout ),
	.datac(!PC[8]),
	.datad(!PC[6]),
	.datae(!\imem~53_combout ),
	.dataf(!\imem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'hACFFACF0AC0FAC00;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N36
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( !\imem~55_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \IR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \IR[10]~DUPLICATE_q  & ( IR[14] & ( (\IR[11]~_Duplicate_22DUPLICATE_q  & \IR[9]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\IR[11]~_Duplicate_22DUPLICATE_q ),
	.datac(!\IR[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\IR[10]~DUPLICATE_q ),
	.dataf(!IR[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000303;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( PC[7] & ( PC[9] & ( (!\PC[5]~DUPLICATE_q ) # ((!PC[4]) # ((!PC[3]) # (PC[6]))) ) ) ) # ( !PC[7] & ( PC[9] & ( ((!\PC[5]~DUPLICATE_q  & (!PC[6] $ (PC[3]))) # (\PC[5]~DUPLICATE_q  & ((PC[3]) # (PC[6])))) # (PC[4]) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[7]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h00000000B77FFFEF;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[7] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (PC[3] & ((!PC[6]) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( PC[4] & ( (PC[6] & (!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!PC[6] & 
// (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[3])))) ) ) ) # ( !PC[7] & ( !PC[4] & ( (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[6] $ (!PC[3])))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h010220800400008C;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \imem~48_combout  & ( (!\imem~6_combout ) # (((PC[9] & !\PC[2]~DUPLICATE_q )) # (\imem~49_combout )) ) ) # ( !\imem~48_combout  & ( (!PC[9]) # ((!\imem~6_combout ) # ((!\PC[2]~DUPLICATE_q ) # (\imem~49_combout ))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~6_combout ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\imem~49_combout ),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'hFEFFFEFFDCFFDCFF;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N52
dffeas \IR[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[16]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N36
cyclonev_lcell_comb \IR[22]_NEW178 (
// Equation(s):
// \IR[22]_OTERM179  = ( \imem~38_combout  & ( (IR[22]) # (\Decoder9~1_combout ) ) ) # ( !\imem~38_combout  & ( (!\Decoder9~1_combout  & IR[22]) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(!IR[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[22]_OTERM179 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[22]_NEW178 .extended_lut = "off";
defparam \IR[22]_NEW178 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \IR[22]_NEW178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N50
dffeas \IR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[22]_OTERM179 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[22] .is_wysiwyg = "true";
defparam \IR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC[6] & ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[4] & \PC[7]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (PC[4])))) ) ) ) # ( !PC[6] & ( PC[2] & ( 
// (\PC[3]~DUPLICATE_q  & (!PC[4] & (\PC[5]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !PC[2] & ( (PC[4] & (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & (!PC[4] 
// & (!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h0040020104000940;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( \imem~46_combout  & ( \imem~44_combout  & ( \imem~6_combout  ) ) ) # ( !\imem~46_combout  & ( \imem~44_combout  & ( (!PC[9] & \imem~6_combout ) ) ) ) # ( \imem~46_combout  & ( !\imem~44_combout  & ( \imem~6_combout  ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~6_combout ),
	.datad(gnd),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h00000F0F0A0A0F0F;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N34
dffeas \IR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[17] .is_wysiwyg = "true";
defparam \IR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \IR[20]_NEW182 (
// Equation(s):
// \IR[20]_OTERM183  = (!\Decoder9~1_combout  & ((IR[20]))) # (\Decoder9~1_combout  & (\imem~43_combout ))

	.dataa(!\Decoder9~1_combout ),
	.datab(!\imem~43_combout ),
	.datac(gnd),
	.datad(!IR[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[20]_OTERM183 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[20]_NEW182 .extended_lut = "off";
defparam \IR[20]_NEW182 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \IR[20]_NEW182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N2
dffeas \IR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[20]_OTERM183 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[20] .is_wysiwyg = "true";
defparam \IR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N12
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !IR[23] & ( IR[20] & ( (!IR[21] & (\IR[16]~DUPLICATE_q  & (IR[22] & !IR[17]))) ) ) )

	.dataa(!IR[21]),
	.datab(!\IR[16]~DUPLICATE_q ),
	.datac(!IR[22]),
	.datad(!IR[17]),
	.datae(!IR[23]),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000002000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N54
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (((PC[3]) # (\PC[7]~DUPLICATE_q )) # (PC[4]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((PC[3]) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & !PC[4]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & (((PC[3]) # (\PC[7]~DUPLICATE_q )) # (PC[4]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h2AAA88880AAA2AAA;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N12
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & ((PC[3]) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( PC[9] ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & 
// (((!PC[3]) # (\PC[7]~DUPLICATE_q )) # (PC[4]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & ((!PC[4] $ (!PC[3])) # (\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h1545551555550555;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & ((!PC[4]) # (!PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & ((!PC[4]) # (PC[3])))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & ((PC[3]) # (PC[4])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & ((!\PC[7]~DUPLICATE_q ) # ((!PC[4] & !PC[3])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h5450105040505040;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N6
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[7]~DUPLICATE_q  $ (PC[3])) # (PC[4]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[4]) # ((PC[3]) # (\PC[7]~DUPLICATE_q )))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( !PC[9] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[4] & ((!\PC[7]~DUPLICATE_q ) # (!PC[3]))) # (PC[4] & ((PC[3]) # (\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h8AA2AAAA8AAAA22A;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N36
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \imem~71_combout  & ( \imem~70_combout  & ( (!PC[8] & (!\imem~72_combout  & (PC[6]))) # (PC[8] & (((!PC[6] & !\imem~69_combout )))) ) ) ) # ( !\imem~71_combout  & ( \imem~70_combout  & ( (!PC[8] & (!\imem~72_combout  & (PC[6]))) # 
// (PC[8] & (((!\imem~69_combout ) # (PC[6])))) ) ) ) # ( \imem~71_combout  & ( !\imem~70_combout  & ( (!PC[8] & ((!\imem~72_combout ) # ((!PC[6])))) # (PC[8] & (((!PC[6] & !\imem~69_combout )))) ) ) ) # ( !\imem~71_combout  & ( !\imem~70_combout  & ( 
// (!PC[8] & ((!\imem~72_combout ) # ((!PC[6])))) # (PC[8] & (((!\imem~69_combout ) # (PC[6])))) ) ) )

	.dataa(!\imem~72_combout ),
	.datab(!PC[8]),
	.datac(!PC[6]),
	.datad(!\imem~69_combout ),
	.datae(!\imem~71_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'hFBCBF8C83B0B3808;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = (\imem~3_combout  & !\imem~73_combout )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(!\imem~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h3300330033003300;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N26
dffeas \IR[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N34
dffeas \IR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[19]_OTERM215 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19] .is_wysiwyg = "true";
defparam \IR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N18
cyclonev_lcell_comb \IR[19]_NEW214 (
// Equation(s):
// \IR[19]_OTERM215  = ( \imem~82_combout  & ( (IR[19]) # (\Decoder9~1_combout ) ) ) # ( !\imem~82_combout  & ( (!\Decoder9~1_combout  & IR[19]) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(!IR[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[19]_OTERM215 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[19]_NEW214 .extended_lut = "off";
defparam \IR[19]_NEW214 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \IR[19]_NEW214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N35
dffeas \IR[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[19]_OTERM215 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( \IR[19]~DUPLICATE_q  & ( (\IR[12]~DUPLICATE_q  & (\IR[18]~DUPLICATE_q  & !\IR[8]~DUPLICATE_q )) ) )

	.dataa(!\IR[12]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\IR[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000010101010;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N9
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( \Equal2~2_combout  & ( (\Equal2~0_combout  & \Equal2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~0_combout ),
	.datad(!\Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h00000000000F000F;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N6
cyclonev_lcell_comb \keyval[0]~1 (
// Equation(s):
// \keyval[0]~1_combout  = ( \Equal2~3_combout  & ( (!\WideNor0~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !IR[15])) ) ) # ( !\Equal2~3_combout  & ( (!\WideNor0~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!IR[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval[0]~1 .extended_lut = "off";
defparam \keyval[0]~1 .lut_mask = 64'h2222222220202020;
defparam \keyval[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N40
dffeas \keyval[1]_NEW_REG160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM161 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG160 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N30
cyclonev_lcell_comb \keyval[1]_OTERM163~feeder (
// Equation(s):
// \keyval[1]_OTERM163~feeder_combout  = ( \Equal2~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval[1]_OTERM163~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval[1]_OTERM163~feeder .extended_lut = "off";
defparam \keyval[1]_OTERM163~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \keyval[1]_OTERM163~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N32
dffeas \keyval[1]_NEW_REG162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keyval[1]_OTERM163~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG162 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N14
dffeas \keyval[1]_NEW_REG158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG158 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N50
dffeas \keyval[1]_NEW_REG168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG168 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N36
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( !IR[13] & ( !IR[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[15]),
	.datad(gnd),
	.datae(!IR[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N38
dffeas \keyval[1]_NEW_REG166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\always9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM167 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG166 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG166 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N8
dffeas \keyval[1]_NEW_REG164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[1]_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[1]_NEW_REG164 .is_wysiwyg = "true";
defparam \keyval[1]_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N51
cyclonev_lcell_comb \keyval~4 (
// Equation(s):
// \keyval~4_combout  = ( \keyval[1]_OTERM167  & ( \keyval[1]_OTERM165  & ( (\keyval[1]_OTERM161  & (\keyval[1]_OTERM163  & (\keyval[1]_OTERM159  & !\keyval[1]_OTERM169 ))) ) ) )

	.dataa(!\keyval[1]_OTERM161 ),
	.datab(!\keyval[1]_OTERM163 ),
	.datac(!\keyval[1]_OTERM159 ),
	.datad(!\keyval[1]_OTERM169 ),
	.datae(!\keyval[1]_OTERM167 ),
	.dataf(!\keyval[1]_OTERM165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval~4 .extended_lut = "off";
defparam \keyval~4 .lut_mask = 64'h0000000000000100;
defparam \keyval~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N47
dffeas \keyval[0]_NEW_REG172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[0]_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[0]_NEW_REG172 .is_wysiwyg = "true";
defparam \keyval[0]_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N42
cyclonev_lcell_comb \keyval~0 (
// Equation(s):
// \keyval~0_combout  = ( !\keyval[0]_OTERM173  & ( \keyval[1]_OTERM159  & ( (\keyval[1]_OTERM161  & (\keyval[1]_OTERM165  & (\keyval[1]_OTERM167  & \keyval[1]_OTERM163 ))) ) ) )

	.dataa(!\keyval[1]_OTERM161 ),
	.datab(!\keyval[1]_OTERM165 ),
	.datac(!\keyval[1]_OTERM167 ),
	.datad(!\keyval[1]_OTERM163 ),
	.datae(!\keyval[0]_OTERM173 ),
	.dataf(!\keyval[1]_OTERM159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval~0 .extended_lut = "off";
defparam \keyval~0 .lut_mask = 64'h0000000000010000;
defparam \keyval~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \keyval[2]_NEW_REG170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[2]_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[2]_NEW_REG170 .is_wysiwyg = "true";
defparam \keyval[2]_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N18
cyclonev_lcell_comb \keyval~3 (
// Equation(s):
// \keyval~3_combout  = ( !\keyval[2]_OTERM171  & ( \keyval[1]_OTERM159  & ( (\keyval[1]_OTERM167  & (\keyval[1]_OTERM165  & (\keyval[1]_OTERM161  & \keyval[1]_OTERM163 ))) ) ) )

	.dataa(!\keyval[1]_OTERM167 ),
	.datab(!\keyval[1]_OTERM165 ),
	.datac(!\keyval[1]_OTERM161 ),
	.datad(!\keyval[1]_OTERM163 ),
	.datae(!\keyval[2]_OTERM171 ),
	.dataf(!\keyval[1]_OTERM159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval~3 .extended_lut = "off";
defparam \keyval~3 .lut_mask = 64'h0000000000010000;
defparam \keyval~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N26
dffeas \keyval[3]_NEW_REG174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyval[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyval[3]_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \keyval[3]_NEW_REG174 .is_wysiwyg = "true";
defparam \keyval[3]_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N24
cyclonev_lcell_comb \keyval~2 (
// Equation(s):
// \keyval~2_combout  = ( !\keyval[3]_OTERM175  & ( \keyval[1]_OTERM159  & ( (\keyval[1]_OTERM167  & (\keyval[1]_OTERM165  & (\keyval[1]_OTERM161  & \keyval[1]_OTERM163 ))) ) ) )

	.dataa(!\keyval[1]_OTERM167 ),
	.datab(!\keyval[1]_OTERM165 ),
	.datac(!\keyval[1]_OTERM161 ),
	.datad(!\keyval[1]_OTERM163 ),
	.datae(!\keyval[3]_OTERM175 ),
	.dataf(!\keyval[1]_OTERM159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keyval~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keyval~2 .extended_lut = "off";
defparam \keyval~2 .lut_mask = 64'h0000000000010000;
defparam \keyval~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N54
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\keyval~2_combout  & ( (!\keyval~4_combout  & (!\keyval~0_combout  & !\keyval~3_combout )) ) )

	.dataa(!\keyval~4_combout ),
	.datab(!\keyval~0_combout ),
	.datac(!\keyval~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keyval~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \regs~49 (
// Equation(s):
// \regs~49_combout  = ( !\Equal0~0_combout  & ( (IR[3] & (IR[2] & (\regs~4_combout  & !\WideOr18~0_combout ))) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\regs~4_combout ),
	.datad(!\WideOr18~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~49 .extended_lut = "off";
defparam \regs~49 .lut_mask = 64'h0100010000000000;
defparam \regs~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \regs~48 (
// Equation(s):
// \regs~48_combout  = ( \Selector72~4_combout  & ( \WideOr18~0_combout  & ( !\Selector69~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector69~4_combout ),
	.datad(gnd),
	.datae(!\Selector72~4_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~48 .extended_lut = "off";
defparam \regs~48 .lut_mask = 64'h000000000000F0F0;
defparam \regs~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \regs~50 (
// Equation(s):
// \regs~50_combout  = ( \regs~48_combout  & ( \Selector71~4_combout  & ( (\regs~49_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\regs~48_combout  & ( \Selector71~4_combout  & ( (\regs~49_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( \regs~48_combout  & ( !\Selector71~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Selector70~4_combout ) # (\regs~49_combout ))) ) ) ) # ( !\regs~48_combout  & ( 
// !\Selector71~4_combout  & ( (\regs~49_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\regs~49_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\regs~48_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~50 .extended_lut = "off";
defparam \regs~50 .lut_mask = 64'h005500DD00550055;
defparam \regs~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \regs[1][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~255_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \regs~85 (
// Equation(s):
// \regs~85_combout  = ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\WideOr18~0_combout  & (\Selector70~4_combout  & (\Selector69~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~85 .extended_lut = "off";
defparam \regs~85 .lut_mask = 64'h0000000100000000;
defparam \regs~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N36
cyclonev_lcell_comb \regs~258 (
// Equation(s):
// \regs~258_combout  = ( \memin[15]~128_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~128_combout ),
	.dataf(!\regs~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~258 .extended_lut = "off";
defparam \regs~258 .lut_mask = 64'h000000000000FFFF;
defparam \regs~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( state[0] & ( \state[4]~DUPLICATE_q  & ( (state[3] & (!state[1] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\state[2]~DUPLICATE_q ))) ) ) ) # ( state[0] & ( !\state[4]~DUPLICATE_q  & ( (!state[3] & (state[1] & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \state[2]~DUPLICATE_q ))) ) ) ) # ( !state[0] & ( !\state[4]~DUPLICATE_q  & ( (!state[1] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] $ (!\state[2]~DUPLICATE_q )))) ) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(!state[0]),
	.dataf(!\state[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'h0408000200000400;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \regs~29 (
// Equation(s):
// \regs~29_combout  = ( !IR[2] & ( !IR[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29 .extended_lut = "off";
defparam \regs~29 .lut_mask = 64'hF0F0F0F000000000;
defparam \regs~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \regs~32 (
// Equation(s):
// \regs~32_combout  = ( !\Equal0~0_combout  & ( (!\WideOr18~0_combout  & (\regs~29_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~4_combout ))) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\regs~29_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~32 .extended_lut = "off";
defparam \regs~32 .lut_mask = 64'h0002000200000000;
defparam \regs~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N42
cyclonev_lcell_comb \regs~33 (
// Equation(s):
// \regs~33_combout  = ( \Selector71~4_combout  & ( \regs~32_combout  ) ) # ( !\Selector71~4_combout  & ( \regs~32_combout  ) ) # ( !\Selector71~4_combout  & ( !\regs~32_combout  & ( (\Selector69~4_combout  & (\always2~0_combout  & (\Selector72~4_combout  & 
// \Selector70~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\regs~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33 .extended_lut = "off";
defparam \regs~33 .lut_mask = 64'h00010000FFFFFFFF;
defparam \regs~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N37
dffeas \regs[13][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~258_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \regs~59 (
// Equation(s):
// \regs~59_combout  = ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector70~4_combout  & (\WideOr18~0_combout  & !\Selector69~4_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector70~4_combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~59 .extended_lut = "off";
defparam \regs~59 .lut_mask = 64'h0000010000000000;
defparam \regs~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \regs~256 (
// Equation(s):
// \regs~256_combout  = ( \regs~59_combout  & ( \memin[15]~128_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~256 .extended_lut = "off";
defparam \regs~256 .lut_mask = 64'h000000000000FFFF;
defparam \regs~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \regs~61 (
// Equation(s):
// \regs~61_combout  = ( !\Equal0~0_combout  & ( (IR[3] & (!IR[2] & (!\WideOr18~0_combout  & \regs~4_combout ))) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~61 .extended_lut = "off";
defparam \regs~61 .lut_mask = 64'h0040004000000000;
defparam \regs~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \regs~62 (
// Equation(s):
// \regs~62_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( ((!\Selector71~4_combout  & (\Selector70~4_combout  & \regs~48_combout ))) # (\regs~61_combout ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs~48_combout ),
	.datad(!\regs~61_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~62 .extended_lut = "off";
defparam \regs~62 .lut_mask = 64'h0000000002FF02FF;
defparam \regs~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \regs[5][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~256_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \regs~73 (
// Equation(s):
// \regs~73_combout  = ( \Selector72~4_combout  & ( !\Selector70~4_combout  & ( (\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & !\Selector71~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73 .extended_lut = "off";
defparam \regs~73 .lut_mask = 64'h0000010000000000;
defparam \regs~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \regs~257 (
// Equation(s):
// \regs~257_combout  = ( \memin[15]~128_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~128_combout ),
	.dataf(!\regs~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~257 .extended_lut = "off";
defparam \regs~257 .lut_mask = 64'h000000000000FFFF;
defparam \regs~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \regs~43 (
// Equation(s):
// \regs~43_combout  = ( !\Equal0~0_combout  & ( !\WideOr18~0_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~43 .extended_lut = "off";
defparam \regs~43 .lut_mask = 64'hCCCCCCCC00000000;
defparam \regs~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N45
cyclonev_lcell_comb \regs~75 (
// Equation(s):
// \regs~75_combout  = ( !\Selector71~4_combout  & ( (\Selector72~4_combout  & (\WideOr18~0_combout  & (!\Selector70~4_combout  & \Selector69~4_combout ))) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\WideOr18~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(gnd),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~75 .extended_lut = "off";
defparam \regs~75 .lut_mask = 64'h0010001000000000;
defparam \regs~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \regs~76 (
// Equation(s):
// \regs~76_combout  = ( \regs~4_combout  & ( \regs~75_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regs~4_combout  & ( \regs~75_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \regs~4_combout  & ( 
// !\regs~75_combout  & ( (\regs~43_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!IR[3] & IR[2]))) ) ) )

	.dataa(!\regs~43_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\regs~4_combout ),
	.dataf(!\regs~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~76 .extended_lut = "off";
defparam \regs~76 .lut_mask = 64'h0000001033333333;
defparam \regs~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \regs[9][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~257_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][15]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][15]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][15]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][15]~q  ) ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\regs[13][15]~q ),
	.datac(!\regs[5][15]~q ),
	.datad(!\regs[9][15]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \regs~71 (
// Equation(s):
// \regs~71_combout  = ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & !\Selector70~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~71 .extended_lut = "off";
defparam \regs~71 .lut_mask = 64'h0100000000000000;
defparam \regs~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \regs~253 (
// Equation(s):
// \regs~253_combout  = ( \memin[15]~128_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~253 .extended_lut = "off";
defparam \regs~253 .lut_mask = 64'h0000000033333333;
defparam \regs~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Selector72~4_Duplicate (
// Equation(s):
// \Selector72~4_Duplicate_6  = ( \state[4]~DUPLICATE_q  & ( state[0] & ( \Selector72~3_combout  ) ) ) # ( !\state[4]~DUPLICATE_q  & ( state[0] & ( \Selector72~2_combout  ) ) ) # ( \state[4]~DUPLICATE_q  & ( !state[0] & ( \Selector72~1_combout  ) ) ) # ( 
// !\state[4]~DUPLICATE_q  & ( !state[0] & ( \Selector72~0_combout  ) ) )

	.dataa(!\Selector72~1_combout ),
	.datab(!\Selector72~0_combout ),
	.datac(!\Selector72~3_combout ),
	.datad(!\Selector72~2_combout ),
	.datae(!\state[4]~DUPLICATE_q ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~4_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~4_Duplicate .extended_lut = "off";
defparam \Selector72~4_Duplicate .lut_mask = 64'h3333555500FF0F0F;
defparam \Selector72~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \regs~1 (
// Equation(s):
// \regs~1_combout  = ( IR[0] & ( !IR[1] ) )

	.dataa(gnd),
	.datab(!IR[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1 .extended_lut = "off";
defparam \regs~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \regs~21 (
// Equation(s):
// \regs~21_combout  = ( \regs~1_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Equal0~0_combout  & (IR[2] & (!IR[3] & !\WideOr18~0_combout ))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\WideOr18~0_combout ),
	.datae(!\regs~1_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21 .extended_lut = "off";
defparam \regs~21 .lut_mask = 64'h0000000000002000;
defparam \regs~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \regs~22 (
// Equation(s):
// \regs~22_combout  = ( \Selector69~4_combout  & ( \regs~21_combout  ) ) # ( !\Selector69~4_combout  & ( \regs~21_combout  ) ) # ( \Selector69~4_combout  & ( !\regs~21_combout  & ( (!\Selector72~4_Duplicate_6  & (\always2~0_combout  & 
// (!\Selector70~4_combout  & !\Selector71~4_combout ))) ) ) )

	.dataa(!\Selector72~4_Duplicate_6 ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\regs~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~22 .extended_lut = "off";
defparam \regs~22 .lut_mask = 64'h00002000FFFFFFFF;
defparam \regs~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N34
dffeas \regs[8][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~253_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \regs~55 (
// Equation(s):
// \regs~55_combout  = ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( (\WideOr18~0_combout  & (\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector69~4_combout ))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~55 .extended_lut = "off";
defparam \regs~55 .lut_mask = 64'h0100000000000000;
defparam \regs~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \regs~252 (
// Equation(s):
// \regs~252_combout  = ( \memin[15]~128_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~252 .extended_lut = "off";
defparam \regs~252 .lut_mask = 64'h0000000033333333;
defparam \regs~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \regs~57 (
// Equation(s):
// \regs~57_combout  = ( !\Selector71~4_combout  & ( (\WideOr18~0_combout  & (!\Selector72~4_combout  & (\Selector70~4_combout  & !\Selector69~4_combout ))) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(gnd),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~57 .extended_lut = "off";
defparam \regs~57 .lut_mask = 64'h0400040000000000;
defparam \regs~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \regs~58 (
// Equation(s):
// \regs~58_combout  = ( \regs~1_combout  & ( \regs~57_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regs~1_combout  & ( \regs~57_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \regs~1_combout  & ( 
// !\regs~57_combout  & ( (IR[3] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!IR[2] & \regs~43_combout ))) ) ) )

	.dataa(!IR[3]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!IR[2]),
	.datad(!\regs~43_combout ),
	.datae(!\regs~1_combout ),
	.dataf(!\regs~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58 .extended_lut = "off";
defparam \regs~58 .lut_mask = 64'h0000001033333333;
defparam \regs~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \regs[4][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~252_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \regs~41 (
// Equation(s):
// \regs~41_combout  = ( !\Selector69~4_combout  & ( !\Selector72~4_combout  & ( (!\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & !\Selector71~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41 .extended_lut = "off";
defparam \regs~41 .lut_mask = 64'h0200000000000000;
defparam \regs~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \regs~251 (
// Equation(s):
// \regs~251_combout  = ( \memin[15]~128_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~251 .extended_lut = "off";
defparam \regs~251 .lut_mask = 64'h0000000033333333;
defparam \regs~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \regs~44 (
// Equation(s):
// \regs~44_combout  = ( !\Selector69~4_combout  & ( \WideOr18~0_combout  & ( (!\Selector70~4_combout  & (!\Selector71~4_combout  & !\Selector72~4_combout )) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(gnd),
	.datae(!\Selector69~4_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~44 .extended_lut = "off";
defparam \regs~44 .lut_mask = 64'h0000000080800000;
defparam \regs~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \regs~45 (
// Equation(s):
// \regs~45_combout  = ( \regs~43_combout  & ( \regs~44_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regs~43_combout  & ( \regs~44_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \regs~43_combout  & ( 
// !\regs~44_combout  & ( (\regs~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (IR[2] & IR[3]))) ) ) )

	.dataa(!\regs~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!IR[2]),
	.datad(!IR[3]),
	.datae(!\regs~43_combout ),
	.dataf(!\regs~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~45 .extended_lut = "off";
defparam \regs~45 .lut_mask = 64'h0000000133333333;
defparam \regs~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N2
dffeas \regs[0][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~251_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \regs~83 (
// Equation(s):
// \regs~83_combout  = ( \Selector70~4_combout  & ( !\Selector72~4_combout  & ( (\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector71~4_combout  & \WideOr18~0_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector71~4_combout ),
	.datad(!\WideOr18~0_combout ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~83 .extended_lut = "off";
defparam \regs~83 .lut_mask = 64'h0000001000000000;
defparam \regs~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \regs~254 (
// Equation(s):
// \regs~254_combout  = ( \memin[15]~128_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~254 .extended_lut = "off";
defparam \regs~254 .lut_mask = 64'h0000000033333333;
defparam \regs~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N45
cyclonev_lcell_comb \regs~30 (
// Equation(s):
// \regs~30_combout  = ( !\WideOr18~0_combout  & ( (\regs~29_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Equal0~0_combout  & \regs~1_combout ))) ) )

	.dataa(!\regs~29_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30 .extended_lut = "off";
defparam \regs~30 .lut_mask = 64'h0010001000000000;
defparam \regs~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N36
cyclonev_lcell_comb \regs~31 (
// Equation(s):
// \regs~31_combout  = ( \Selector71~4_combout  & ( \Selector69~4_combout  & ( \regs~30_combout  ) ) ) # ( !\Selector71~4_combout  & ( \Selector69~4_combout  & ( ((!\Selector72~4_combout  & (\always2~0_combout  & \Selector70~4_combout ))) # (\regs~30_combout 
// ) ) ) ) # ( \Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~30_combout  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~30_combout  ) ) )

	.dataa(!\regs~30_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\always2~0_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~31 .extended_lut = "off";
defparam \regs~31 .lut_mask = 64'h55555555555D5555;
defparam \regs~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N53
dffeas \regs[12][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~254_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[12][15]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[8][15]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[4][15]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[0][15]~q  ) ) )

	.dataa(!\regs[8][15]~q ),
	.datab(!\regs[4][15]~q ),
	.datac(!\regs[0][15]~q ),
	.datad(!\regs[12][15]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \regs~63 (
// Equation(s):
// \regs~63_combout  = ( !\Selector69~4_combout  & ( \Selector71~4_combout  & ( (\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & !\Selector72~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~63 .extended_lut = "off";
defparam \regs~63 .lut_mask = 64'h0000000001000000;
defparam \regs~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N3
cyclonev_lcell_comb \regs~260 (
// Equation(s):
// \regs~260_combout  = ( \memin[15]~128_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~260 .extended_lut = "off";
defparam \regs~260 .lut_mask = 64'h0000000055555555;
defparam \regs~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N33
cyclonev_lcell_comb \regs~7 (
// Equation(s):
// \regs~7_combout  = ( IR[0] & ( IR[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~7 .extended_lut = "off";
defparam \regs~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \regs~65 (
// Equation(s):
// \regs~65_combout  = ( !\Selector72~4_combout  & ( (\Selector71~4_combout  & (\Selector70~4_combout  & (\WideOr18~0_combout  & !\Selector69~4_combout ))) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(gnd),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~65 .extended_lut = "off";
defparam \regs~65 .lut_mask = 64'h0100010000000000;
defparam \regs~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N45
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( \regs~7_combout  & ( \regs~65_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regs~7_combout  & ( \regs~65_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \regs~7_combout  & ( 
// !\regs~65_combout  & ( (IR[3] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\regs~43_combout  & !IR[2]))) ) ) )

	.dataa(!IR[3]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regs~43_combout ),
	.datad(!IR[2]),
	.datae(!\regs~7_combout ),
	.dataf(!\regs~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h0000010033333333;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N4
dffeas \regs[6][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~260_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \regs~87 (
// Equation(s):
// \regs~87_combout  = ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( (\WideOr18~0_combout  & (\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Selector69~4_combout ))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~87 .extended_lut = "off";
defparam \regs~87 .lut_mask = 64'h0000000100000000;
defparam \regs~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \regs~262 (
// Equation(s):
// \regs~262_combout  = ( \memin[15]~128_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~128_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~262 .extended_lut = "off";
defparam \regs~262 .lut_mask = 64'h0000333300003333;
defparam \regs~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N18
cyclonev_lcell_comb \regs~34 (
// Equation(s):
// \regs~34_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~29_combout  & ( (\regs~7_combout  & (!\Equal0~0_combout  & !\WideOr18~0_combout )) ) ) )

	.dataa(!\regs~7_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~34 .extended_lut = "off";
defparam \regs~34 .lut_mask = 64'h0000000000004040;
defparam \regs~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \regs~35 (
// Equation(s):
// \regs~35_combout  = ( \Selector71~4_combout  & ( \Selector69~4_combout  & ( ((\Selector70~4_combout  & (!\Selector72~4_combout  & \always2~0_combout ))) # (\regs~34_combout ) ) ) ) # ( !\Selector71~4_combout  & ( \Selector69~4_combout  & ( 
// \regs~34_combout  ) ) ) # ( \Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~34_combout  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~34_combout  ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs~34_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35 .extended_lut = "off";
defparam \regs~35 .lut_mask = 64'h3333333333333373;
defparam \regs~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \regs[14][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~262_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \regs~51 (
// Equation(s):
// \regs~51_combout  = ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( (\WideOr18~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector70~4_combout  & !\Selector69~4_combout ))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~51 .extended_lut = "off";
defparam \regs~51 .lut_mask = 64'h0000100000000000;
defparam \regs~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N3
cyclonev_lcell_comb \regs~259 (
// Equation(s):
// \regs~259_combout  = ( \memin[15]~128_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~51_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~259 .extended_lut = "off";
defparam \regs~259 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N9
cyclonev_lcell_comb \regs~8 (
// Equation(s):
// \regs~8_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~7_combout  & ( (!\WideOr18~0_combout  & (!\Equal0~0_combout  & (IR[2] & IR[3]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!IR[2]),
	.datad(!IR[3]),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~8 .extended_lut = "off";
defparam \regs~8 .lut_mask = 64'h0000000000000008;
defparam \regs~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N57
cyclonev_lcell_comb \regs~9 (
// Equation(s):
// \regs~9_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs~8_combout  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs~8_combout  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs~8_combout  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( ((!\Selector72~4_combout  & (\Selector71~4_combout  & \always2~0_combout ))) # (\regs~8_combout ) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs~8_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~9 .extended_lut = "off";
defparam \regs~9 .lut_mask = 64'h0F2F0F0F0F0F0F0F;
defparam \regs~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N4
dffeas \regs[2][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~259_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \regs~77 (
// Equation(s):
// \regs~77_combout  = ( !\Selector72~4_combout  & ( \WideOr18~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector69~4_combout  & (!\Selector70~4_combout  & \Selector71~4_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector69~4_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~77 .extended_lut = "off";
defparam \regs~77 .lut_mask = 64'h0000000000100000;
defparam \regs~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N18
cyclonev_lcell_comb \regs~261 (
// Equation(s):
// \regs~261_combout  = ( \memin[15]~128_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~128_combout ),
	.dataf(!\regs~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~261 .extended_lut = "off";
defparam \regs~261 .lut_mask = 64'h000000000000FFFF;
defparam \regs~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N27
cyclonev_lcell_comb \regs~25 (
// Equation(s):
// \regs~25_combout  = ( !IR[3] & ( IR[2] & ( (\regs~7_combout  & (!\Equal0~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\WideOr18~0_combout ))) ) ) )

	.dataa(!\regs~7_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\WideOr18~0_combout ),
	.datae(!IR[3]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~25 .extended_lut = "off";
defparam \regs~25 .lut_mask = 64'h0000000004000000;
defparam \regs~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \regs~26 (
// Equation(s):
// \regs~26_combout  = ( \Selector71~4_combout  & ( \Selector69~4_combout  & ( ((!\Selector70~4_combout  & (!\Selector72~4_combout  & \always2~0_combout ))) # (\regs~25_combout ) ) ) ) # ( !\Selector71~4_combout  & ( \Selector69~4_combout  & ( 
// \regs~25_combout  ) ) ) # ( \Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~25_combout  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector69~4_combout  & ( \regs~25_combout  ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs~25_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~26 .extended_lut = "off";
defparam \regs~26 .lut_mask = 64'h0F0F0F0F0F0F0F8F;
defparam \regs~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \regs[10][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~261_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[14][15]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[10][15]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[6][15]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[2][15]~q  ) ) )

	.dataa(!\regs[6][15]~q ),
	.datab(!\regs[14][15]~q ),
	.datac(!\regs[2][15]~q ),
	.datad(!\regs[10][15]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \regs~79 (
// Equation(s):
// \regs~79_combout  = ( \Selector69~4_combout  & ( \Selector71~4_combout  & ( (!\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & \Selector72~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~79 .extended_lut = "off";
defparam \regs~79 .lut_mask = 64'h0000000000000002;
defparam \regs~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \regs~265 (
// Equation(s):
// \regs~265_combout  = ( \memin[15]~128_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~265 .extended_lut = "off";
defparam \regs~265 .lut_mask = 64'h0000000055555555;
defparam \regs~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \regs~10 (
// Equation(s):
// \regs~10_combout  = ( IR[1] & ( !IR[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[1]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10 .extended_lut = "off";
defparam \regs~10 .lut_mask = 64'h0000FFFF00000000;
defparam \regs~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \regs~81 (
// Equation(s):
// \regs~81_combout  = ( \Selector69~4_combout  & ( (\WideOr18~0_combout  & (!\Selector70~4_combout  & (\Selector72~4_combout  & \Selector71~4_combout ))) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(gnd),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~81 .extended_lut = "off";
defparam \regs~81 .lut_mask = 64'h0000000000040004;
defparam \regs~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N33
cyclonev_lcell_comb \regs~82 (
// Equation(s):
// \regs~82_combout  = ( \regs~10_combout  & ( \regs~81_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regs~10_combout  & ( \regs~81_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \regs~10_combout  & ( 
// !\regs~81_combout  & ( (\regs~43_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (IR[2] & !IR[3]))) ) ) )

	.dataa(!\regs~43_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!IR[2]),
	.datad(!IR[3]),
	.datae(!\regs~10_combout ),
	.dataf(!\regs~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~82 .extended_lut = "off";
defparam \regs~82 .lut_mask = 64'h0000010033333333;
defparam \regs~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \regs[11][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~265_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \regs~53 (
// Equation(s):
// \regs~53_combout  = ( !\Selector69~4_combout  & ( \Selector71~4_combout  & ( (!\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & \Selector72~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~53 .extended_lut = "off";
defparam \regs~53 .lut_mask = 64'h0000000000020000;
defparam \regs~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \regs~263 (
// Equation(s):
// \regs~263_combout  = ( \memin[15]~128_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~263 .extended_lut = "off";
defparam \regs~263 .lut_mask = 64'h0000000033333333;
defparam \regs~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \regs~11 (
// Equation(s):
// \regs~11_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~10_combout  & ( (!\WideOr18~0_combout  & (!\Equal0~0_combout  & (IR[3] & IR[2]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~11 .extended_lut = "off";
defparam \regs~11 .lut_mask = 64'h0000000000000008;
defparam \regs~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \regs~12 (
// Equation(s):
// \regs~12_combout  = ( \Selector71~4_combout  & ( \regs~11_combout  ) ) # ( !\Selector71~4_combout  & ( \regs~11_combout  ) ) # ( \Selector71~4_combout  & ( !\regs~11_combout  & ( (!\Selector70~4_combout  & (\Selector72~4_combout  & (\always2~0_combout  & 
// !\Selector69~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\always2~0_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\regs~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~12 .extended_lut = "off";
defparam \regs~12 .lut_mask = 64'h00000200FFFFFFFF;
defparam \regs~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \regs[3][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~263_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( \Selector72~4_combout  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & \Selector71~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'h0000000000000002;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \regs~264 (
// Equation(s):
// \regs~264_combout  = ( \memin[15]~128_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~264 .extended_lut = "off";
defparam \regs~264 .lut_mask = 64'h0000000055555555;
defparam \regs~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N21
cyclonev_lcell_comb \regs~69 (
// Equation(s):
// \regs~69_combout  = ( !\WideOr18~0_combout  & ( !\Equal0~0_combout  & ( (\regs~10_combout  & (IR[3] & !IR[2])) ) ) )

	.dataa(!\regs~10_combout ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(gnd),
	.datae(!\WideOr18~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~69 .extended_lut = "off";
defparam \regs~69 .lut_mask = 64'h1010000000000000;
defparam \regs~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \regs~70 (
// Equation(s):
// \regs~70_combout  = ( \regs~48_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Selector70~4_combout  & \Selector71~4_combout )) # (\regs~69_combout ))) ) ) # ( !\regs~48_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// \regs~69_combout ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regs~69_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(gnd),
	.dataf(!\regs~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~70 .extended_lut = "off";
defparam \regs~70 .lut_mask = 64'h0303030303130313;
defparam \regs~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \regs[7][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~264_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \regs~89 (
// Equation(s):
// \regs~89_combout  = ( \Selector69~4_combout  & ( \Selector71~4_combout  & ( (\Selector70~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\WideOr18~0_combout  & \Selector72~4_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~89 .extended_lut = "off";
defparam \regs~89 .lut_mask = 64'h0000000000000001;
defparam \regs~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N30
cyclonev_lcell_comb \regs~266 (
// Equation(s):
// \regs~266_combout  = ( \regs~89_combout  & ( \memin[15]~128_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~89_combout ),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~266 .extended_lut = "off";
defparam \regs~266 .lut_mask = 64'h000000000000FFFF;
defparam \regs~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N0
cyclonev_lcell_comb \regs~36 (
// Equation(s):
// \regs~36_combout  = ( \regs~10_combout  & ( \regs~29_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Equal0~0_combout  & !\WideOr18~0_combout )) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Equal0~0_combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(gnd),
	.datae(!\regs~10_combout ),
	.dataf(!\regs~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~36 .extended_lut = "off";
defparam \regs~36 .lut_mask = 64'h0000000000004040;
defparam \regs~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N18
cyclonev_lcell_comb \regs~37 (
// Equation(s):
// \regs~37_combout  = ( \Selector71~4_combout  & ( \Selector70~4_combout  & ( ((\always2~0_combout  & (\Selector69~4_combout  & \Selector72~4_combout ))) # (\regs~36_combout ) ) ) ) # ( !\Selector71~4_combout  & ( \Selector70~4_combout  & ( \regs~36_combout 
//  ) ) ) # ( \Selector71~4_combout  & ( !\Selector70~4_combout  & ( \regs~36_combout  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector70~4_combout  & ( \regs~36_combout  ) ) )

	.dataa(!\always2~0_combout ),
	.datab(!\regs~36_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37 .extended_lut = "off";
defparam \regs~37 .lut_mask = 64'h3333333333333337;
defparam \regs~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \regs[15][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~266_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[15][15]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[11][15]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[7][15]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[3][15]~q  ) ) )

	.dataa(!\regs[11][15]~q ),
	.datab(!\regs[3][15]~q ),
	.datac(!\regs[7][15]~q ),
	.datad(!\regs[15][15]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~2_combout  & ( \Mux16~3_combout  & ( ((!\Selector72~4_combout  & ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout ))) # (\Selector71~4_combout ) ) ) ) # ( !\Mux16~2_combout  & ( \Mux16~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )))) ) ) ) # ( \Mux16~2_combout  & ( !\Mux16~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout )))) # (\Selector71~4_combout  & (((!\Selector72~4_combout )))) ) ) ) # ( !\Mux16~2_combout  & ( !\Mux16~3_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & ((\Mux16~0_combout ))) # (\Selector72~4_combout  & (\Mux16~1_combout )))) ) ) )

	.dataa(!\Mux16~1_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Mux16~0_combout ),
	.datae(!\Mux16~2_combout ),
	.dataf(!\Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N56
dffeas \B[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[15]_OTERM279 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B[15] .is_wysiwyg = "true";
defparam \B[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \B[15]_NEW278 (
// Equation(s):
// \B[15]_OTERM279  = ( \memin[15]~128_combout  & ( (B[15]) # (\WideOr20~0_combout ) ) ) # ( !\memin[15]~128_combout  & ( (!\WideOr20~0_combout  & B[15]) ) )

	.dataa(gnd),
	.datab(!\WideOr20~0_combout ),
	.datac(!B[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[15]_OTERM279 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[15]_NEW278 .extended_lut = "off";
defparam \B[15]_NEW278 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \B[15]_NEW278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[15]_OTERM211 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N53
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~10_combout  = ( !\memin[15]~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N32
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N4
dffeas \PC[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~22  = CARRY(( !PC[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~54  = CARRY(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Add0~53_sumout  & ( (!\LdPC~1_combout ) # (\memin[10]~108_combout ) ) ) # ( !\Add0~53_sumout  & ( (\LdPC~1_combout  & \memin[10]~108_combout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N27
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \PC[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \PC[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( \PC[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N38
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~8_combout  = ( !\memin[12]~116_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N51
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( !\memin[12]~116_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N52
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N56
dffeas \MAR[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~128_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N38
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \Selector63~17 (
// Equation(s):
// \Selector63~17_combout  = ( !\imem~104_combout  & ( (\imem~124_combout  & (!\imem~118_combout  & !\imem~109_combout )) ) )

	.dataa(!\imem~124_combout ),
	.datab(!\imem~118_combout ),
	.datac(gnd),
	.datad(!\imem~109_combout ),
	.datae(gnd),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~17 .extended_lut = "off";
defparam \Selector63~17 .lut_mask = 64'h4400440000000000;
defparam \Selector63~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N50
dffeas \Selector63~17_OTERM117DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector63~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector63~17_OTERM117DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector63~17_OTERM117DUPLICATE .is_wysiwyg = "true";
defparam \Selector63~17_OTERM117DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N53
dffeas \B[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[22]_OTERM307 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B[22] .is_wysiwyg = "true";
defparam \B[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N51
cyclonev_lcell_comb \B[22]_NEW306 (
// Equation(s):
// \B[22]_OTERM307  = ( \memin[22]~12_combout  & ( (B[22]) # (\WideOr20~0_combout ) ) ) # ( !\memin[22]~12_combout  & ( (!\WideOr20~0_combout  & B[22]) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[22]),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[22]_OTERM307 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[22]_NEW306 .extended_lut = "off";
defparam \B[22]_NEW306 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \B[22]_NEW306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N32
dffeas \A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[22]_OTERM239 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A[22] .is_wysiwyg = "true";
defparam \A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N27
cyclonev_lcell_comb \A[22]_NEW238 (
// Equation(s):
// \A[22]_OTERM239  = ( \memin[22]~12_combout  & ( (A[22]) # (\WideOr23~0_combout ) ) ) # ( !\memin[22]~12_combout  & ( (!\WideOr23~0_combout  & A[22]) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(gnd),
	.datac(!A[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[22]_OTERM239 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[22]_NEW238 .extended_lut = "off";
defparam \A[22]_NEW238 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A[22]_NEW238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N44
dffeas \B[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[21]_OTERM293 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B[21] .is_wysiwyg = "true";
defparam \B[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \B[21]_NEW292 (
// Equation(s):
// \B[21]_OTERM293  = ( \memin[21]~16_combout  & ( (B[21]) # (\WideOr20~0_combout ) ) ) # ( !\memin[21]~16_combout  & ( (!\WideOr20~0_combout  & B[21]) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(!B[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[21]_OTERM293 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[21]_NEW292 .extended_lut = "off";
defparam \B[21]_NEW292 .lut_mask = 64'h2222222277777777;
defparam \B[21]_NEW292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[20]_OTERM235 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A[20] .is_wysiwyg = "true";
defparam \A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \memin[17]~5 (
// Equation(s):
// \memin[17]~5_combout  = ( \WideOr21~0_combout  & ( !IR[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[23]),
	.datae(gnd),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~5 .extended_lut = "off";
defparam \memin[17]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \memin[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N9
cyclonev_lcell_comb \memin[20]~19 (
// Equation(s):
// \memin[20]~19_combout  = ( \DrPC~0_combout  & ( (!PC[20] & !\memin[17]~5_combout ) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(!\memin[17]~5_combout ),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~19 .extended_lut = "off";
defparam \memin[20]~19 .lut_mask = 64'hFF00FF00F000F000;
defparam \memin[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N10
dffeas \B[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[20]_OTERM291 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B[20] .is_wysiwyg = "true";
defparam \B[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N48
cyclonev_lcell_comb \B[20]_NEW290 (
// Equation(s):
// \B[20]_OTERM291  = ( \memin[20]~20_combout  & ( (\WideOr20~0_combout ) # (B[20]) ) ) # ( !\memin[20]~20_combout  & ( (B[20] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[20]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[20]_OTERM291 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[20]_NEW290 .extended_lut = "off";
defparam \B[20]_NEW290 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[20]_NEW290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N37
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N47
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[19]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N35
dffeas \B[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[24]_OTERM311 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B[24] .is_wysiwyg = "true";
defparam \B[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \B[24]_NEW310 (
// Equation(s):
// \B[24]_OTERM311  = ( \memin[24]~44_combout  & ( (\WideOr20~0_combout ) # (B[24]) ) ) # ( !\memin[24]~44_combout  & ( (B[24] & !\WideOr20~0_combout ) ) )

	.dataa(!B[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[24]_OTERM311 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[24]_NEW310 .extended_lut = "off";
defparam \B[24]_NEW310 .lut_mask = 64'h5500550055FF55FF;
defparam \B[24]_NEW310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[24]_OTERM243 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N57
cyclonev_lcell_comb \A[24]_NEW242 (
// Equation(s):
// \A[24]_OTERM243  = ( \memin[24]~44_combout  & ( (\WideOr23~0_combout ) # (\A[24]~DUPLICATE_q ) ) ) # ( !\memin[24]~44_combout  & ( (\A[24]~DUPLICATE_q  & !\WideOr23~0_combout ) ) )

	.dataa(!\A[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[24]_OTERM243 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[24]_NEW242 .extended_lut = "off";
defparam \A[24]_NEW242 .lut_mask = 64'h505050505F5F5F5F;
defparam \A[24]_NEW242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[23]_OTERM241 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A[23] .is_wysiwyg = "true";
defparam \A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \A[23]_NEW240 (
// Equation(s):
// \A[23]_OTERM241  = ( \memin[23]~8_combout  & ( (\WideOr23~0_combout ) # (A[23]) ) ) # ( !\memin[23]~8_combout  & ( (A[23] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(!A[23]),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[23]_OTERM241 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[23]_NEW240 .extended_lut = "off";
defparam \A[23]_NEW240 .lut_mask = 64'h303030303F3F3F3F;
defparam \A[23]_NEW240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N14
dffeas \B[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[23]_OTERM309 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B[23] .is_wysiwyg = "true";
defparam \B[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N21
cyclonev_lcell_comb \B[23]_NEW308 (
// Equation(s):
// \B[23]_OTERM309  = ( \memin[23]~8_combout  & ( (\WideOr20~0_combout ) # (B[23]) ) ) # ( !\memin[23]~8_combout  & ( (B[23] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[23]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[23]_OTERM309 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[23]_NEW308 .extended_lut = "off";
defparam \B[23]_NEW308 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[23]_NEW308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N8
dffeas \A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]_OTERM233 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A[19] .is_wysiwyg = "true";
defparam \A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \A[19]_NEW232 (
// Equation(s):
// \A[19]_OTERM233  = ( \memin[19]~48_combout  & ( (A[19]) # (\WideOr23~0_combout ) ) ) # ( !\memin[19]~48_combout  & ( (!\WideOr23~0_combout  & A[19]) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(gnd),
	.datac(!A[19]),
	.datad(gnd),
	.datae(!\memin[19]~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[19]_OTERM233 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[19]_NEW232 .extended_lut = "off";
defparam \A[19]_NEW232 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \A[19]_NEW232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[18]_OTERM231 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A[18] .is_wysiwyg = "true";
defparam \A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N51
cyclonev_lcell_comb \A[18]_NEW230 (
// Equation(s):
// \A[18]_OTERM231  = ( \memin[18]~52_combout  & ( (\WideOr23~0_combout ) # (A[18]) ) ) # ( !\memin[18]~52_combout  & ( (A[18] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(!A[18]),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[18]_OTERM231 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[18]_NEW230 .extended_lut = "off";
defparam \A[18]_NEW230 .lut_mask = 64'h303030303F3F3F3F;
defparam \A[18]_NEW230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N38
dffeas \B[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[18]_OTERM287 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B[18] .is_wysiwyg = "true";
defparam \B[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
cyclonev_lcell_comb \B[18]_NEW286 (
// Equation(s):
// \B[18]_OTERM287  = ( \memin[18]~52_combout  & ( (\WideOr20~0_combout ) # (B[18]) ) ) # ( !\memin[18]~52_combout  & ( (B[18] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[18]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[18]_OTERM287 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[18]_NEW286 .extended_lut = "off";
defparam \B[18]_NEW286 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[18]_NEW286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N47
dffeas \IR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[18]_OTERM327 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18] .is_wysiwyg = "true";
defparam \IR[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \Selector21~1_NEW_REG94_NEW186 (
// Equation(s):
// \Selector21~1_NEW_REG94_OTERM187  = ( \imem~133_combout  & ( \imem~43_combout  & ( (\Selector21~1_OTERM95  & !\Decoder9~1_combout ) ) ) ) # ( !\imem~133_combout  & ( \imem~43_combout  & ( (!\Decoder9~1_combout  & (((\Selector21~1_OTERM95 )))) # 
// (\Decoder9~1_combout  & (!\imem~82_combout  & ((!\imem~38_combout )))) ) ) ) # ( \imem~133_combout  & ( !\imem~43_combout  & ( (\Selector21~1_OTERM95  & !\Decoder9~1_combout ) ) ) ) # ( !\imem~133_combout  & ( !\imem~43_combout  & ( (\Selector21~1_OTERM95 
//  & !\Decoder9~1_combout ) ) ) )

	.dataa(!\imem~82_combout ),
	.datab(!\Selector21~1_OTERM95 ),
	.datac(!\Decoder9~1_combout ),
	.datad(!\imem~38_combout ),
	.datae(!\imem~133_combout ),
	.dataf(!\imem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_NEW_REG94_OTERM187 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1_NEW_REG94_NEW186 .extended_lut = "off";
defparam \Selector21~1_NEW_REG94_NEW186 .lut_mask = 64'h303030303A303030;
defparam \Selector21~1_NEW_REG94_NEW186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N56
dffeas \Selector21~1_NEW_REG94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_NEW_REG94_OTERM187 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector21~1_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector21~1_NEW_REG94 .is_wysiwyg = "true";
defparam \Selector21~1_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \Selector44~1_NEW_REG92_NEW190 (
// Equation(s):
// \Selector44~1_NEW_REG92_OTERM191  = ( \Selector44~1_OTERM93DUPLICATE_q  & ( (!\Decoder9~1_combout ) # ((!\imem~38_combout  & (\imem~82_combout  & \imem~43_combout ))) ) ) # ( !\Selector44~1_OTERM93DUPLICATE_q  & ( (!\imem~38_combout  & (\imem~82_combout  
// & (\imem~43_combout  & \Decoder9~1_combout ))) ) )

	.dataa(!\imem~38_combout ),
	.datab(!\imem~82_combout ),
	.datac(!\imem~43_combout ),
	.datad(!\Decoder9~1_combout ),
	.datae(gnd),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_NEW_REG92_OTERM191 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1_NEW_REG92_NEW190 .extended_lut = "off";
defparam \Selector44~1_NEW_REG92_NEW190 .lut_mask = 64'h00020002FF02FF02;
defparam \Selector44~1_NEW_REG92_NEW190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N58
dffeas \Selector44~1_OTERM93DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~1_NEW_REG92_OTERM191 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~1_OTERM93DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~1_OTERM93DUPLICATE .is_wysiwyg = "true";
defparam \Selector44~1_OTERM93DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N46
dffeas \B[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[17]_OTERM285 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[17]~DUPLICATE .is_wysiwyg = "true";
defparam \B[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \B[17]_NEW284 (
// Equation(s):
// \B[17]_OTERM285  = ( \memin[17]~64_combout  & ( (\B[17]~DUPLICATE_q ) # (\WideOr20~0_combout ) ) ) # ( !\memin[17]~64_combout  & ( (!\WideOr20~0_combout  & \B[17]~DUPLICATE_q ) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[17]_OTERM285 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[17]_NEW284 .extended_lut = "off";
defparam \B[17]_NEW284 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \B[17]_NEW284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N47
dffeas \B[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[17]_OTERM285 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B[17] .is_wysiwyg = "true";
defparam \B[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N53
dffeas \A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[17]_OTERM229 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( B[17] & ( \A[17]~DUPLICATE_q  & ( (!IR[21] & (\Selector21~1_OTERM95 )) # (IR[21] & ((\Selector44~1_OTERM93DUPLICATE_q ))) ) ) ) # ( !B[17] & ( \A[17]~DUPLICATE_q  & ( (!IR[21] & (IR[18] & ((\Selector44~1_OTERM93DUPLICATE_q )))) 
// # (IR[21] & (((!IR[18] & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( B[17] & ( !\A[17]~DUPLICATE_q  & ( (!IR[21] & (IR[18] & ((\Selector44~1_OTERM93DUPLICATE_q )))) # (IR[21] & (((!IR[18] & \Selector44~1_OTERM93DUPLICATE_q 
// )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( !B[17] & ( !\A[17]~DUPLICATE_q  & ( (!IR[21] & ((\Selector44~1_OTERM93DUPLICATE_q ) # (\Selector21~1_OTERM95 ))) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[21]),
	.datac(!\Selector21~1_OTERM95 ),
	.datad(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datae(!B[17]),
	.dataf(!\A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h0CCC036703670C3F;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N42
cyclonev_lcell_comb \B[17]_NEW284~_Duplicate (
// Equation(s):
// \B[17]_OTERM285~_Duplicate  = ( \memin[17]~64_combout  & ( (\WideOr20~0_combout ) # (\B[17]~DUPLICATE_q ) ) ) # ( !\memin[17]~64_combout  & ( (\B[17]~DUPLICATE_q  & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[17]_OTERM285~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[17]_NEW284~_Duplicate .extended_lut = "off";
defparam \B[17]_NEW284~_Duplicate .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[17]_NEW284~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[16]_OTERM227 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A[16] .is_wysiwyg = "true";
defparam \A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~34  ))
// \Add0~118  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!PC[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \memin[16]~68_combout  & ( (\Add0~117_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[16]~68_combout  & ( (!\LdPC~1_combout  & \Add0~117_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N16
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \memin[16]~67 (
// Equation(s):
// \memin[16]~67_combout  = ( \WideOr22~0_combout  & ( \WideOr21~0_combout  & ( ((PC[16] & \DrPC~0_combout )) # (IR[22]) ) ) ) # ( !\WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[23]) # ((PC[16] & \DrPC~0_combout )) ) ) ) # ( \WideOr22~0_combout  & ( 
// !\WideOr21~0_combout  & ( (PC[16] & \DrPC~0_combout ) ) ) ) # ( !\WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (PC[16] & \DrPC~0_combout ) ) ) )

	.dataa(!IR[22]),
	.datab(!IR[23]),
	.datac(!PC[16]),
	.datad(!\DrPC~0_combout ),
	.datae(!\WideOr22~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~67 .extended_lut = "off";
defparam \memin[16]~67 .lut_mask = 64'h000F000FCCCF555F;
defparam \memin[16]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \B[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[16]_OTERM283 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B[16] .is_wysiwyg = "true";
defparam \B[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N9
cyclonev_lcell_comb \B[16]_NEW282 (
// Equation(s):
// \B[16]_OTERM283  = ( \memin[16]~68_combout  & ( (\WideOr20~0_combout ) # (B[16]) ) ) # ( !\memin[16]~68_combout  & ( (B[16] & !\WideOr20~0_combout ) ) )

	.dataa(!B[16]),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[16]_OTERM283 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[16]_NEW282 .extended_lut = "off";
defparam \B[16]_NEW282 .lut_mask = 64'h505050505F5F5F5F;
defparam \B[16]_NEW282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N35
dffeas \A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\A[14]_OTERM263 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~9_combout  = ( !\memin[14]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N22
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N39
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( !\memin[14]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N41
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N38
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( !\LdMAR~0_combout  & ( (((\dmem_rtl_0|auto_generated|addrstall_reg_b [0]))) ) ) # ( \LdMAR~0_combout  & ( ((!\Selector48~3_combout  & (\WideOr24~0_combout  & ((\Mux16~4_combout )))) # (\Selector48~3_combout  & 
// (((\WideOr24~0_combout  & \Mux16~4_combout )) # (\WideOr19~0_combout )))) # (\memin[15]~127_combout ) ) )

	.dataa(!\Selector48~3_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Mux16~4_combout ),
	.datae(!\LdMAR~0_combout ),
	.dataf(!\memin[15]~127_combout ),
	.datag(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "on";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h0F0F05370F0FFFFF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \MAR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[2] .is_wysiwyg = "true";
defparam \MAR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \memin[3]~79 (
// Equation(s):
// \memin[3]~79_combout  = ( \WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!\IR[9]~DUPLICATE_q ) # ((\DrPC~0_combout  & PC[3])) ) ) ) # ( !\WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[11]) # ((\DrPC~0_combout  & PC[3])) ) ) ) # ( 
// \WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (\DrPC~0_combout  & PC[3]) ) ) ) # ( !\WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (\DrPC~0_combout  & PC[3]) ) ) )

	.dataa(!\IR[9]~DUPLICATE_q ),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[11]),
	.datad(!PC[3]),
	.datae(!\WideOr22~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~79 .extended_lut = "off";
defparam \memin[3]~79 .lut_mask = 64'h00330033F0F3AABB;
defparam \memin[3]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~2_combout  = ( !\memin[3]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N58
dffeas \MAR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[4] .is_wysiwyg = "true";
defparam \MAR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \MAR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~88_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[5] .is_wysiwyg = "true";
defparam \MAR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N49
dffeas \MAR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~92_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[6] .is_wysiwyg = "true";
defparam \MAR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \MAR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~96_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[7] .is_wysiwyg = "true";
defparam \MAR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \MAR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~100_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[8] .is_wysiwyg = "true";
defparam \MAR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N2
dffeas \B[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[9]_OTERM301 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B[9] .is_wysiwyg = "true";
defparam \B[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N15
cyclonev_lcell_comb \regs~155 (
// Equation(s):
// \regs~155_combout  = ( \memin[9]~104_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~155 .extended_lut = "off";
defparam \regs~155 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N16
dffeas \regs[0][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~155_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \regs~156 (
// Equation(s):
// \regs~156_combout  = ( \memin[9]~104_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[9]~104_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~156 .extended_lut = "off";
defparam \regs~156 .lut_mask = 64'h000000000000FFFF;
defparam \regs~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N55
dffeas \regs[4][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~156_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \regs~158 (
// Equation(s):
// \regs~158_combout  = ( \memin[9]~104_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~158 .extended_lut = "off";
defparam \regs~158 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \regs[12][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~158_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \regs~157 (
// Equation(s):
// \regs~157_combout  = ( \memin[9]~104_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~157 .extended_lut = "off";
defparam \regs~157 .lut_mask = 64'h0000000033333333;
defparam \regs~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N8
dffeas \regs[8][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~157_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[8][9]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[4][9]~q )) # (\Selector69~4_combout  & ((\regs[12][9]~q ))) ) ) ) # ( !\regs[8][9]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[4][9]~q )) # (\Selector69~4_combout  & ((\regs[12][9]~q ))) ) ) ) # ( \regs[8][9]~q  & ( !\Selector70~4_combout  & ( (\regs[0][9]~q ) # (\Selector69~4_combout ) ) ) ) # ( !\regs[8][9]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// \regs[0][9]~q ) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\regs[0][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[8][9]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \regs~164 (
// Equation(s):
// \regs~164_combout  = ( \regs~63_combout  & ( \memin[9]~104_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~164 .extended_lut = "off";
defparam \regs~164 .lut_mask = 64'h000000000000FFFF;
defparam \regs~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N49
dffeas \regs[6][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~164_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \regs~165 (
// Equation(s):
// \regs~165_combout  = ( \memin[9]~104_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~165 .extended_lut = "off";
defparam \regs~165 .lut_mask = 64'h0000000055555555;
defparam \regs~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \regs[10][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~165_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \regs~166 (
// Equation(s):
// \regs~166_combout  = ( \memin[9]~104_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~87_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~166 .extended_lut = "off";
defparam \regs~166 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \regs[14][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~166_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \regs~163 (
// Equation(s):
// \regs~163_combout  = ( \memin[9]~104_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~163 .extended_lut = "off";
defparam \regs~163 .lut_mask = 64'h0000000033333333;
defparam \regs~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N46
dffeas \regs[2][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~163_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[14][9]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[10][9]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[6][9]~q  ) 
// ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[2][9]~q  ) ) )

	.dataa(!\regs[6][9]~q ),
	.datab(!\regs[10][9]~q ),
	.datac(!\regs[14][9]~q ),
	.datad(!\regs[2][9]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \regs~162 (
// Equation(s):
// \regs~162_combout  = ( \regs~85_combout  & ( \memin[9]~104_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~162 .extended_lut = "off";
defparam \regs~162 .lut_mask = 64'h000000000000FFFF;
defparam \regs~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N55
dffeas \regs[13][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~162_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \regs~159 (
// Equation(s):
// \regs~159_combout  = ( \memin[9]~104_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~159 .extended_lut = "off";
defparam \regs~159 .lut_mask = 64'h0000000055555555;
defparam \regs~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \regs[1][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~159_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N27
cyclonev_lcell_comb \regs~161 (
// Equation(s):
// \regs~161_combout  = ( \regs~73_combout  & ( \memin[9]~104_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~73_combout ),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~161 .extended_lut = "off";
defparam \regs~161 .lut_mask = 64'h000000000000FFFF;
defparam \regs~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N28
dffeas \regs[9][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~161_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \regs~160 (
// Equation(s):
// \regs~160_combout  = ( \memin[9]~104_combout  & ( \regs~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~59_combout ),
	.datad(gnd),
	.datae(!\memin[9]~104_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~160 .extended_lut = "off";
defparam \regs~160 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N14
dffeas \regs[5][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~160_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][9]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][9]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][9]~q  ) ) 
// ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][9]~q  ) ) )

	.dataa(!\regs[13][9]~q ),
	.datab(!\regs[1][9]~q ),
	.datac(!\regs[9][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N21
cyclonev_lcell_comb \regs~169 (
// Equation(s):
// \regs~169_combout  = ( \memin[9]~104_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~169 .extended_lut = "off";
defparam \regs~169 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \regs[11][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~169_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \regs~168 (
// Equation(s):
// \regs~168_combout  = ( \memin[9]~104_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~168 .extended_lut = "off";
defparam \regs~168 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N20
dffeas \regs[7][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~168_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \regs~170 (
// Equation(s):
// \regs~170_combout  = ( \memin[9]~104_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~170 .extended_lut = "off";
defparam \regs~170 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \regs[15][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~170_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N33
cyclonev_lcell_comb \regs~167 (
// Equation(s):
// \regs~167_combout  = ( \memin[9]~104_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~167 .extended_lut = "off";
defparam \regs~167 .lut_mask = 64'h0000000055555555;
defparam \regs~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N34
dffeas \regs[3][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~167_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[3][9]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[11][9]~q )) # (\Selector70~4_combout  & ((\regs[15][9]~q ))) ) ) ) # ( !\regs[3][9]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// (\regs[11][9]~q )) # (\Selector70~4_combout  & ((\regs[15][9]~q ))) ) ) ) # ( \regs[3][9]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout ) # (\regs[7][9]~q ) ) ) ) # ( !\regs[3][9]~q  & ( !\Selector69~4_combout  & ( (\Selector70~4_combout  & 
// \regs[7][9]~q ) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs[11][9]~q ),
	.datac(!\regs[7][9]~q ),
	.datad(!\regs[15][9]~q ),
	.datae(!\regs[3][9]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Selector71~4_combout  & ( \Mux22~3_combout  & ( (\Selector72~4_combout ) # (\Mux22~2_combout ) ) ) ) # ( !\Selector71~4_combout  & ( \Mux22~3_combout  & ( (!\Selector72~4_combout  & (\Mux22~0_combout )) # (\Selector72~4_combout  & 
// ((\Mux22~1_combout ))) ) ) ) # ( \Selector71~4_combout  & ( !\Mux22~3_combout  & ( (\Mux22~2_combout  & !\Selector72~4_combout ) ) ) ) # ( !\Selector71~4_combout  & ( !\Mux22~3_combout  & ( (!\Selector72~4_combout  & (\Mux22~0_combout )) # 
// (\Selector72~4_combout  & ((\Mux22~1_combout ))) ) ) )

	.dataa(!\Mux22~0_combout ),
	.datab(!\Mux22~2_combout ),
	.datac(!\Mux22~1_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h550F3300550F33FF;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = ( !\IR[18]_OTERM327  & ( \IR[22]_OTERM179  & ( (!\IR[20]_OTERM183  & (\IR[19]_OTERM215  & (\IR[21]_OTERM199  & !\B[4]_OTERM177 ))) ) ) )

	.dataa(!\IR[20]_OTERM183 ),
	.datab(!\IR[19]_OTERM215 ),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\B[4]_OTERM177 ),
	.datae(!\IR[18]_OTERM327 ),
	.dataf(!\IR[22]_OTERM179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~0 .extended_lut = "off";
defparam \Selector59~0 .lut_mask = 64'h0000000002000000;
defparam \Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N14
dffeas \Selector59~0_OTERM331DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector59~0_OTERM331DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector59~0_OTERM331DUPLICATE .is_wysiwyg = "true";
defparam \Selector59~0_OTERM331DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N51
cyclonev_lcell_comb \ShiftRight0~5_RTM0149 (
// Equation(s):
// \ShiftRight0~5_RTM0149_combout  = ( \memin[6]~92_combout  ) # ( !\memin[6]~92_combout  & ( (\memin[5]~88_combout ) # (\memin[7]~96_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[7]~96_combout ),
	.datad(!\memin[5]~88_combout ),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_RTM0149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5_RTM0149 .extended_lut = "off";
defparam \ShiftRight0~5_RTM0149 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \ShiftRight0~5_RTM0149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N2
dffeas \A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[25]_OTERM245 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A[25] .is_wysiwyg = "true";
defparam \A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N48
cyclonev_lcell_comb \A[25]_NEW244 (
// Equation(s):
// \A[25]_OTERM245  = ( \memin[25]~40_combout  & ( (A[25]) # (\WideOr23~0_combout ) ) ) # ( !\memin[25]~40_combout  & ( (!\WideOr23~0_combout  & A[25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[25]),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[25]_OTERM245 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[25]_NEW244 .extended_lut = "off";
defparam \A[25]_NEW244 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[25]_NEW244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \B[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[25]_OTERM313 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B[25] .is_wysiwyg = "true";
defparam \B[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \B[25]_NEW312 (
// Equation(s):
// \B[25]_OTERM313  = ( \memin[25]~40_combout  & ( (B[25]) # (\WideOr20~0_combout ) ) ) # ( !\memin[25]~40_combout  & ( (!\WideOr20~0_combout  & B[25]) ) )

	.dataa(gnd),
	.datab(!\WideOr20~0_combout ),
	.datac(gnd),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[25]_OTERM313 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[25]_NEW312 .extended_lut = "off";
defparam \B[25]_NEW312 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \B[25]_NEW312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \A[22]_OTERM239  ) + ( \B[22]_OTERM307  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \A[22]_OTERM239  ) + ( \B[22]_OTERM307  ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[22]_OTERM307 ),
	.datad(!\A[22]_OTERM239 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N9
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \A[23]_OTERM241  ) + ( \B[23]_OTERM309  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( \A[23]_OTERM241  ) + ( \B[23]_OTERM309  ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[23]_OTERM309 ),
	.datad(!\A[23]_OTERM241 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \A[24]_OTERM243  ) + ( \B[24]_OTERM311  ) + ( \Add2~6  ))
// \Add2~42  = CARRY(( \A[24]_OTERM243  ) + ( \B[24]_OTERM311  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[24]_OTERM311 ),
	.datad(!\A[24]_OTERM243 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N15
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \B[25]_OTERM313  ) + ( \A[25]_OTERM245  ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( \B[25]_OTERM313  ) + ( \A[25]_OTERM245  ) + ( \Add2~42  ))

	.dataa(!\A[25]_OTERM245 ),
	.datab(gnd),
	.datac(!\B[25]_OTERM313 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N16
dffeas \Add2~37_NEW_REG468 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~37_OTERM469 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~37_NEW_REG468 .is_wysiwyg = "true";
defparam \Add2~37_NEW_REG468 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N49
dffeas \Selector63~17_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector63~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector63~17_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector63~17_NEW_REG116 .is_wysiwyg = "true";
defparam \Selector63~17_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \Selector38~6 (
// Equation(s):
// \Selector38~6_combout  = ( IR[26] & ( (\Selector63~17_OTERM117  & ((!A[25] & (!IR[27] & B[25])) # (A[25] & (!IR[27] $ (B[25]))))) ) ) # ( !IR[26] & ( (\Selector63~17_OTERM117  & (IR[27] & ((B[25]) # (A[25])))) ) )

	.dataa(!A[25]),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(!IR[27]),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~6 .extended_lut = "off";
defparam \Selector38~6 .lut_mask = 64'h0103010310211021;
defparam \Selector38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \Selector62~0_NEW_REG120_NEW820 (
// Equation(s):
// \Selector62~0_NEW_REG120_OTERM821  = ( \imem~104_combout  & ( (!\Decoder9~1_combout  & \Selector62~0_OTERM121 ) ) ) # ( !\imem~104_combout  & ( (!\Decoder9~1_combout  & (((\Selector62~0_OTERM121 )))) # (\Decoder9~1_combout  & (!\imem~109_combout  & 
// (\imem~124_combout ))) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(!\imem~109_combout ),
	.datac(!\imem~124_combout ),
	.datad(!\Selector62~0_OTERM121 ),
	.datae(gnd),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~0_NEW_REG120_OTERM821 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~0_NEW_REG120_NEW820 .extended_lut = "off";
defparam \Selector62~0_NEW_REG120_NEW820 .lut_mask = 64'h04AE04AE00AA00AA;
defparam \Selector62~0_NEW_REG120_NEW820 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N38
dffeas \Selector62~0_NEW_REG120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~0_NEW_REG120_OTERM821 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~0_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~0_NEW_REG120 .is_wysiwyg = "true";
defparam \Selector62~0_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N59
dffeas \IR[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[28]_OTERM817 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \Mux34~0_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~0_NEW_REG112_OTERM819 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mux34~0_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \Mux34~0_NEW_REG112 .is_wysiwyg = "true";
defparam \Mux34~0_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N51
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( !\imem~112_combout  & ( (!\imem~124_combout  & (\imem~118_combout  & (\imem~104_combout  & \imem~126_combout ))) ) )

	.dataa(!\imem~124_combout ),
	.datab(!\imem~118_combout ),
	.datac(!\imem~104_combout ),
	.datad(!\imem~126_combout ),
	.datae(gnd),
	.dataf(!\imem~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h0002000200000000;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \Mux34~0_NEW_REG112_NEW818 (
// Equation(s):
// \Mux34~0_NEW_REG112_OTERM819  = ( \Mux34~0_combout  & ( (\Mux34~0_OTERM113 ) # (\Decoder9~1_combout ) ) ) # ( !\Mux34~0_combout  & ( (!\Decoder9~1_combout  & \Mux34~0_OTERM113 ) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux34~0_OTERM113 ),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_NEW_REG112_OTERM819 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0_NEW_REG112_NEW818 .extended_lut = "off";
defparam \Mux34~0_NEW_REG112_NEW818 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mux34~0_NEW_REG112_NEW818 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N26
dffeas \Mux34~0_OTERM113DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~0_NEW_REG112_OTERM819 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mux34~0_OTERM113DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Mux34~0_OTERM113DUPLICATE .is_wysiwyg = "true";
defparam \Mux34~0_OTERM113DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \Selector62~1_NEW_REG114_NEW824 (
// Equation(s):
// \Selector62~1_NEW_REG114_OTERM825  = ( \imem~112_combout  & ( (!\Decoder9~1_combout  & ((\Selector62~1_OTERM115 ))) # (\Decoder9~1_combout  & (\imem~126_combout )) ) ) # ( !\imem~112_combout  & ( (!\Decoder9~1_combout  & \Selector62~1_OTERM115 ) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(!\imem~126_combout ),
	.datad(!\Selector62~1_OTERM115 ),
	.datae(gnd),
	.dataf(!\imem~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~1_NEW_REG114_OTERM825 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~1_NEW_REG114_NEW824 .extended_lut = "off";
defparam \Selector62~1_NEW_REG114_NEW824 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \Selector62~1_NEW_REG114_NEW824 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N44
dffeas \Selector62~1_NEW_REG114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~1_NEW_REG114_OTERM825 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~1_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~1_NEW_REG114 .is_wysiwyg = "true";
defparam \Selector62~1_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N45
cyclonev_lcell_comb \Selector34~0_NEW_REG118_NEW822 (
// Equation(s):
// \Selector34~0_NEW_REG118_OTERM823  = ( \imem~124_combout  & ( (!\Decoder9~1_combout  & (((\Selector34~0_OTERM119 )))) # (\Decoder9~1_combout  & (\imem~104_combout  & (\imem~109_combout ))) ) ) # ( !\imem~124_combout  & ( (!\Decoder9~1_combout  & 
// \Selector34~0_OTERM119 ) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(!\imem~104_combout ),
	.datac(!\imem~109_combout ),
	.datad(!\Selector34~0_OTERM119 ),
	.datae(gnd),
	.dataf(!\imem~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_NEW_REG118_OTERM823 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0_NEW_REG118_NEW822 .extended_lut = "off";
defparam \Selector34~0_NEW_REG118_NEW822 .lut_mask = 64'h00AA00AA01AB01AB;
defparam \Selector34~0_NEW_REG118_NEW822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N47
dffeas \Selector34~0_NEW_REG118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~0_NEW_REG118_OTERM823 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector34~0_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector34~0_NEW_REG118 .is_wysiwyg = "true";
defparam \Selector34~0_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N6
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \IR[26]~DUPLICATE_q  & ( IR[31] & ( (\IR[28]~DUPLICATE_q  & ((!IR[29] & (!IR[30] & !IR[27])) # (IR[29] & (IR[30])))) ) ) ) # ( !\IR[26]~DUPLICATE_q  & ( IR[31] & ( (IR[29] & (IR[30] & \IR[28]~DUPLICATE_q )) ) ) ) # ( 
// \IR[26]~DUPLICATE_q  & ( !IR[31] & ( (!IR[29] & (IR[30] & ((!\IR[28]~DUPLICATE_q ) # (IR[27])))) ) ) ) # ( !\IR[26]~DUPLICATE_q  & ( !IR[31] & ( (!IR[29] & (IR[30] & (IR[27] & !\IR[28]~DUPLICATE_q ))) ) ) )

	.dataa(!IR[29]),
	.datab(!IR[30]),
	.datac(!IR[27]),
	.datad(!\IR[28]~DUPLICATE_q ),
	.datae(!\IR[26]~DUPLICATE_q ),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h0200220200110091;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \state[3]~DUPLICATE_q  & ( \Mux34~3_combout  & ( (\state[2]~DUPLICATE_q  & (!state[4] & ((!\state[0]~DUPLICATE_q ) # (!\state[1]~DUPLICATE_q )))) ) ) ) # ( !\state[3]~DUPLICATE_q  & ( \Mux34~3_combout  & ( (!\state[2]~DUPLICATE_q  & 
// (\state[0]~DUPLICATE_q  & ((!state[4]) # (\state[1]~DUPLICATE_q )))) # (\state[2]~DUPLICATE_q  & (!\state[0]~DUPLICATE_q  $ (((!state[4] & !\state[1]~DUPLICATE_q ))))) ) ) ) # ( \state[3]~DUPLICATE_q  & ( !\Mux34~3_combout  & ( (\state[2]~DUPLICATE_q  & 
// (!state[4] & ((!\state[0]~DUPLICATE_q ) # (!\state[1]~DUPLICATE_q )))) ) ) ) # ( !\state[3]~DUPLICATE_q  & ( !\Mux34~3_combout  & ( (!\state[2]~DUPLICATE_q  & (\state[0]~DUPLICATE_q  & ((\state[1]~DUPLICATE_q )))) # (\state[2]~DUPLICATE_q  & 
// (!\state[0]~DUPLICATE_q  $ (((!state[4] & !\state[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\state[2]~DUPLICATE_q ),
	.datab(!\state[0]~DUPLICATE_q ),
	.datac(!state[4]),
	.datad(!\state[1]~DUPLICATE_q ),
	.datae(!\state[3]~DUPLICATE_q ),
	.dataf(!\Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h1466504034665040;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N21
cyclonev_lcell_comb \Mux34~1_Duplicate (
// Equation(s):
// \Mux34~1_Duplicate_5  = ( state[1] & ( \WideNor1~7_combout  & ( (\Mux34~2_combout  & ((!\Selector63~22_combout ) # ((!state[3]) # (!\WideNor1~5_combout )))) ) ) ) # ( !state[1] & ( \WideNor1~7_combout  & ( \Mux34~2_combout  ) ) ) # ( state[1] & ( 
// !\WideNor1~7_combout  & ( \Mux34~2_combout  ) ) ) # ( !state[1] & ( !\WideNor1~7_combout  & ( \Mux34~2_combout  ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!state[3]),
	.datac(!\Mux34~2_combout ),
	.datad(!\WideNor1~5_combout ),
	.datae(!state[1]),
	.dataf(!\WideNor1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1_Duplicate .extended_lut = "off";
defparam \Mux34~1_Duplicate .lut_mask = 64'h0F0F0F0F0F0F0F0E;
defparam \Mux34~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \Decoder9~0_OTERM157_NEW_REG804 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~1_Duplicate_5 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Decoder9~0_OTERM157_OTERM805 ),
	.prn(vcc));
// synopsys translate_off
defparam \Decoder9~0_OTERM157_NEW_REG804 .is_wysiwyg = "true";
defparam \Decoder9~0_OTERM157_NEW_REG804 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \IR[28]~DUPLICATE_q  & ( \Decoder9~2_combout  & ( (\IR[26]~DUPLICATE_q  & (IR[27] & (!IR[29] & !IR[31]))) ) ) ) # ( !\IR[28]~DUPLICATE_q  & ( \Decoder9~2_combout  & ( (!IR[29] & (!IR[31] & ((IR[27]) # (\IR[26]~DUPLICATE_q )))) ) ) )

	.dataa(!\IR[26]~DUPLICATE_q ),
	.datab(!IR[27]),
	.datac(!IR[29]),
	.datad(!IR[31]),
	.datae(!\IR[28]~DUPLICATE_q ),
	.dataf(!\Decoder9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h0000000070001000;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \Mux36~1_combout  & ( state[4] & ( (!IR[30] & (state[3] & ((\state[2]~DUPLICATE_q ) # (\state[1]~DUPLICATE_q )))) ) ) ) # ( !\Mux36~1_combout  & ( state[4] & ( (state[3] & ((\state[2]~DUPLICATE_q ) # (\state[1]~DUPLICATE_q ))) ) ) ) 
// # ( \Mux36~1_combout  & ( !state[4] & ( (!IR[30] & (\state[2]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  $ (state[3])))) ) ) ) # ( !\Mux36~1_combout  & ( !state[4] & ( (\state[2]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q  $ (state[3]))) ) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!IR[30]),
	.datac(!state[3]),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(!\Mux36~1_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h00A50084050F040C;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \Mux36~1_combout  & ( (!state[0] & (((state[3] & !\state[4]~DUPLICATE_q )))) # (state[0] & (IR[30])) ) ) # ( !\Mux36~1_combout  & ( (state[3] & (!state[0] & !\state[4]~DUPLICATE_q )) ) )

	.dataa(!IR[30]),
	.datab(!state[3]),
	.datac(!state[0]),
	.datad(!\state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h3000300035053505;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N45
cyclonev_lcell_comb \Mux36~0_Duplicate (
// Equation(s):
// \Mux36~0_Duplicate_5  = ( state[0] & ( \Mux36~3_combout  ) ) # ( !state[0] & ( \Mux36~3_combout  & ( (!\Selector63~22_combout ) # ((!\WideNor1~7_combout ) # ((!\Mux36~2_combout ) # (!\WideNor1~5_combout ))) ) ) ) # ( !state[0] & ( !\Mux36~3_combout  & ( 
// !\Mux36~2_combout  ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!\WideNor1~7_combout ),
	.datac(!\Mux36~2_combout ),
	.datad(!\WideNor1~5_combout ),
	.datae(!state[0]),
	.dataf(!\Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0_Duplicate .extended_lut = "off";
defparam \Mux36~0_Duplicate .lut_mask = 64'hF0F00000FFFEFFFF;
defparam \Mux36~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N47
dffeas \Decoder9~0_OTERM157_NEW_REG806 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~0_Duplicate_5 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Decoder9~0_OTERM157_OTERM807 ),
	.prn(vcc));
// synopsys translate_off
defparam \Decoder9~0_OTERM157_NEW_REG806 .is_wysiwyg = "true";
defparam \Decoder9~0_OTERM157_NEW_REG806 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N21
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( state[0] & ( (!\state[4]~DUPLICATE_q  & (!\state[1]~DUPLICATE_q )) # (\state[4]~DUPLICATE_q  & (state[3] & ((\state[2]~DUPLICATE_q ) # (\state[1]~DUPLICATE_q )))) ) ) # ( !state[0] & ( (!state[3] & (\state[1]~DUPLICATE_q )) # 
// (state[3] & ((!\state[2]~DUPLICATE_q  & (\state[1]~DUPLICATE_q )) # (\state[2]~DUPLICATE_q  & ((\state[4]~DUPLICATE_q ))))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!state[3]),
	.datac(!\state[4]~DUPLICATE_q ),
	.datad(!\state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h55475547A1A3A1A3;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N45
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \state[1]~DUPLICATE_q  & ( (state[0] & ((!\Mux35~2_combout ) # ((!state[3] & IR[30])))) ) ) # ( !\state[1]~DUPLICATE_q  & ( (!\Mux35~2_combout ) # ((!state[3] & (state[0] & IR[30]))) ) )

	.dataa(!state[3]),
	.datab(!state[0]),
	.datac(!IR[30]),
	.datad(!\Mux35~2_combout ),
	.datae(gnd),
	.dataf(!\state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'hFF02FF0233023302;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N30
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( IR[27] & ( IR[31] & ( (!state[2] & (\IR[29]~DUPLICATE_q  & ((\IR[28]~DUPLICATE_q ) # (\IR[26]~DUPLICATE_q )))) ) ) ) # ( !IR[27] & ( IR[31] & ( (!state[2] & (\IR[29]~DUPLICATE_q  & \IR[28]~DUPLICATE_q )) ) ) ) # ( IR[27] & ( !IR[31] 
// & ( (!state[2] & (!\IR[29]~DUPLICATE_q  & ((!\IR[28]~DUPLICATE_q ) # (\IR[26]~DUPLICATE_q )))) ) ) ) # ( !IR[27] & ( !IR[31] & ( (!state[2] & (!\IR[29]~DUPLICATE_q  & (\IR[26]~DUPLICATE_q  & !\IR[28]~DUPLICATE_q ))) ) ) )

	.dataa(!state[2]),
	.datab(!\IR[29]~DUPLICATE_q ),
	.datac(!\IR[26]~DUPLICATE_q ),
	.datad(!\IR[28]~DUPLICATE_q ),
	.datae(!IR[27]),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h0800880800220222;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Mux35~0_Duplicate (
// Equation(s):
// \Mux35~0_Duplicate_5  = ( \WideNor1~5_combout  & ( \WideNor1~7_combout  & ( (!\Mux35~1_combout  & (((!\Selector63~22_combout  & !\Mux35~3_combout )) # (\Mux35~2_combout ))) # (\Mux35~1_combout  & (((!\Mux35~3_combout )))) ) ) ) # ( !\WideNor1~5_combout  & 
// ( \WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((\Mux35~2_combout  & !\Mux35~1_combout )) ) ) ) # ( \WideNor1~5_combout  & ( !\WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((\Mux35~2_combout  & !\Mux35~1_combout )) ) ) ) # ( !\WideNor1~5_combout  & ( 
// !\WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((\Mux35~2_combout  & !\Mux35~1_combout )) ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!\Mux35~3_combout ),
	.datac(!\Mux35~2_combout ),
	.datad(!\Mux35~1_combout ),
	.datae(!\WideNor1~5_combout ),
	.dataf(!\WideNor1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0_Duplicate .extended_lut = "off";
defparam \Mux35~0_Duplicate .lut_mask = 64'hCFCCCFCCCFCC8FCC;
defparam \Mux35~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N32
dffeas \Decoder9~0_OTERM157_NEW_REG802 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~0_Duplicate_5 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Decoder9~0_OTERM157_OTERM803 ),
	.prn(vcc));
// synopsys translate_off
defparam \Decoder9~0_OTERM157_NEW_REG802 .is_wysiwyg = "true";
defparam \Decoder9~0_OTERM157_NEW_REG802 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \Decoder9~0 (
// Equation(s):
// \Decoder9~0_combout  = ( !\Decoder9~0_OTERM157_OTERM803  & ( (state[4] & (!state[3] & (!\Decoder9~0_OTERM157_OTERM805  & \Decoder9~0_OTERM157_OTERM807 ))) ) )

	.dataa(!state[4]),
	.datab(!state[3]),
	.datac(!\Decoder9~0_OTERM157_OTERM805 ),
	.datad(!\Decoder9~0_OTERM157_OTERM807 ),
	.datae(gnd),
	.dataf(!\Decoder9~0_OTERM157_OTERM803 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder9~0 .extended_lut = "off";
defparam \Decoder9~0 .lut_mask = 64'h0040004000000000;
defparam \Decoder9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \Selector34~0_OTERM119  & ( \Decoder9~0_combout  & ( (!\IR[28]~DUPLICATE_q  & (!\Mux34~0_OTERM113DUPLICATE_q  & !\Selector62~1_OTERM115 )) ) ) ) # ( !\Selector34~0_OTERM119  & ( \Decoder9~0_combout  & ( 
// (!\Mux34~0_OTERM113DUPLICATE_q  & ((!\Selector62~0_OTERM121 ) # ((!\IR[28]~DUPLICATE_q ) # (!\Selector62~1_OTERM115 )))) ) ) ) # ( \Selector34~0_OTERM119  & ( !\Decoder9~0_combout  & ( (!\Mux34~0_OTERM113DUPLICATE_q  & ((!\Selector62~1_OTERM115 ) # 
// ((!\Selector62~0_OTERM121  & \IR[28]~DUPLICATE_q )))) ) ) ) # ( !\Selector34~0_OTERM119  & ( !\Decoder9~0_combout  & ( (!\Mux34~0_OTERM113DUPLICATE_q  & ((!\Selector62~0_OTERM121 ) # ((!\IR[28]~DUPLICATE_q ) # (!\Selector62~1_OTERM115 )))) ) ) )

	.dataa(!\Selector62~0_OTERM121 ),
	.datab(!\IR[28]~DUPLICATE_q ),
	.datac(!\Mux34~0_OTERM113DUPLICATE_q ),
	.datad(!\Selector62~1_OTERM115 ),
	.datae(!\Selector34~0_OTERM119 ),
	.dataf(!\Decoder9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'hF0E0F020F0E0C000;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \Selector38~7 (
// Equation(s):
// \Selector38~7_combout  = ( \Selector32~0_combout  & ( !\Selector38~6_combout  ) ) # ( !\Selector32~0_combout  & ( (!\Add2~37_OTERM469  & !\Selector38~6_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~37_OTERM469 ),
	.datac(gnd),
	.datad(!\Selector38~6_combout ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~7 .extended_lut = "off";
defparam \Selector38~7 .lut_mask = 64'hCC00CC00FF00FF00;
defparam \Selector38~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N20
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N52
dffeas \MAR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~108_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[10] .is_wysiwyg = "true";
defparam \MAR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \MAR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[11] .is_wysiwyg = "true";
defparam \MAR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \MAR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~116_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[12] .is_wysiwyg = "true";
defparam \MAR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \memin[13]~119 (
// Equation(s):
// \memin[13]~119_combout  = ( \WideOr22~0_combout  & ( \DrPC~0_combout  & ( ((!\IR[19]~DUPLICATE_q  & \WideOr21~0_combout )) # (PC[13]) ) ) ) # ( !\WideOr22~0_combout  & ( \DrPC~0_combout  & ( ((!IR[21] & \WideOr21~0_combout )) # (PC[13]) ) ) ) # ( 
// \WideOr22~0_combout  & ( !\DrPC~0_combout  & ( (!\IR[19]~DUPLICATE_q  & \WideOr21~0_combout ) ) ) ) # ( !\WideOr22~0_combout  & ( !\DrPC~0_combout  & ( (!IR[21] & \WideOr21~0_combout ) ) ) )

	.dataa(!\IR[19]~DUPLICATE_q ),
	.datab(!IR[21]),
	.datac(!PC[13]),
	.datad(!\WideOr21~0_combout ),
	.datae(!\WideOr22~0_combout ),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~119 .extended_lut = "off";
defparam \memin[13]~119 .lut_mask = 64'h00CC00AA0FCF0FAF;
defparam \memin[13]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N2
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~120_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N49
dffeas \MAR[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~124_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[14]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~120_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000024249C0B84A65BB2518160000000000000000";
// synopsys translate_on

// Location: FF_X25_Y21_N20
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~120_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~120_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \memin[13]~117 (
// Equation(s):
// \memin[13]~117_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~14_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~117 .extended_lut = "off";
defparam \memin[13]~117 .lut_mask = 64'h02F202F207F707F7;
defparam \memin[13]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \memin[13]~118 (
// Equation(s):
// \memin[13]~118_combout  = ( \memin[13]~117_combout  & ( (\Decoder4~0_combout  & (((dmem_rtl_0_bypass[56] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[55]))) ) ) # ( !\memin[13]~117_combout  & ( (\Decoder4~0_combout  & (dmem_rtl_0_bypass[55] & 
// ((!dmem_rtl_0_bypass[56]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\dmem~40_combout ),
	.datac(!\Decoder4~0_combout ),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!\memin[13]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~118 .extended_lut = "off";
defparam \memin[13]~118 .lut_mask = 64'h000B000B040F040F;
defparam \memin[13]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[13]_OTERM209 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N42
cyclonev_lcell_comb \A[13]_NEW208 (
// Equation(s):
// \A[13]_OTERM209  = ( \memin[13]~120_combout  & ( (A[13]) # (\WideOr23~0_combout ) ) ) # ( !\memin[13]~120_combout  & ( (!\WideOr23~0_combout  & A[13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[13]_OTERM209 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[13]_NEW208 .extended_lut = "off";
defparam \A[13]_NEW208 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[13]_NEW208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \B[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[13]_OTERM277 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B[13] .is_wysiwyg = "true";
defparam \B[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N15
cyclonev_lcell_comb \B[13]_NEW276 (
// Equation(s):
// \B[13]_OTERM277  = ( \memin[13]~120_combout  & ( (B[13]) # (\WideOr20~0_combout ) ) ) # ( !\memin[13]~120_combout  & ( (!\WideOr20~0_combout  & B[13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[13]_OTERM277 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[13]_NEW276 .extended_lut = "off";
defparam \B[13]_NEW276 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \B[13]_NEW276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N41
dffeas \B[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[12]_OTERM275 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B[12] .is_wysiwyg = "true";
defparam \B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N6
cyclonev_lcell_comb \B[12]_NEW274 (
// Equation(s):
// \B[12]_OTERM275  = ( \memin[12]~116_combout  & ( (\WideOr20~0_combout ) # (B[12]) ) ) # ( !\memin[12]~116_combout  & ( (B[12] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[12]),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[12]_OTERM275 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[12]_NEW274 .extended_lut = "off";
defparam \B[12]_NEW274 .lut_mask = 64'h3300330033FF33FF;
defparam \B[12]_NEW274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N20
dffeas \A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[12]_OTERM207 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \A[12]_NEW206 (
// Equation(s):
// \A[12]_OTERM207  = ( \memin[12]~116_combout  & ( (\WideOr23~0_combout ) # (A[12]) ) ) # ( !\memin[12]~116_combout  & ( (A[12] & !\WideOr23~0_combout ) ) )

	.dataa(!A[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[12]_OTERM207 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[12]_NEW206 .extended_lut = "off";
defparam \A[12]_NEW206 .lut_mask = 64'h5500550055FF55FF;
defparam \A[12]_NEW206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N2
dffeas \A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[11]_OTERM261 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \A[11]_NEW260 (
// Equation(s):
// \A[11]_OTERM261  = ( \memin[11]~112_combout  & ( (A[11]) # (\WideOr23~0_combout ) ) ) # ( !\memin[11]~112_combout  & ( (!\WideOr23~0_combout  & A[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[11]_OTERM261 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[11]_NEW260 .extended_lut = "off";
defparam \A[11]_NEW260 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[11]_NEW260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N41
dffeas \B[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[11]_OTERM273 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B[11] .is_wysiwyg = "true";
defparam \B[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \B[11]_NEW272 (
// Equation(s):
// \B[11]_OTERM273  = ( \memin[11]~112_combout  & ( (\WideOr20~0_combout ) # (B[11]) ) ) # ( !\memin[11]~112_combout  & ( (B[11] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[11]),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[11]_OTERM273 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[11]_NEW272 .extended_lut = "off";
defparam \B[11]_NEW272 .lut_mask = 64'h3300330033FF33FF;
defparam \B[11]_NEW272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[10]_OTERM259 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \A[10]_NEW258 (
// Equation(s):
// \A[10]_OTERM259  = ( \memin[10]~108_combout  & ( (\WideOr23~0_combout ) # (A[10]) ) ) # ( !\memin[10]~108_combout  & ( (A[10] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[10]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[10]_OTERM259 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[10]_NEW258 .extended_lut = "off";
defparam \A[10]_NEW258 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[10]_NEW258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N26
dffeas \B[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[10]_OTERM271 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B[10] .is_wysiwyg = "true";
defparam \B[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N27
cyclonev_lcell_comb \B[10]_NEW270 (
// Equation(s):
// \B[10]_OTERM271  = ( \memin[10]~108_combout  & ( (\WideOr20~0_combout ) # (B[10]) ) ) # ( !\memin[10]~108_combout  & ( (B[10] & !\WideOr20~0_combout ) ) )

	.dataa(!B[10]),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[10]_OTERM271 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[10]_NEW270 .extended_lut = "off";
defparam \B[10]_NEW270 .lut_mask = 64'h505050505F5F5F5F;
defparam \B[10]_NEW270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N35
dffeas \A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[9]_OTERM201 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \A[9]_NEW200 (
// Equation(s):
// \A[9]_OTERM201  = ( \memin[9]~104_Duplicate_137  & ( (\WideOr23~0_combout ) # (A[9]) ) ) # ( !\memin[9]~104_Duplicate_137  & ( (A[9] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[9]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~104_Duplicate_137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[9]_OTERM201 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[9]_NEW200 .extended_lut = "off";
defparam \A[9]_NEW200 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[9]_NEW200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \A[7]_NEW212 (
// Equation(s):
// \A[7]_OTERM213  = ( \memin[7]~96_combout  & ( (A[7]) # (\WideOr23~0_combout ) ) ) # ( !\memin[7]~96_combout  & ( (!\WideOr23~0_combout  & A[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[7]),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[7]_OTERM213 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[7]_NEW212 .extended_lut = "off";
defparam \A[7]_NEW212 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[7]_NEW212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N43
dffeas \A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[7]_OTERM213 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \A[7]_NEW212~_Duplicate (
// Equation(s):
// \A[7]_OTERM213~_Duplicate  = ( \WideOr23~0_combout  & ( \memin[7]~96_combout  ) ) # ( !\WideOr23~0_combout  & ( A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[7]),
	.datad(!\memin[7]~96_combout ),
	.datae(gnd),
	.dataf(!\WideOr23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[7]_OTERM213~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[7]_NEW212~_Duplicate .extended_lut = "off";
defparam \A[7]_NEW212~_Duplicate .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \A[7]_NEW212~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N21
cyclonev_lcell_comb \B[6]_NEW296 (
// Equation(s):
// \B[6]_OTERM297  = ( \memin[6]~92_combout  & ( (\WideOr20~0_combout ) # (B[6]) ) ) # ( !\memin[6]~92_combout  & ( (B[6] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[6]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[6]_OTERM297 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[6]_NEW296 .extended_lut = "off";
defparam \B[6]_NEW296 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[6]_NEW296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N20
dffeas \B[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[6]_OTERM297 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B[6] .is_wysiwyg = "true";
defparam \B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \B[6]_NEW296~_Duplicate (
// Equation(s):
// \B[6]_OTERM297~_Duplicate  = ( \memin[6]~92_combout  & ( (B[6]) # (\WideOr20~0_combout ) ) ) # ( !\memin[6]~92_combout  & ( (!\WideOr20~0_combout  & B[6]) ) )

	.dataa(gnd),
	.datab(!\WideOr20~0_combout ),
	.datac(!B[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[6]_OTERM297~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[6]_NEW296~_Duplicate .extended_lut = "off";
defparam \B[6]_NEW296~_Duplicate .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \B[6]_NEW296~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \A[6]_NEW196 (
// Equation(s):
// \A[6]_OTERM197  = ( \memin[6]~92_combout  & ( (\WideOr23~0_combout ) # (A[6]) ) ) # ( !\memin[6]~92_combout  & ( (A[6] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(!A[6]),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[6]_OTERM197 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[6]_NEW196 .extended_lut = "off";
defparam \A[6]_NEW196 .lut_mask = 64'h303030303F3F3F3F;
defparam \A[6]_NEW196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[6]_OTERM197 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N21
cyclonev_lcell_comb \A[6]_NEW196~_Duplicate (
// Equation(s):
// \A[6]_OTERM197~_Duplicate  = ( \memin[6]~92_combout  & ( (\WideOr23~0_combout ) # (A[6]) ) ) # ( !\memin[6]~92_combout  & ( (A[6] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[6]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[6]_OTERM197~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[6]_NEW196~_Duplicate .extended_lut = "off";
defparam \A[6]_NEW196~_Duplicate .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[6]_NEW196~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N59
dffeas \A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[4]_OTERM193 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \A[4]_NEW192 (
// Equation(s):
// \A[4]_OTERM193  = ( \memin[4]~84_combout  & ( (A[4]) # (\WideOr23~0_combout ) ) ) # ( !\memin[4]~84_combout  & ( (!\WideOr23~0_combout  & A[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[4]_OTERM193 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[4]_NEW192 .extended_lut = "off";
defparam \A[4]_NEW192 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[4]_NEW192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[3]_OTERM189 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \A[3]_NEW188 (
// Equation(s):
// \A[3]_OTERM189  = ( \memin[3]~80_combout  & ( A[3] ) ) # ( !\memin[3]~80_combout  & ( A[3] & ( !\WideOr23~0_combout  ) ) ) # ( \memin[3]~80_combout  & ( !A[3] & ( \WideOr23~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(!\memin[3]~80_combout ),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[3]_OTERM189 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[3]_NEW188 .extended_lut = "off";
defparam \A[3]_NEW188 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A[3]_NEW188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N4
dffeas \B[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[3]_OTERM267 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B[3] .is_wysiwyg = "true";
defparam \B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \B[3]_NEW266 (
// Equation(s):
// \B[3]_OTERM267  = ( \WideOr20~0_combout  & ( \memin[3]~80_combout  ) ) # ( !\WideOr20~0_combout  & ( \memin[3]~80_combout  & ( B[3] ) ) ) # ( !\WideOr20~0_combout  & ( !\memin[3]~80_combout  & ( B[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[3]),
	.datad(gnd),
	.datae(!\WideOr20~0_combout ),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[3]_OTERM267 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[3]_NEW266 .extended_lut = "off";
defparam \B[3]_NEW266 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \B[3]_NEW266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N26
dffeas \A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[2]_OTERM185 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N39
cyclonev_lcell_comb \A[2]_NEW184 (
// Equation(s):
// \A[2]_OTERM185  = ( \memin[2]~76_combout  & ( (A[2]) # (\WideOr23~0_combout ) ) ) # ( !\memin[2]~76_combout  & ( (!\WideOr23~0_combout  & A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(!\memin[2]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[2]_OTERM185 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[2]_NEW184 .extended_lut = "off";
defparam \A[2]_NEW184 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[2]_NEW184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N14
dffeas \B[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[2]_OTERM269 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B[2] .is_wysiwyg = "true";
defparam \B[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \B[2]_NEW268 (
// Equation(s):
// \B[2]_OTERM269  = ( \memin[2]~76_combout  & ( (\WideOr20~0_combout ) # (B[2]) ) ) # ( !\memin[2]~76_combout  & ( (B[2] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[2]),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[2]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[2]_OTERM269 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[2]_NEW268 .extended_lut = "off";
defparam \B[2]_NEW268 .lut_mask = 64'h3300330033FF33FF;
defparam \B[2]_NEW268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N26
dffeas \B[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B[1] .is_wysiwyg = "true";
defparam \B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N38
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~72_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N0
cyclonev_lcell_comb \memin[1]~71 (
// Equation(s):
// \memin[1]~71_combout  = ( \DrPC~0_combout  & ( ((!\IR[9]~DUPLICATE_q  & (\WideOr21~0_combout  & !\WideOr22~0_combout ))) # (PC[1]) ) ) # ( !\DrPC~0_combout  & ( (!\IR[9]~DUPLICATE_q  & (\WideOr21~0_combout  & !\WideOr22~0_combout )) ) )

	.dataa(!\IR[9]~DUPLICATE_q ),
	.datab(!PC[1]),
	.datac(!\WideOr21~0_combout ),
	.datad(!\WideOr22~0_combout ),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~71 .extended_lut = "off";
defparam \memin[1]~71 .lut_mask = 64'h0A000A003B333B33;
defparam \memin[1]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \Selector63~4_NEW_REG84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector63~4_NEW_REG84_OTERM329 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector63~4_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector63~4_NEW_REG84 .is_wysiwyg = "true";
defparam \Selector63~4_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N42
cyclonev_lcell_comb \Selector63~4 (
// Equation(s):
// \Selector63~4_combout  = ( \imem~40_combout  & ( \imem~38_combout  & ( (\imem~82_combout  & !\imem~43_combout ) ) ) )

	.dataa(!\imem~82_combout ),
	.datab(gnd),
	.datac(!\imem~43_combout ),
	.datad(gnd),
	.datae(!\imem~40_combout ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~4 .extended_lut = "off";
defparam \Selector63~4 .lut_mask = 64'h0000000000005050;
defparam \Selector63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \Selector63~4_NEW_REG84_NEW328 (
// Equation(s):
// \Selector63~4_NEW_REG84_OTERM329  = ( \Selector63~4_combout  & ( (\Decoder9~1_combout ) # (\Selector63~4_OTERM85 ) ) ) # ( !\Selector63~4_combout  & ( (\Selector63~4_OTERM85  & !\Decoder9~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector63~4_OTERM85 ),
	.datac(!\Decoder9~1_combout ),
	.datad(gnd),
	.datae(!\Selector63~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~4_NEW_REG84_OTERM329 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~4_NEW_REG84_NEW328 .extended_lut = "off";
defparam \Selector63~4_NEW_REG84_NEW328 .lut_mask = 64'h30303F3F30303F3F;
defparam \Selector63~4_NEW_REG84_NEW328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N3
cyclonev_lcell_comb \Selector62~5 (
// Equation(s):
// \Selector62~5_combout  = ( \B[4]_OTERM177  & ( \IR[18]_OTERM327  & ( \Selector63~4_NEW_REG84_OTERM329  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~4_NEW_REG84_OTERM329 ),
	.datad(gnd),
	.datae(!\B[4]_OTERM177 ),
	.dataf(!\IR[18]_OTERM327 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~5 .extended_lut = "off";
defparam \Selector62~5 .lut_mask = 64'h0000000000000F0F;
defparam \Selector62~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \Selector62~5_OTERM335DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~5_OTERM335DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~5_OTERM335DUPLICATE .is_wysiwyg = "true";
defparam \Selector62~5_OTERM335DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N50
dffeas \A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[0]_OTERM221 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N46
dffeas \B[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N30
cyclonev_lcell_comb \B[0]_NEW222 (
// Equation(s):
// \B[0]_OTERM223  = ( \memin[0]~3_combout  & ( (\B[0]~DUPLICATE_q ) # (\WideOr20~0_combout ) ) ) # ( !\memin[0]~3_combout  & ( (!\WideOr20~0_combout  & \B[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memin[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[0]_OTERM223 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[0]_NEW222 .extended_lut = "off";
defparam \B[0]_NEW222 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \B[0]_NEW222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N47
dffeas \B[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B[0] .is_wysiwyg = "true";
defparam \B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N51
cyclonev_lcell_comb \Selector63~20 (
// Equation(s):
// \Selector63~20_combout  = ( \IR[28]~DUPLICATE_q  & ( \Decoder9~0_combout  & ( (\Selector34~0_OTERM119  & (!IR[26] & (!\A[0]~DUPLICATE_q  $ (!B[0])))) ) ) ) # ( \IR[28]~DUPLICATE_q  & ( !\Decoder9~0_combout  & ( (\Selector34~0_OTERM119  & !IR[26]) ) ) )

	.dataa(!\A[0]~DUPLICATE_q ),
	.datab(!B[0]),
	.datac(!\Selector34~0_OTERM119 ),
	.datad(!IR[26]),
	.datae(!\IR[28]~DUPLICATE_q ),
	.dataf(!\Decoder9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~20 .extended_lut = "off";
defparam \Selector63~20 .lut_mask = 64'h00000F0000000600;
defparam \Selector63~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N49
dffeas \A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[0]_OTERM221 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \Selector63~19 (
// Equation(s):
// \Selector63~19_combout  = ( A[0] & ( B[0] & ( (IR[27] & (\Selector63~17_OTERM117  & !IR[26])) ) ) ) # ( !A[0] & ( B[0] & ( ((IR[27] & (\Selector63~17_OTERM117  & !IR[26]))) # (\Mux34~0_OTERM113 ) ) ) ) # ( A[0] & ( !B[0] & ( ((IR[27] & 
// (\Selector63~17_OTERM117  & !IR[26]))) # (\Mux34~0_OTERM113 ) ) ) )

	.dataa(!IR[27]),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(!\Mux34~0_OTERM113 ),
	.datad(!IR[26]),
	.datae(!A[0]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~19 .extended_lut = "off";
defparam \Selector63~19 .lut_mask = 64'h00001F0F1F0F1100;
defparam \Selector63~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N20
dffeas \A[0]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[0]_OTERM221 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[0]~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[0]~_Duplicate .is_wysiwyg = "true";
defparam \A[0]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N59
dffeas \A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[1]_OTERM225 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N51
cyclonev_lcell_comb \A[1]_NEW224 (
// Equation(s):
// \A[1]_OTERM225  = ( \memin[1]~72_combout  & ( (A[1]) # (\WideOr23~0_combout ) ) ) # ( !\memin[1]~72_combout  & ( (!\WideOr23~0_combout  & A[1]) ) )

	.dataa(gnd),
	.datab(!\WideOr23~0_combout ),
	.datac(!A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[1]_OTERM225 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[1]_NEW224 .extended_lut = "off";
defparam \A[1]_NEW224 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A[1]_NEW224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N59
dffeas \A[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[1]_OTERM225 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~_Duplicate_11 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~_Duplicate .is_wysiwyg = "true";
defparam \A[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N27
cyclonev_lcell_comb \Equal1~8_RTM0611 (
// Equation(s):
// \Equal1~8_RTM0611_combout  = ( \A[2]_OTERM185  & ( (!\B[2]_OTERM269 ) # (!\B[3]_OTERM267  $ (!\A[3]_OTERM189 )) ) ) # ( !\A[2]_OTERM185  & ( (!\B[3]_OTERM267  $ (!\A[3]_OTERM189 )) # (\B[2]_OTERM269 ) ) )

	.dataa(gnd),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\B[2]_OTERM269 ),
	.datad(!\A[3]_OTERM189 ),
	.datae(gnd),
	.dataf(!\A[2]_OTERM185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_RTM0611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8_RTM0611 .extended_lut = "off";
defparam \Equal1~8_RTM0611 .lut_mask = 64'h3FCF3FCFF3FCF3FC;
defparam \Equal1~8_RTM0611 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \Equal1~8_NEW_REG608 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~8_RTM0611_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~8_OTERM609 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~8_NEW_REG608 .is_wysiwyg = "true";
defparam \Equal1~8_NEW_REG608 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N38
dffeas \B[1]~_Duplicate_15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_16 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_15 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N20
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \PC[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N39
cyclonev_lcell_comb \regs~527 (
// Equation(s):
// \regs~527_combout  = ( \Mux4~4_combout  & ( \WideOr24~0_combout  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~527 .extended_lut = "off";
defparam \regs~527 .lut_mask = 64'h0000000055555555;
defparam \regs~527 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N53
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N47
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \memin[27]~30 (
// Equation(s):
// \memin[27]~30_combout  = ( !\memin[17]~5_combout  & ( (!PC[27]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~30 .extended_lut = "off";
defparam \memin[27]~30 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~32_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E023925448A49692895C2149160000000000000000";
// synopsys translate_on

// Location: FF_X32_Y17_N14
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~32_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \memin[27]~29 (
// Equation(s):
// \memin[27]~29_combout  = ( \dmem~28_q  & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~28_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( !\dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\dmem~28_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~29 .extended_lut = "off";
defparam \memin[27]~29 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \memin[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N0
cyclonev_lcell_comb \memin[27]~31 (
// Equation(s):
// \memin[27]~31_combout  = ( \memin[27]~30_combout  & ( \memin[27]~29_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~40_combout )))) ) ) ) # ( \memin[27]~30_combout  & ( !\memin[27]~29_combout  & ( 
// (!dmem_rtl_0_bypass[83]) # ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[84] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[83]),
	.datab(!dmem_rtl_0_bypass[84]),
	.datac(!\dmem~40_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(!\memin[27]~30_combout ),
	.dataf(!\memin[27]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~31 .extended_lut = "off";
defparam \memin[27]~31 .lut_mask = 64'h0000FFBA0000FF8A;
defparam \memin[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \regs~441 (
// Equation(s):
// \regs~441_combout  = ( \regs~527_combout  & ( \memin[27]~31_combout  & ( \regs~79_combout  ) ) ) # ( !\regs~527_combout  & ( \memin[27]~31_combout  & ( (\WideOr19~0_combout  & (\regs~79_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) ) 
// ) ) # ( \regs~527_combout  & ( !\memin[27]~31_combout  & ( \regs~79_combout  ) ) ) # ( !\regs~527_combout  & ( !\memin[27]~31_combout  & ( \regs~79_combout  ) ) )

	.dataa(!\Selector36~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector36~4_combout ),
	.datad(!\regs~79_combout ),
	.datae(!\regs~527_combout ),
	.dataf(!\memin[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~441 .extended_lut = "off";
defparam \regs~441 .lut_mask = 64'h00FF00FF002300FF;
defparam \regs~441 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \regs[11][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~441_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \regs~442 (
// Equation(s):
// \regs~442_combout  = ( \Selector36~4_combout  & ( \regs~527_combout  & ( \regs~89_combout  ) ) ) # ( !\Selector36~4_combout  & ( \regs~527_combout  & ( \regs~89_combout  ) ) ) # ( \Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~89_combout  & 
// ((!\memin[27]~31_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~89_combout  & ((!\memin[27]~31_combout ) # ((\WideOr19~0_combout  & !\Selector36~6_combout )))) ) ) )

	.dataa(!\memin[27]~31_combout ),
	.datab(!\regs~89_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~442 .extended_lut = "off";
defparam \regs~442 .lut_mask = 64'h2322232333333333;
defparam \regs~442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N8
dffeas \regs[15][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~442_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \regs~440 (
// Equation(s):
// \regs~440_combout  = ( \Selector36~4_combout  & ( \regs~527_combout  & ( \regs~67_combout  ) ) ) # ( !\Selector36~4_combout  & ( \regs~527_combout  & ( \regs~67_combout  ) ) ) # ( \Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~67_combout  & 
// ((!\memin[27]~31_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~67_combout  & ((!\memin[27]~31_combout ) # ((\WideOr19~0_combout  & !\Selector36~6_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\memin[27]~31_combout ),
	.datad(!\regs~67_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~440 .extended_lut = "off";
defparam \regs~440 .lut_mask = 64'h00F400F500FF00FF;
defparam \regs~440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N14
dffeas \regs[7][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~440_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \regs~439 (
// Equation(s):
// \regs~439_combout  = ( \Selector36~6_combout  & ( \regs~527_combout  & ( \regs~53_combout  ) ) ) # ( !\Selector36~6_combout  & ( \regs~527_combout  & ( \regs~53_combout  ) ) ) # ( \Selector36~6_combout  & ( !\regs~527_combout  & ( (\regs~53_combout  & 
// ((!\memin[27]~31_combout ) # ((\WideOr19~0_combout  & \Selector36~4_combout )))) ) ) ) # ( !\Selector36~6_combout  & ( !\regs~527_combout  & ( (\regs~53_combout  & ((!\memin[27]~31_combout ) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector36~4_combout ),
	.datac(!\regs~53_combout ),
	.datad(!\memin[27]~31_combout ),
	.datae(!\Selector36~6_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~439 .extended_lut = "off";
defparam \regs~439 .lut_mask = 64'h0F050F010F0F0F0F;
defparam \regs~439 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N43
dffeas \regs[3][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~439_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[3][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[7][27]~q ))) # (\Selector69~4_combout  & (\regs[15][27]~q )) ) ) ) # ( !\regs[3][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// ((\regs[7][27]~q ))) # (\Selector69~4_combout  & (\regs[15][27]~q )) ) ) ) # ( \regs[3][27]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[11][27]~q ) ) ) ) # ( !\regs[3][27]~q  & ( !\Selector70~4_combout  & ( (\regs[11][27]~q  & 
// \Selector69~4_combout ) ) ) )

	.dataa(!\regs[11][27]~q ),
	.datab(!\regs[15][27]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[7][27]~q ),
	.datae(!\regs[3][27]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N6
cyclonev_lcell_comb \regs~436 (
// Equation(s):
// \regs~436_combout  = ( \memin[27]~31_combout  & ( \Selector36~4_combout  & ( (\regs~63_combout  & ((\regs~527_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( \Selector36~4_combout  & ( \regs~63_combout  ) ) ) # ( 
// \memin[27]~31_combout  & ( !\Selector36~4_combout  & ( (\regs~63_combout  & (((\WideOr19~0_combout  & !\Selector36~6_combout )) # (\regs~527_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( !\Selector36~4_combout  & ( \regs~63_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\regs~527_combout ),
	.datac(!\regs~63_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~436 .extended_lut = "off";
defparam \regs~436 .lut_mask = 64'h0F0F07030F0F0707;
defparam \regs~436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \regs[6][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~436_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \regs~437 (
// Equation(s):
// \regs~437_combout  = ( \regs~77_combout  & ( \Selector36~4_combout  & ( ((!\memin[27]~31_combout ) # (\WideOr19~0_combout )) # (\regs~527_combout ) ) ) ) # ( \regs~77_combout  & ( !\Selector36~4_combout  & ( ((!\memin[27]~31_combout ) # 
// ((\WideOr19~0_combout  & !\Selector36~6_combout ))) # (\regs~527_combout ) ) ) )

	.dataa(!\regs~527_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[27]~31_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\regs~77_combout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~437 .extended_lut = "off";
defparam \regs~437 .lut_mask = 64'h0000F7F50000F7F7;
defparam \regs~437 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N14
dffeas \regs[10][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~437_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \regs~438 (
// Equation(s):
// \regs~438_combout  = ( \memin[27]~31_combout  & ( \regs~87_combout  & ( ((\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) # (\regs~527_combout ) ) ) ) # ( !\memin[27]~31_combout  & ( \regs~87_combout  ) )

	.dataa(!\Selector36~6_combout ),
	.datab(!\Selector36~4_combout ),
	.datac(!\regs~527_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\regs~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~438 .extended_lut = "off";
defparam \regs~438 .lut_mask = 64'h00000000FFFF0FBF;
defparam \regs~438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N37
dffeas \regs[14][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~438_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \regs~435 (
// Equation(s):
// \regs~435_combout  = ( \memin[27]~31_combout  & ( \regs~527_combout  & ( \regs~51_combout  ) ) ) # ( !\memin[27]~31_combout  & ( \regs~527_combout  & ( \regs~51_combout  ) ) ) # ( \memin[27]~31_combout  & ( !\regs~527_combout  & ( (\regs~51_combout  & 
// (\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) ) ) ) # ( !\memin[27]~31_combout  & ( !\regs~527_combout  & ( \regs~51_combout  ) ) )

	.dataa(!\regs~51_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector36~4_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~435 .extended_lut = "off";
defparam \regs~435 .lut_mask = 64'h5555110155555555;
defparam \regs~435 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N37
dffeas \regs[2][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~435_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[2][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[6][27]~q )) # (\Selector69~4_combout  & ((\regs[14][27]~q ))) ) ) ) # ( !\regs[2][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[6][27]~q )) # (\Selector69~4_combout  & ((\regs[14][27]~q ))) ) ) ) # ( \regs[2][27]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[10][27]~q ) ) ) ) # ( !\regs[2][27]~q  & ( !\Selector70~4_combout  & ( (\regs[10][27]~q  & 
// \Selector69~4_combout ) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\regs[10][27]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[14][27]~q ),
	.datae(!\regs[2][27]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \regs~432 (
// Equation(s):
// \regs~432_combout  = ( \Selector36~4_combout  & ( \regs~527_combout  & ( \regs~59_combout  ) ) ) # ( !\Selector36~4_combout  & ( \regs~527_combout  & ( \regs~59_combout  ) ) ) # ( \Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~59_combout  & 
// ((!\memin[27]~31_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector36~4_combout  & ( !\regs~527_combout  & ( (\regs~59_combout  & ((!\memin[27]~31_combout ) # ((!\Selector36~6_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\regs~59_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[27]~31_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~432 .extended_lut = "off";
defparam \regs~432 .lut_mask = 64'h5504550555555555;
defparam \regs~432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N43
dffeas \regs[5][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~432_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N39
cyclonev_lcell_comb \regs~431 (
// Equation(s):
// \regs~431_combout  = ( \WideOr19~0_combout  & ( \memin[27]~31_combout  & ( (\regs~46_combout  & (((!\Selector36~6_combout ) # (\Selector36~4_combout )) # (\regs~527_combout ))) ) ) ) # ( !\WideOr19~0_combout  & ( \memin[27]~31_combout  & ( 
// (\regs~527_combout  & \regs~46_combout ) ) ) ) # ( \WideOr19~0_combout  & ( !\memin[27]~31_combout  & ( \regs~46_combout  ) ) ) # ( !\WideOr19~0_combout  & ( !\memin[27]~31_combout  & ( \regs~46_combout  ) ) )

	.dataa(!\regs~527_combout ),
	.datab(!\Selector36~4_combout ),
	.datac(!\regs~46_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\memin[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~431 .extended_lut = "off";
defparam \regs~431 .lut_mask = 64'h0F0F0F0F05050F07;
defparam \regs~431 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N40
dffeas \regs[1][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~431_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \regs~434 (
// Equation(s):
// \regs~434_combout  = ( \memin[27]~31_combout  & ( \regs~527_combout  & ( \regs~85_combout  ) ) ) # ( !\memin[27]~31_combout  & ( \regs~527_combout  & ( \regs~85_combout  ) ) ) # ( \memin[27]~31_combout  & ( !\regs~527_combout  & ( (\regs~85_combout  & 
// (\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) ) ) ) # ( !\memin[27]~31_combout  & ( !\regs~527_combout  & ( \regs~85_combout  ) ) )

	.dataa(!\Selector36~6_combout ),
	.datab(!\regs~85_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector36~4_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\regs~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~434 .extended_lut = "off";
defparam \regs~434 .lut_mask = 64'h3333020333333333;
defparam \regs~434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N49
dffeas \regs[13][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~434_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \regs~433 (
// Equation(s):
// \regs~433_combout  = ( \memin[27]~31_combout  & ( \Selector36~6_combout  & ( (\regs~73_combout  & (((\WideOr19~0_combout  & \Selector36~4_combout )) # (\regs~527_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( \Selector36~6_combout  & ( \regs~73_combout 
//  ) ) ) # ( \memin[27]~31_combout  & ( !\Selector36~6_combout  & ( (\regs~73_combout  & ((\WideOr19~0_combout ) # (\regs~527_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( !\Selector36~6_combout  & ( \regs~73_combout  ) ) )

	.dataa(!\regs~527_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~73_combout ),
	.datad(!\Selector36~4_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\Selector36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~433 .extended_lut = "off";
defparam \regs~433 .lut_mask = 64'h0F0F07070F0F0507;
defparam \regs~433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N55
dffeas \regs[9][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~433_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[9][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[5][27]~q )) # (\Selector69~4_combout  & ((\regs[13][27]~q ))) ) ) ) # ( !\regs[9][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[5][27]~q )) # (\Selector69~4_combout  & ((\regs[13][27]~q ))) ) ) ) # ( \regs[9][27]~q  & ( !\Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[1][27]~q ) ) ) ) # ( !\regs[9][27]~q  & ( !\Selector70~4_combout  & ( (\regs[1][27]~q  & 
// !\Selector69~4_combout ) ) ) )

	.dataa(!\regs[5][27]~q ),
	.datab(!\regs[1][27]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[13][27]~q ),
	.datae(!\regs[9][27]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \regs~427 (
// Equation(s):
// \regs~427_combout  = ( \Selector36~4_combout  & ( \memin[27]~31_combout  & ( (\regs~41_combout  & ((\regs~527_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector36~4_combout  & ( \memin[27]~31_combout  & ( (\regs~41_combout  & (((\WideOr19~0_combout 
//  & !\Selector36~6_combout )) # (\regs~527_combout ))) ) ) ) # ( \Selector36~4_combout  & ( !\memin[27]~31_combout  & ( \regs~41_combout  ) ) ) # ( !\Selector36~4_combout  & ( !\memin[27]~31_combout  & ( \regs~41_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\regs~41_combout ),
	.datad(!\regs~527_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\memin[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~427 .extended_lut = "off";
defparam \regs~427 .lut_mask = 64'h0F0F0F0F040F050F;
defparam \regs~427 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N34
dffeas \regs[0][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~427_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \regs~430 (
// Equation(s):
// \regs~430_combout  = ( \memin[27]~31_combout  & ( \Selector36~4_combout  & ( (\regs~83_combout  & ((\WideOr19~0_combout ) # (\regs~527_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( \Selector36~4_combout  & ( \regs~83_combout  ) ) ) # ( 
// \memin[27]~31_combout  & ( !\Selector36~4_combout  & ( (\regs~83_combout  & (((\WideOr19~0_combout  & !\Selector36~6_combout )) # (\regs~527_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( !\Selector36~4_combout  & ( \regs~83_combout  ) ) )

	.dataa(!\regs~527_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~83_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~430 .extended_lut = "off";
defparam \regs~430 .lut_mask = 64'h0F0F07050F0F0707;
defparam \regs~430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \regs[12][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~430_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \regs~428 (
// Equation(s):
// \regs~428_combout  = ( \Selector36~4_combout  & ( \regs~55_combout  & ( (!\memin[27]~31_combout ) # ((\regs~527_combout ) # (\WideOr19~0_combout )) ) ) ) # ( !\Selector36~4_combout  & ( \regs~55_combout  & ( (!\memin[27]~31_combout ) # 
// (((!\Selector36~6_combout  & \WideOr19~0_combout )) # (\regs~527_combout )) ) ) )

	.dataa(!\memin[27]~31_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~527_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~428 .extended_lut = "off";
defparam \regs~428 .lut_mask = 64'h00000000AEFFAFFF;
defparam \regs~428 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N20
dffeas \regs[4][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~428_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N39
cyclonev_lcell_comb \regs~429 (
// Equation(s):
// \regs~429_combout  = ( \Selector36~4_combout  & ( \regs~71_combout  & ( ((!\memin[27]~31_combout ) # (\regs~527_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector36~4_combout  & ( \regs~71_combout  & ( ((!\memin[27]~31_combout ) # 
// ((\WideOr19~0_combout  & !\Selector36~6_combout ))) # (\regs~527_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\regs~527_combout ),
	.datad(!\memin[27]~31_combout ),
	.datae(!\Selector36~4_combout ),
	.dataf(!\regs~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~429 .extended_lut = "off";
defparam \regs~429 .lut_mask = 64'h00000000FF4FFF5F;
defparam \regs~429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N40
dffeas \regs[8][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~429_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[8][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[4][27]~q ))) # (\Selector69~4_combout  & (\regs[12][27]~q )) ) ) ) # ( !\regs[8][27]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// ((\regs[4][27]~q ))) # (\Selector69~4_combout  & (\regs[12][27]~q )) ) ) ) # ( \regs[8][27]~q  & ( !\Selector70~4_combout  & ( (\Selector69~4_combout ) # (\regs[0][27]~q ) ) ) ) # ( !\regs[8][27]~q  & ( !\Selector70~4_combout  & ( (\regs[0][27]~q  & 
// !\Selector69~4_combout ) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!\regs[12][27]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[4][27]~q ),
	.datae(!\regs[8][27]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Selector72~4_combout  & ( \Mux4~0_combout  & ( (!\Selector71~4_combout  & ((\Mux4~1_combout ))) # (\Selector71~4_combout  & (\Mux4~3_combout )) ) ) ) # ( !\Selector72~4_combout  & ( \Mux4~0_combout  & ( (!\Selector71~4_combout ) # 
// (\Mux4~2_combout ) ) ) ) # ( \Selector72~4_combout  & ( !\Mux4~0_combout  & ( (!\Selector71~4_combout  & ((\Mux4~1_combout ))) # (\Selector71~4_combout  & (\Mux4~3_combout )) ) ) ) # ( !\Selector72~4_combout  & ( !\Mux4~0_combout  & ( (\Mux4~2_combout  & 
// \Selector71~4_combout ) ) ) )

	.dataa(!\Mux4~3_combout ),
	.datab(!\Mux4~2_combout ),
	.datac(!\Mux4~1_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Selector36~6_combout  & ( (\Mux4~4_combout  & \WideOr24~0_combout ) ) ) # ( !\Selector36~6_combout  & ( ((\Mux4~4_combout  & \WideOr24~0_combout )) # (\WideOr19~0_combout ) ) )

	.dataa(!\Mux4~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\WideOr24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h3737373705050505;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N33
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~62  ))

	.dataa(!PC[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~58  ))
// \Add0~94  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \memin[24]~44_combout  & ( (\Add0~93_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[24]~44_combout  & ( (!\LdPC~1_combout  & \Add0~93_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~94  ))

	.dataa(!PC[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \memin[25]~40_combout  & ( (\LdPC~1_combout ) # (\Add0~89_sumout ) ) ) # ( !\memin[25]~40_combout  & ( (\Add0~89_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Add0~89_sumout ),
	.datac(gnd),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h3300330033FF33FF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[26]_OTERM247 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A[26] .is_wysiwyg = "true";
defparam \A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N24
cyclonev_lcell_comb \B[26]_NEW314 (
// Equation(s):
// \B[26]_OTERM315  = (!\WideOr20~0_combout  & (B[26])) # (\WideOr20~0_combout  & ((\memin[26]~36_combout )))

	.dataa(gnd),
	.datab(!B[26]),
	.datac(!\memin[26]~36_combout ),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[26]_OTERM315 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[26]_NEW314 .extended_lut = "off";
defparam \B[26]_NEW314 .lut_mask = 64'h330F330F330F330F;
defparam \B[26]_NEW314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N8
dffeas \B[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[26]_OTERM315 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B[26] .is_wysiwyg = "true";
defparam \B[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N3
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( A[26] & ( B[26] & ( (\Selector63~17_OTERM117  & IR[27]) ) ) ) # ( !A[26] & ( B[26] & ( (\Selector63~17_OTERM117  & (!\IR[26]~DUPLICATE_q  $ (!IR[27]))) ) ) ) # ( A[26] & ( !B[26] & ( (\Selector63~17_OTERM117  & 
// (!\IR[26]~DUPLICATE_q  $ (!IR[27]))) ) ) )

	.dataa(gnd),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(!\IR[26]~DUPLICATE_q ),
	.datad(!IR[27]),
	.datae(!A[26]),
	.dataf(!B[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h0000033003300033;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N42
cyclonev_lcell_comb \Selector37~6 (
// Equation(s):
// \Selector37~6_combout  = ( \Selector32~0_combout  & ( !\Selector37~5_combout  ) ) # ( !\Selector32~0_combout  & ( (!\Add2~33_OTERM471  & !\Selector37~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~33_OTERM471 ),
	.datad(!\Selector37~5_combout ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~6 .extended_lut = "off";
defparam \Selector37~6 .lut_mask = 64'hF000F000FF00FF00;
defparam \Selector37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N6
cyclonev_lcell_comb \memin[26]~34 (
// Equation(s):
// \memin[26]~34_combout  = ( !\memin[17]~5_combout  & ( (!\DrPC~0_combout ) # (!PC[26]) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~34 .extended_lut = "off";
defparam \memin[26]~34 .lut_mask = 64'hFAFAFAFA00000000;
defparam \memin[26]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N55
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~36_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000800000000100008000000000000000000";
// synopsys translate_on

// Location: FF_X16_Y17_N32
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~36_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N30
cyclonev_lcell_comb \memin[26]~33 (
// Equation(s):
// \memin[26]~33_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~27_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~33 .extended_lut = "off";
defparam \memin[26]~33 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \memin[26]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N12
cyclonev_lcell_comb \memin[26]~35 (
// Equation(s):
// \memin[26]~35_combout  = ( \dmem~40_combout  & ( \memin[26]~33_combout  & ( (\memin[26]~34_combout  & ((!\Decoder4~0_combout ) # (!dmem_rtl_0_bypass[81]))) ) ) ) # ( !\dmem~40_combout  & ( \memin[26]~33_combout  & ( (\memin[26]~34_combout  & 
// ((!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[82] & !dmem_rtl_0_bypass[81])))) ) ) ) # ( \dmem~40_combout  & ( !\memin[26]~33_combout  & ( (\memin[26]~34_combout  & ((!\Decoder4~0_combout ) # (!dmem_rtl_0_bypass[81]))) ) ) ) # ( !\dmem~40_combout  & ( 
// !\memin[26]~33_combout  & ( (\memin[26]~34_combout  & ((!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[81]) # (dmem_rtl_0_bypass[82])))) ) ) )

	.dataa(!\Decoder4~0_combout ),
	.datab(!\memin[26]~34_combout ),
	.datac(!dmem_rtl_0_bypass[82]),
	.datad(!dmem_rtl_0_bypass[81]),
	.datae(!\dmem~40_combout ),
	.dataf(!\memin[26]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~35 .extended_lut = "off";
defparam \memin[26]~35 .lut_mask = 64'h3323332232223322;
defparam \memin[26]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \regs~528 (
// Equation(s):
// \regs~528_combout  = ( \Mux5~4_combout  & ( \WideOr24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~528 .extended_lut = "off";
defparam \regs~528 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \regs~447 (
// Equation(s):
// \regs~447_combout  = ( \regs~528_combout  & ( \memin[26]~35_combout  & ( \regs~55_combout  ) ) ) # ( !\regs~528_combout  & ( \memin[26]~35_combout  & ( (\WideOr19~0_combout  & (\regs~55_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) ) 
// ) ) # ( \regs~528_combout  & ( !\memin[26]~35_combout  & ( \regs~55_combout  ) ) ) # ( !\regs~528_combout  & ( !\memin[26]~35_combout  & ( \regs~55_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector37~4_combout ),
	.datac(!\regs~55_combout ),
	.datad(!\Selector37~6_combout ),
	.datae(!\regs~528_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~447 .extended_lut = "off";
defparam \regs~447 .lut_mask = 64'h0F0F0F0F05010F0F;
defparam \regs~447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N37
dffeas \regs[4][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~447_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \regs~449 (
// Equation(s):
// \regs~449_combout  = ( \regs~528_combout  & ( \Selector37~6_combout  & ( \regs~63_combout  ) ) ) # ( !\regs~528_combout  & ( \Selector37~6_combout  & ( (\regs~63_combout  & ((!\memin[26]~35_combout ) # ((\WideOr19~0_combout  & \Selector37~4_combout )))) ) 
// ) ) # ( \regs~528_combout  & ( !\Selector37~6_combout  & ( \regs~63_combout  ) ) ) # ( !\regs~528_combout  & ( !\Selector37~6_combout  & ( (\regs~63_combout  & ((!\memin[26]~35_combout ) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\regs~63_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[26]~35_combout ),
	.datad(!\Selector37~4_combout ),
	.datae(!\regs~528_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~449_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~449 .extended_lut = "off";
defparam \regs~449 .lut_mask = 64'h5151555550515555;
defparam \regs~449 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N37
dffeas \regs[6][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~449_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \regs~448 (
// Equation(s):
// \regs~448_combout  = ( \regs~528_combout  & ( \memin[26]~35_combout  & ( \regs~59_combout  ) ) ) # ( !\regs~528_combout  & ( \memin[26]~35_combout  & ( (\WideOr19~0_combout  & (\regs~59_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) ) 
// ) ) # ( \regs~528_combout  & ( !\memin[26]~35_combout  & ( \regs~59_combout  ) ) ) # ( !\regs~528_combout  & ( !\memin[26]~35_combout  & ( \regs~59_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector37~6_combout ),
	.datac(!\regs~59_combout ),
	.datad(!\Selector37~4_combout ),
	.datae(!\regs~528_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~448 .extended_lut = "off";
defparam \regs~448 .lut_mask = 64'h0F0F0F0F04050F0F;
defparam \regs~448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N43
dffeas \regs[5][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~448_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \regs~450 (
// Equation(s):
// \regs~450_combout  = ( \memin[26]~35_combout  & ( \Selector37~6_combout  & ( (\regs~67_combout  & (((\Selector37~4_combout  & \WideOr19~0_combout )) # (\regs~528_combout ))) ) ) ) # ( !\memin[26]~35_combout  & ( \Selector37~6_combout  & ( \regs~67_combout 
//  ) ) ) # ( \memin[26]~35_combout  & ( !\Selector37~6_combout  & ( (\regs~67_combout  & ((\WideOr19~0_combout ) # (\regs~528_combout ))) ) ) ) # ( !\memin[26]~35_combout  & ( !\Selector37~6_combout  & ( \regs~67_combout  ) ) )

	.dataa(!\regs~528_combout ),
	.datab(!\Selector37~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~67_combout ),
	.datae(!\memin[26]~35_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~450 .extended_lut = "off";
defparam \regs~450 .lut_mask = 64'h00FF005F00FF0057;
defparam \regs~450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N37
dffeas \regs[7][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~450_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[7][26]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[5][26]~q ) ) ) ) # ( !\regs[7][26]~q  & ( \Selector72~4_combout  & ( (\regs[5][26]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[7][26]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][26]~q )) # (\Selector71~4_combout  & ((\regs[6][26]~q ))) ) ) ) # ( !\regs[7][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][26]~q )) # (\Selector71~4_combout  & 
// ((\regs[6][26]~q ))) ) ) )

	.dataa(!\regs[4][26]~q ),
	.datab(!\regs[6][26]~q ),
	.datac(!\regs[5][26]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h553355330F000FFF;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \regs~452 (
// Equation(s):
// \regs~452_combout  = ( \regs~528_combout  & ( \Selector37~6_combout  & ( \regs~73_combout  ) ) ) # ( !\regs~528_combout  & ( \Selector37~6_combout  & ( (\regs~73_combout  & ((!\memin[26]~35_combout ) # ((\Selector37~4_combout  & \WideOr19~0_combout )))) ) 
// ) ) # ( \regs~528_combout  & ( !\Selector37~6_combout  & ( \regs~73_combout  ) ) ) # ( !\regs~528_combout  & ( !\Selector37~6_combout  & ( (\regs~73_combout  & ((!\memin[26]~35_combout ) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\memin[26]~35_combout ),
	.datab(!\Selector37~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~73_combout ),
	.datae(!\regs~528_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~452 .extended_lut = "off";
defparam \regs~452 .lut_mask = 64'h00AF00FF00AB00FF;
defparam \regs~452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \regs[9][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~452_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \regs~453 (
// Equation(s):
// \regs~453_combout  = ( \Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~77_combout  & ((\regs~528_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~77_combout  & 
// (((!\Selector37~6_combout  & \WideOr19~0_combout )) # (\regs~528_combout ))) ) ) ) # ( \Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~77_combout  ) ) ) # ( !\Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~77_combout  ) ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~77_combout ),
	.datad(!\regs~528_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~453 .extended_lut = "off";
defparam \regs~453 .lut_mask = 64'h0F0F0F0F020F030F;
defparam \regs~453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N2
dffeas \regs[10][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~453_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \regs~454 (
// Equation(s):
// \regs~454_combout  = ( \regs~79_combout  & ( \memin[26]~35_combout  & ( ((\WideOr19~0_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) # (\regs~528_combout ) ) ) ) # ( \regs~79_combout  & ( !\memin[26]~35_combout  ) )

	.dataa(!\regs~528_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector37~4_combout ),
	.datad(!\Selector37~6_combout ),
	.datae(!\regs~79_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~454 .extended_lut = "off";
defparam \regs~454 .lut_mask = 64'h0000FFFF00007757;
defparam \regs~454 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N55
dffeas \regs[11][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~454_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \regs~451 (
// Equation(s):
// \regs~451_combout  = ( \Selector37~4_combout  & ( \regs~528_combout  & ( \regs~71_combout  ) ) ) # ( !\Selector37~4_combout  & ( \regs~528_combout  & ( \regs~71_combout  ) ) ) # ( \Selector37~4_combout  & ( !\regs~528_combout  & ( (\regs~71_combout  & 
// ((!\memin[26]~35_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( !\regs~528_combout  & ( (\regs~71_combout  & ((!\memin[26]~35_combout ) # ((\WideOr19~0_combout  & !\Selector37~6_combout )))) ) ) )

	.dataa(!\memin[26]~35_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~71_combout ),
	.datad(!\Selector37~6_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\regs~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~451 .extended_lut = "off";
defparam \regs~451 .lut_mask = 64'h0B0A0B0B0F0F0F0F;
defparam \regs~451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N44
dffeas \regs[8][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~451_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[8][26]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[9][26]~q )) # (\Selector71~4_combout  & ((\regs[11][26]~q ))) ) ) ) # ( !\regs[8][26]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[9][26]~q )) # (\Selector71~4_combout  & ((\regs[11][26]~q ))) ) ) ) # ( \regs[8][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[10][26]~q ) ) ) ) # ( !\regs[8][26]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout 
//  & \regs[10][26]~q ) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[10][26]~q ),
	.datad(!\regs[11][26]~q ),
	.datae(!\regs[8][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N12
cyclonev_lcell_comb \regs~458 (
// Equation(s):
// \regs~458_combout  = ( \regs~528_combout  & ( \regs~89_combout  ) ) # ( !\regs~528_combout  & ( \regs~89_combout  & ( (!\memin[26]~35_combout ) # ((\WideOr19~0_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) ) ) )

	.dataa(!\Selector37~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector37~6_combout ),
	.datad(!\memin[26]~35_combout ),
	.datae(!\regs~528_combout ),
	.dataf(!\regs~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~458 .extended_lut = "off";
defparam \regs~458 .lut_mask = 64'h00000000FF31FFFF;
defparam \regs~458 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \regs[15][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~458_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \regs~455 (
// Equation(s):
// \regs~455_combout  = ( \Selector37~4_combout  & ( \regs~528_combout  & ( \regs~83_combout  ) ) ) # ( !\Selector37~4_combout  & ( \regs~528_combout  & ( \regs~83_combout  ) ) ) # ( \Selector37~4_combout  & ( !\regs~528_combout  & ( (\regs~83_combout  & 
// ((!\memin[26]~35_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( !\regs~528_combout  & ( (\regs~83_combout  & ((!\memin[26]~35_combout ) # ((\WideOr19~0_combout  & !\Selector37~6_combout )))) ) ) )

	.dataa(!\regs~83_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[26]~35_combout ),
	.datad(!\Selector37~6_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\regs~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~455 .extended_lut = "off";
defparam \regs~455 .lut_mask = 64'h5150515155555555;
defparam \regs~455 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N43
dffeas \regs[12][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~455_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \regs~456 (
// Equation(s):
// \regs~456_combout  = ( \regs~85_combout  & ( \regs~528_combout  ) ) # ( \regs~85_combout  & ( !\regs~528_combout  & ( (!\memin[26]~35_combout ) # ((\WideOr19~0_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) ) ) )

	.dataa(!\memin[26]~35_combout ),
	.datab(!\Selector37~4_combout ),
	.datac(!\Selector37~6_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~85_combout ),
	.dataf(!\regs~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~456 .extended_lut = "off";
defparam \regs~456 .lut_mask = 64'h0000AAFB0000FFFF;
defparam \regs~456 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N55
dffeas \regs[13][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~456_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \regs~457 (
// Equation(s):
// \regs~457_combout  = ( \Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~87_combout  & ((\WideOr19~0_combout ) # (\regs~528_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~87_combout  & 
// (((!\Selector37~6_combout  & \WideOr19~0_combout )) # (\regs~528_combout ))) ) ) ) # ( \Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~87_combout  ) ) ) # ( !\Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~87_combout  ) ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\regs~528_combout ),
	.datac(!\regs~87_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~457 .extended_lut = "off";
defparam \regs~457 .lut_mask = 64'h0F0F0F0F030B030F;
defparam \regs~457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \regs[14][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~457_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[14][26]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[13][26]~q ))) # (\Selector71~4_combout  & (\regs[15][26]~q )) ) ) ) # ( !\regs[14][26]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[13][26]~q ))) # (\Selector71~4_combout  & (\regs[15][26]~q )) ) ) ) # ( \regs[14][26]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[12][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( !\Selector72~4_combout  & ( (\regs[12][26]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[15][26]~q ),
	.datab(!\regs[12][26]~q ),
	.datac(!\regs[13][26]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \regs~443 (
// Equation(s):
// \regs~443_combout  = ( \regs~41_combout  & ( \memin[26]~35_combout  & ( ((\WideOr19~0_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) # (\regs~528_combout ) ) ) ) # ( \regs~41_combout  & ( !\memin[26]~35_combout  ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\Selector37~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~528_combout ),
	.datae(!\regs~41_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~443 .extended_lut = "off";
defparam \regs~443 .lut_mask = 64'h0000FFFF00000BFF;
defparam \regs~443 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \regs[0][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~443_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N48
cyclonev_lcell_comb \regs~445 (
// Equation(s):
// \regs~445_combout  = ( \memin[26]~35_combout  & ( \regs~51_combout  & ( ((\WideOr19~0_combout  & ((!\Selector37~6_combout ) # (\Selector37~4_combout )))) # (\regs~528_combout ) ) ) ) # ( !\memin[26]~35_combout  & ( \regs~51_combout  ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~528_combout ),
	.datad(!\Selector37~4_combout ),
	.datae(!\memin[26]~35_combout ),
	.dataf(!\regs~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~445_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~445 .extended_lut = "off";
defparam \regs~445 .lut_mask = 64'h00000000FFFF2F3F;
defparam \regs~445 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N49
dffeas \regs[2][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~445_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \regs~444 (
// Equation(s):
// \regs~444_combout  = ( \Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~46_combout  & ((\regs~528_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~46_combout  & 
// (((!\Selector37~6_combout  & \WideOr19~0_combout )) # (\regs~528_combout ))) ) ) ) # ( \Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~46_combout  ) ) ) # ( !\Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~46_combout  ) ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\regs~46_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~528_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~444 .extended_lut = "off";
defparam \regs~444 .lut_mask = 64'h3333333302330333;
defparam \regs~444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N2
dffeas \regs[1][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~444_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N6
cyclonev_lcell_comb \regs~446 (
// Equation(s):
// \regs~446_combout  = ( \Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~53_combout  & ((\WideOr19~0_combout ) # (\regs~528_combout ))) ) ) ) # ( !\Selector37~4_combout  & ( \memin[26]~35_combout  & ( (\regs~53_combout  & 
// (((!\Selector37~6_combout  & \WideOr19~0_combout )) # (\regs~528_combout ))) ) ) ) # ( \Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~53_combout  ) ) ) # ( !\Selector37~4_combout  & ( !\memin[26]~35_combout  & ( \regs~53_combout  ) ) )

	.dataa(!\regs~528_combout ),
	.datab(!\Selector37~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~53_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~446 .extended_lut = "off";
defparam \regs~446 .lut_mask = 64'h00FF00FF005D005F;
defparam \regs~446 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \regs[3][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~446_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[3][26]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[1][26]~q ) ) ) ) # ( !\regs[3][26]~q  & ( \Selector72~4_combout  & ( (\regs[1][26]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[3][26]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][26]~q )) # (\Selector71~4_combout  & ((\regs[2][26]~q ))) ) ) ) # ( !\regs[3][26]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][26]~q )) # (\Selector71~4_combout  & 
// ((\regs[2][26]~q ))) ) ) )

	.dataa(!\regs[0][26]~q ),
	.datab(!\regs[2][26]~q ),
	.datac(!\regs[1][26]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[3][26]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~3_combout  & ( \Mux5~0_combout  & ( (!\Selector70~4_combout  & (((!\Selector69~4_combout ) # (\Mux5~2_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux5~1_combout ))) ) ) ) # ( !\Mux5~3_combout  & ( 
// \Mux5~0_combout  & ( (!\Selector70~4_combout  & (((!\Selector69~4_combout ) # (\Mux5~2_combout )))) # (\Selector70~4_combout  & (\Mux5~1_combout  & ((!\Selector69~4_combout )))) ) ) ) # ( \Mux5~3_combout  & ( !\Mux5~0_combout  & ( (!\Selector70~4_combout  
// & (((\Mux5~2_combout  & \Selector69~4_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux5~1_combout ))) ) ) ) # ( !\Mux5~3_combout  & ( !\Mux5~0_combout  & ( (!\Selector70~4_combout  & (((\Mux5~2_combout  & \Selector69~4_combout 
// )))) # (\Selector70~4_combout  & (\Mux5~1_combout  & ((!\Selector69~4_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux5~1_combout ),
	.datac(!\Mux5~2_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux5~3_combout ),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \memin[26]~36 (
// Equation(s):
// \memin[26]~36_combout  = ( \Mux5~4_combout  & ( \Selector37~4_combout  & ( ((!\memin[26]~35_combout ) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux5~4_combout  & ( \Selector37~4_combout  & ( (!\memin[26]~35_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux5~4_combout  & ( !\Selector37~4_combout  & ( ((!\memin[26]~35_combout ) # ((!\Selector37~6_combout  & \WideOr19~0_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux5~4_combout  & ( !\Selector37~4_combout  & ( 
// (!\memin[26]~35_combout ) # ((!\Selector37~6_combout  & \WideOr19~0_combout )) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\Selector37~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[26]~35_combout ),
	.datae(!\Mux5~4_combout ),
	.dataf(!\Selector37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~36 .extended_lut = "off";
defparam \memin[26]~36 .lut_mask = 64'hFF0CFF5DFF0FFF5F;
defparam \memin[26]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \A[26]_NEW246 (
// Equation(s):
// \A[26]_OTERM247  = ( A[26] & ( (!\WideOr23~0_combout ) # (\memin[26]~36_combout ) ) ) # ( !A[26] & ( (\WideOr23~0_combout  & \memin[26]~36_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!\memin[26]~36_combout ),
	.datae(gnd),
	.dataf(!A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[26]_OTERM247 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[26]_NEW246 .extended_lut = "off";
defparam \A[26]_NEW246 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A[26]_NEW246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \B[26]_OTERM315  ) + ( \A[26]_OTERM247  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( \B[26]_OTERM315  ) + ( \A[26]_OTERM247  ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[26]_OTERM247 ),
	.datad(!\B[26]_OTERM315 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N19
dffeas \Add2~33_NEW_REG470 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~33_OTERM471 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~33_NEW_REG470 .is_wysiwyg = "true";
defparam \Add2~33_NEW_REG470 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \B[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[14]_OTERM281 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B[14] .is_wysiwyg = "true";
defparam \B[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N57
cyclonev_lcell_comb \B[14]_NEW280 (
// Equation(s):
// \B[14]_OTERM281  = ( \memin[14]~124_combout  & ( (B[14]) # (\WideOr20~0_combout ) ) ) # ( !\memin[14]~124_combout  & ( (!\WideOr20~0_combout  & B[14]) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(!B[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[14]_OTERM281 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[14]_NEW280 .extended_lut = "off";
defparam \B[14]_NEW280 .lut_mask = 64'h2222222277777777;
defparam \B[14]_NEW280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N15
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( !\B[5]_OTERM305  $ (\A[5]_OTERM195 ) ) + ( \Add1~83  ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( !\B[5]_OTERM305  $ (\A[5]_OTERM195 ) ) + ( \Add1~83  ) + ( \Add1~82  ))
// \Add1~87  = SHARE((!\B[5]_OTERM305  & \A[5]_OTERM195 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[5]_OTERM305 ),
	.datad(!\A[5]_OTERM195 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(\Add1~83 ),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout(\Add1~87 ));
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N18
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( !\B[6]_OTERM297~_Duplicate  $ (\A[6]_OTERM197~_Duplicate ) ) + ( \Add1~87  ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( !\B[6]_OTERM297~_Duplicate  $ (\A[6]_OTERM197~_Duplicate ) ) + ( \Add1~87  ) + ( \Add1~86  ))
// \Add1~91  = SHARE((!\B[6]_OTERM297~_Duplicate  & \A[6]_OTERM197~_Duplicate ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[6]_OTERM297~_Duplicate ),
	.datad(!\A[6]_OTERM197~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(\Add1~87 ),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout(\Add1~91 ));
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N21
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( !\A[7]_OTERM213~_Duplicate  $ (\B[7]_OTERM295 ) ) + ( \Add1~91  ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( !\A[7]_OTERM213~_Duplicate  $ (\B[7]_OTERM295 ) ) + ( \Add1~91  ) + ( \Add1~90  ))
// \Add1~95  = SHARE((\A[7]_OTERM213~_Duplicate  & !\B[7]_OTERM295 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[7]_OTERM213~_Duplicate ),
	.datad(!\B[7]_OTERM295 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(\Add1~91 ),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout(\Add1~95 ));
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N24
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( !\B[8]_OTERM299  $ (\A[8]_OTERM181 ) ) + ( \Add1~95  ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( !\B[8]_OTERM299  $ (\A[8]_OTERM181 ) ) + ( \Add1~95  ) + ( \Add1~94  ))
// \Add1~99  = SHARE((!\B[8]_OTERM299  & \A[8]_OTERM181 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[8]_OTERM299 ),
	.datad(!\A[8]_OTERM181 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(\Add1~95 ),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout(\Add1~99 ));
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N27
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( !\A[9]_OTERM201  $ (\B[9]_OTERM301 ) ) + ( \Add1~99  ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( !\A[9]_OTERM201  $ (\B[9]_OTERM301 ) ) + ( \Add1~99  ) + ( \Add1~98  ))
// \Add1~103  = SHARE((\A[9]_OTERM201  & !\B[9]_OTERM301 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[9]_OTERM201 ),
	.datad(!\B[9]_OTERM301 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(\Add1~99 ),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout(\Add1~103 ));
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N30
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( !\A[10]_OTERM259  $ (\B[10]_OTERM271 ) ) + ( \Add1~103  ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( !\A[10]_OTERM259  $ (\B[10]_OTERM271 ) ) + ( \Add1~103  ) + ( \Add1~102  ))
// \Add1~107  = SHARE((\A[10]_OTERM259  & !\B[10]_OTERM271 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[10]_OTERM259 ),
	.datad(!\B[10]_OTERM271 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(\Add1~103 ),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout(\Add1~107 ));
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N33
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( !\A[11]_OTERM261  $ (\B[11]_OTERM273 ) ) + ( \Add1~107  ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( !\A[11]_OTERM261  $ (\B[11]_OTERM273 ) ) + ( \Add1~107  ) + ( \Add1~106  ))
// \Add1~111  = SHARE((\A[11]_OTERM261  & !\B[11]_OTERM273 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[11]_OTERM261 ),
	.datad(!\B[11]_OTERM273 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(\Add1~107 ),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout(\Add1~111 ));
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N36
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( !\B[12]_OTERM275  $ (\A[12]_OTERM207 ) ) + ( \Add1~111  ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( !\B[12]_OTERM275  $ (\A[12]_OTERM207 ) ) + ( \Add1~111  ) + ( \Add1~110  ))
// \Add1~115  = SHARE((!\B[12]_OTERM275  & \A[12]_OTERM207 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[12]_OTERM275 ),
	.datad(!\A[12]_OTERM207 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(\Add1~111 ),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout(\Add1~115 ));
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N39
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( !\A[13]_OTERM209  $ (\B[13]_OTERM277 ) ) + ( \Add1~115  ) + ( \Add1~114  ))
// \Add1~118  = CARRY(( !\A[13]_OTERM209  $ (\B[13]_OTERM277 ) ) + ( \Add1~115  ) + ( \Add1~114  ))
// \Add1~119  = SHARE((\A[13]_OTERM209  & !\B[13]_OTERM277 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[13]_OTERM209 ),
	.datad(!\B[13]_OTERM277 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(\Add1~115 ),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout(\Add1~119 ));
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N42
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( !\A[14]_OTERM263  $ (\B[14]_OTERM281 ) ) + ( \Add1~119  ) + ( \Add1~118  ))
// \Add1~122  = CARRY(( !\A[14]_OTERM263  $ (\B[14]_OTERM281 ) ) + ( \Add1~119  ) + ( \Add1~118  ))
// \Add1~123  = SHARE((\A[14]_OTERM263  & !\B[14]_OTERM281 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\B[14]_OTERM281 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(\Add1~119 ),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout(\Add1~123 ));
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N45
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( !\B[15]_OTERM279  $ (\A[15]_OTERM211 ) ) + ( \Add1~123  ) + ( \Add1~122  ))
// \Add1~126  = CARRY(( !\B[15]_OTERM279  $ (\A[15]_OTERM211 ) ) + ( \Add1~123  ) + ( \Add1~122  ))
// \Add1~127  = SHARE((!\B[15]_OTERM279  & \A[15]_OTERM211 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[15]_OTERM279 ),
	.datad(!\A[15]_OTERM211 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(\Add1~123 ),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout(\Add1~127 ));
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( !\A[16]_OTERM227  $ (\B[16]_OTERM283 ) ) + ( \Add1~127  ) + ( \Add1~126  ))
// \Add1~66  = CARRY(( !\A[16]_OTERM227  $ (\B[16]_OTERM283 ) ) + ( \Add1~127  ) + ( \Add1~126  ))
// \Add1~67  = SHARE((\A[16]_OTERM227  & !\B[16]_OTERM283 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[16]_OTERM227 ),
	.datad(!\B[16]_OTERM283 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(\Add1~127 ),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout(\Add1~67 ));
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N51
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( !\A[17]_OTERM229~_Duplicate_1  $ (\B[17]_OTERM285~_Duplicate ) ) + ( \Add1~67  ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( !\A[17]_OTERM229~_Duplicate_1  $ (\B[17]_OTERM285~_Duplicate ) ) + ( \Add1~67  ) + ( \Add1~66  ))
// \Add1~63  = SHARE((\A[17]_OTERM229~_Duplicate_1  & !\B[17]_OTERM285~_Duplicate ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[17]_OTERM229~_Duplicate_1 ),
	.datad(!\B[17]_OTERM285~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(\Add1~67 ),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout(\Add1~63 ));
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N54
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !\A[18]_OTERM231  $ (\B[18]_OTERM287 ) ) + ( \Add1~63  ) + ( \Add1~62  ))
// \Add1~50  = CARRY(( !\A[18]_OTERM231  $ (\B[18]_OTERM287 ) ) + ( \Add1~63  ) + ( \Add1~62  ))
// \Add1~51  = SHARE((\A[18]_OTERM231  & !\B[18]_OTERM287 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[18]_OTERM231 ),
	.datad(!\B[18]_OTERM287 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(\Add1~63 ),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N57
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !\A[19]_OTERM233  $ (\B[19]_OTERM289 ) ) + ( \Add1~51  ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( !\A[19]_OTERM233  $ (\B[19]_OTERM289 ) ) + ( \Add1~51  ) + ( \Add1~50  ))
// \Add1~47  = SHARE((\A[19]_OTERM233  & !\B[19]_OTERM289 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[19]_OTERM233 ),
	.datad(!\B[19]_OTERM289 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(\Add1~51 ),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\B[20]_OTERM291  $ (\A[20]_OTERM235 ) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~18  = CARRY(( !\B[20]_OTERM291  $ (\A[20]_OTERM235 ) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~19  = SHARE((!\B[20]_OTERM291  & \A[20]_OTERM235 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[20]_OTERM291 ),
	.datad(!\A[20]_OTERM235 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(\Add1~47 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\A[21]_OTERM237  $ (\B[21]_OTERM293 ) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( !\A[21]_OTERM237  $ (\B[21]_OTERM293 ) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~15  = SHARE((\A[21]_OTERM237  & !\B[21]_OTERM293 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[21]_OTERM237 ),
	.datad(!\B[21]_OTERM293 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\A[22]_OTERM239  $ (\B[22]_OTERM307 ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( !\A[22]_OTERM239  $ (\B[22]_OTERM307 ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~11  = SHARE((\A[22]_OTERM239  & !\B[22]_OTERM307 ))

	.dataa(!\A[22]_OTERM239 ),
	.datab(gnd),
	.datac(!\B[22]_OTERM307 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(\Add1~15 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000050500000A5A5;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N9
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\A[23]_OTERM241  $ (\B[23]_OTERM309 ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( !\A[23]_OTERM241  $ (\B[23]_OTERM309 ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~7  = SHARE((\A[23]_OTERM241  & !\B[23]_OTERM309 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[23]_OTERM241 ),
	.datad(!\B[23]_OTERM309 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N12
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !\B[24]_OTERM311  $ (\A[24]_OTERM243 ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~42  = CARRY(( !\B[24]_OTERM311  $ (\A[24]_OTERM243 ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~43  = SHARE((!\B[24]_OTERM311  & \A[24]_OTERM243 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[24]_OTERM311 ),
	.datad(!\A[24]_OTERM243 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N15
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\B[25]_OTERM313  $ (\A[25]_OTERM245 ) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( !\B[25]_OTERM313  $ (\A[25]_OTERM245 ) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~39  = SHARE((!\B[25]_OTERM313  & \A[25]_OTERM245 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[25]_OTERM313 ),
	.datad(!\A[25]_OTERM245 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(\Add1~43 ),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N18
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !\A[26]_OTERM247  $ (\B[26]_OTERM315 ) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( !\A[26]_OTERM247  $ (\B[26]_OTERM315 ) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~35  = SHARE((\A[26]_OTERM247  & !\B[26]_OTERM315 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[26]_OTERM247 ),
	.datad(!\B[26]_OTERM315 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(\Add1~39 ),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \Add1~33_NEW_REG408 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~33_OTERM409 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~33_NEW_REG408 .is_wysiwyg = "true";
defparam \Add1~33_NEW_REG408 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \B[3]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[3]_OTERM267 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~_Duplicate_18 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~_Duplicate .is_wysiwyg = "true";
defparam \B[3]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N41
dffeas \A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[31]_OTERM257 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N47
dffeas \B[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[31]_OTERM325 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[31]~DUPLICATE .is_wysiwyg = "true";
defparam \B[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N52
dffeas \IR[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[21]_OTERM199 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N55
dffeas \A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[30]_OTERM255 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \B[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[30]_OTERM323 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B[30] .is_wysiwyg = "true";
defparam \B[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N3
cyclonev_lcell_comb \B[30]_NEW322 (
// Equation(s):
// \B[30]_OTERM323  = ( \memin[30]~60_combout  & ( (B[30]) # (\WideOr20~0_combout ) ) ) # ( !\memin[30]~60_combout  & ( (!\WideOr20~0_combout  & B[30]) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[30]),
	.datae(gnd),
	.dataf(!\memin[30]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[30]_OTERM323 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[30]_NEW322 .extended_lut = "off";
defparam \B[30]_NEW322 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \B[30]_NEW322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N38
dffeas \A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[28]_OTERM251 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \B[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[28]_OTERM319 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B[28] .is_wysiwyg = "true";
defparam \B[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N42
cyclonev_lcell_comb \B[28]_NEW318 (
// Equation(s):
// \B[28]_OTERM319  = ( \memin[28]~28_combout  & ( (\WideOr20~0_combout ) # (B[28]) ) ) # ( !\memin[28]~28_combout  & ( (B[28] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[28]),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[28]_OTERM319 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[28]_NEW318 .extended_lut = "off";
defparam \B[28]_NEW318 .lut_mask = 64'h3300330033FF33FF;
defparam \B[28]_NEW318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]_OTERM249 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A[27] .is_wysiwyg = "true";
defparam \A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N18
cyclonev_lcell_comb \memin[27]~32_Duplicate (
// Equation(s):
// \memin[27]~32_Duplicate_135  = ( \memin[27]~31_combout  & ( \Mux4~4_combout  & ( ((\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) # (\WideOr24~0_combout ) ) ) ) # ( !\memin[27]~31_combout  & ( \Mux4~4_combout  ) ) # ( 
// \memin[27]~31_combout  & ( !\Mux4~4_combout  & ( (\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( !\Mux4~4_combout  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector36~6_combout ),
	.datad(!\Selector36~4_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~32_Duplicate_135 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~32_Duplicate .extended_lut = "off";
defparam \memin[27]~32_Duplicate .lut_mask = 64'hFFFF3033FFFF7577;
defparam \memin[27]~32_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \A[27]_NEW248 (
// Equation(s):
// \A[27]_OTERM249  = ( \memin[27]~32_Duplicate_135  & ( (A[27]) # (\WideOr23~0_combout ) ) ) # ( !\memin[27]~32_Duplicate_135  & ( (!\WideOr23~0_combout  & A[27]) ) )

	.dataa(gnd),
	.datab(!\WideOr23~0_combout ),
	.datac(!A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~32_Duplicate_135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[27]_OTERM249 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[27]_NEW248 .extended_lut = "off";
defparam \A[27]_NEW248 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A[27]_NEW248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \A[27]_OTERM249  ) + ( \B[27]_OTERM317  ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( \A[27]_OTERM249  ) + ( \B[27]_OTERM317  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[27]_OTERM317 ),
	.datad(!\A[27]_OTERM249 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \B[28]_OTERM319  ) + ( \A[28]_OTERM251  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( \B[28]_OTERM319  ) + ( \A[28]_OTERM251  ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[28]_OTERM251 ),
	.datad(!\B[28]_OTERM319 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N25
dffeas \Add2~25_NEW_REG474 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~25_OTERM475 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~25_NEW_REG474 .is_wysiwyg = "true";
defparam \Add2~25_NEW_REG474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N27
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( IR[26] & ( (!B[28] & (!IR[27] & \A[28]~DUPLICATE_q )) # (B[28] & (!IR[27] $ (\A[28]~DUPLICATE_q ))) ) ) # ( !IR[26] & ( (IR[27] & ((\A[28]~DUPLICATE_q ) # (B[28]))) ) )

	.dataa(!B[28]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "off";
defparam \Selector35~5 .lut_mask = 64'h050F050F50A550A5;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \Selector35~6 (
// Equation(s):
// \Selector35~6_combout  = ( \Selector35~5_combout  & ( ((\Add2~25_OTERM475  & !\Selector32~0_combout )) # (\Selector63~17_OTERM117DUPLICATE_q ) ) ) # ( !\Selector35~5_combout  & ( (\Add2~25_OTERM475  & !\Selector32~0_combout ) ) )

	.dataa(!\Add2~25_OTERM475 ),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~6 .extended_lut = "off";
defparam \Selector35~6 .lut_mask = 64'h5050505050FF50FF;
defparam \Selector35~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N50
dffeas \MAR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~124_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[14] .is_wysiwyg = "true";
defparam \MAR[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~28_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068019004801100200020018C10000000000000000000";
// synopsys translate_on

// Location: FF_X16_Y16_N2
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~28_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N0
cyclonev_lcell_comb \memin[28]~25 (
// Equation(s):
// \memin[28]~25_combout  = ( \dmem~29_q  & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~29_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~29_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) ) ) ) # ( !\dmem~29_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~29_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~25 .extended_lut = "off";
defparam \memin[28]~25 .lut_mask = 64'h000AFF0A005FFF5F;
defparam \memin[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N40
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \memin[28]~26 (
// Equation(s):
// \memin[28]~26_combout  = ( PC[28] & ( (!\memin[17]~5_combout  & !\DrPC~0_combout ) ) ) # ( !PC[28] & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[17]~5_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!PC[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~26 .extended_lut = "off";
defparam \memin[28]~26 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N8
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N18
cyclonev_lcell_comb \memin[28]~27 (
// Equation(s):
// \memin[28]~27_combout  = ( \memin[28]~26_combout  & ( dmem_rtl_0_bypass[86] & ( (!\Decoder4~0_combout ) # ((!\dmem~40_combout  & (!\memin[28]~25_combout )) # (\dmem~40_combout  & ((!dmem_rtl_0_bypass[85])))) ) ) ) # ( \memin[28]~26_combout  & ( 
// !dmem_rtl_0_bypass[86] & ( (!\Decoder4~0_combout ) # (!dmem_rtl_0_bypass[85]) ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\Decoder4~0_combout ),
	.datac(!\memin[28]~25_combout ),
	.datad(!dmem_rtl_0_bypass[85]),
	.datae(!\memin[28]~26_combout ),
	.dataf(!dmem_rtl_0_bypass[86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~27 .extended_lut = "off";
defparam \memin[28]~27 .lut_mask = 64'h0000FFCC0000FDEC;
defparam \memin[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\B[27]_OTERM317  $ (\A[27]_OTERM249 ) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( !\B[27]_OTERM317  $ (\A[27]_OTERM249 ) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~31  = SHARE((!\B[27]_OTERM317  & \A[27]_OTERM249 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[27]_OTERM317 ),
	.datad(!\A[27]_OTERM249 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(\Add1~35 ),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N24
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\A[28]_OTERM251  $ (\B[28]_OTERM319 ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( !\A[28]_OTERM251  $ (\B[28]_OTERM319 ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~27  = SHARE((\A[28]_OTERM251  & !\B[28]_OTERM319 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[28]_OTERM251 ),
	.datad(!\B[28]_OTERM319 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(\Add1~31 ),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \Add1~25_NEW_REG412 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~25_OTERM413 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~25_NEW_REG412 .is_wysiwyg = "true";
defparam \Add1~25_NEW_REG412 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N59
dffeas \Selector44~1_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~1_NEW_REG92_OTERM191 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~1_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~1_NEW_REG92 .is_wysiwyg = "true";
defparam \Selector44~1_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N37
dffeas \A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[28]_OTERM251 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A[28] .is_wysiwyg = "true";
defparam \A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector21~1_OTERM95  & ( \IR[18]~DUPLICATE_q  & ( (!\Selector44~1_OTERM93  & (!B[28] $ (!A[28] $ (!\IR[21]~DUPLICATE_q )))) # (\Selector44~1_OTERM93  & (((!\IR[21]~DUPLICATE_q ) # (A[28])) # (B[28]))) ) ) ) # ( 
// !\Selector21~1_OTERM95  & ( \IR[18]~DUPLICATE_q  & ( (\Selector44~1_OTERM93  & (!\IR[21]~DUPLICATE_q  $ (((B[28] & A[28]))))) ) ) ) # ( \Selector21~1_OTERM95  & ( !\IR[18]~DUPLICATE_q  & ( (!B[28] & ((!A[28] $ (\IR[21]~DUPLICATE_q )))) # (B[28] & ((!A[28] 
// & ((\IR[21]~DUPLICATE_q ))) # (A[28] & ((!\IR[21]~DUPLICATE_q ) # (\Selector44~1_OTERM93 ))))) ) ) ) # ( !\Selector21~1_OTERM95  & ( !\IR[18]~DUPLICATE_q  & ( (\Selector44~1_OTERM93  & (!\IR[21]~DUPLICATE_q  $ (((A[28]) # (B[28]))))) ) ) )

	.dataa(!B[28]),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!A[28]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Selector21~1_OTERM95 ),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h2013A55B3201B75B;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N40
dffeas \A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[31]_OTERM257 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A[31] .is_wysiwyg = "true";
defparam \A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N56
dffeas \ShiftLeft1~0_OTERM127DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~0_NEW_REG126_OTERM815 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~0_OTERM127DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~0_OTERM127DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N33
cyclonev_lcell_comb \ShiftLeft1~0_NEW_REG126_NEW814 (
// Equation(s):
// \ShiftLeft1~0_NEW_REG126_OTERM815  = ( \memin[3]~80_combout  & ( (\ShiftLeft1~0_OTERM127DUPLICATE_q ) # (\WideOr20~0_combout ) ) ) # ( !\memin[3]~80_combout  & ( (!\WideOr20~0_combout  & ((\ShiftLeft1~0_OTERM127DUPLICATE_q ))) # (\WideOr20~0_combout  & 
// (\memin[2]~76_combout )) ) )

	.dataa(!\WideOr20~0_combout ),
	.datab(gnd),
	.datac(!\memin[2]~76_combout ),
	.datad(!\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~0_NEW_REG126_OTERM815 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~0_NEW_REG126_NEW814 .extended_lut = "off";
defparam \ShiftLeft1~0_NEW_REG126_NEW814 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \ShiftLeft1~0_NEW_REG126_NEW814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N55
dffeas \ShiftLeft1~0_NEW_REG126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~0_NEW_REG126_OTERM815 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~0_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~0_NEW_REG126 .is_wysiwyg = "true";
defparam \ShiftLeft1~0_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N36
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \A[28]_OTERM251  & ( \A[31]_OTERM257  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265 ) # ((\A[30]_OTERM255 )))) # (\B[0]_OTERM223  & (((\A[29]_OTERM253 )) # (\B[1]_OTERM265 ))) ) ) ) # ( !\A[28]_OTERM251  & ( \A[31]_OTERM257  & ( 
// (!\B[0]_OTERM223  & (\B[1]_OTERM265  & ((\A[30]_OTERM255 )))) # (\B[0]_OTERM223  & (((\A[29]_OTERM253 )) # (\B[1]_OTERM265 ))) ) ) ) # ( \A[28]_OTERM251  & ( !\A[31]_OTERM257  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265 ) # ((\A[30]_OTERM255 )))) # 
// (\B[0]_OTERM223  & (!\B[1]_OTERM265  & (\A[29]_OTERM253 ))) ) ) ) # ( !\A[28]_OTERM251  & ( !\A[31]_OTERM257  & ( (!\B[0]_OTERM223  & (\B[1]_OTERM265  & ((\A[30]_OTERM255 )))) # (\B[0]_OTERM223  & (!\B[1]_OTERM265  & (\A[29]_OTERM253 ))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[29]_OTERM253 ),
	.datad(!\A[30]_OTERM255 ),
	.datae(!\A[28]_OTERM251 ),
	.dataf(!\A[31]_OTERM257 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N28
dffeas \ShiftRight0~10_OTERM499DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~10_OTERM499DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~10_OTERM499DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~10_OTERM499DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N27
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \ShiftLeft1~0_OTERM127  & ( \ShiftRight0~10_OTERM499DUPLICATE_q  & ( (IR[18] & A[31]) ) ) ) # ( !\ShiftLeft1~0_OTERM127  & ( \ShiftRight0~10_OTERM499DUPLICATE_q  & ( (IR[18] & (((!\B[4]~DUPLICATE_q  & 
// !\ShiftRight0~6_OTERM809DUPLICATE_q )) # (A[31]))) ) ) ) # ( \ShiftLeft1~0_OTERM127  & ( !\ShiftRight0~10_OTERM499DUPLICATE_q  & ( (IR[18] & A[31]) ) ) ) # ( !\ShiftLeft1~0_OTERM127  & ( !\ShiftRight0~10_OTERM499DUPLICATE_q  & ( (IR[18] & (A[31] & 
// ((\ShiftRight0~6_OTERM809DUPLICATE_q ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!IR[18]),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!\ShiftLeft1~0_OTERM127 ),
	.dataf(!\ShiftRight0~10_OTERM499DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0013003320330033;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \B[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[3]_OTERM267 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~DUPLICATE .is_wysiwyg = "true";
defparam \B[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N48
cyclonev_lcell_comb \ShiftLeft1~28 (
// Equation(s):
// \ShiftLeft1~28_combout  = ( \B[0]_OTERM223  & ( \A[19]_OTERM233  & ( (!\B[1]_OTERM265 ) # (\A[17]_OTERM229 ) ) ) ) # ( !\B[0]_OTERM223  & ( \A[19]_OTERM233  & ( (!\B[1]_OTERM265  & ((\A[20]_OTERM235 ))) # (\B[1]_OTERM265  & (\A[18]_OTERM231 )) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[19]_OTERM233  & ( (\A[17]_OTERM229  & \B[1]_OTERM265 ) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[19]_OTERM233  & ( (!\B[1]_OTERM265  & ((\A[20]_OTERM235 ))) # (\B[1]_OTERM265  & (\A[18]_OTERM231 )) ) ) )

	.dataa(!\A[18]_OTERM231 ),
	.datab(!\A[20]_OTERM235 ),
	.datac(!\A[17]_OTERM229 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[19]_OTERM233 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~28 .extended_lut = "off";
defparam \ShiftLeft1~28 .lut_mask = 64'h3355000F3355FF0F;
defparam \ShiftLeft1~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N50
dffeas \ShiftLeft1~28_NEW_REG558 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~28_OTERM559 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~28_NEW_REG558 .is_wysiwyg = "true";
defparam \ShiftLeft1~28_NEW_REG558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N0
cyclonev_lcell_comb \ShiftLeft1~29 (
// Equation(s):
// \ShiftLeft1~29_combout  = ( \A[16]_OTERM227  & ( \A[13]_OTERM209  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265 ) # ((\A[14]_OTERM263 )))) # (\B[0]_OTERM223  & (((\A[15]_OTERM211 )) # (\B[1]_OTERM265 ))) ) ) ) # ( !\A[16]_OTERM227  & ( \A[13]_OTERM209  & ( 
// (!\B[0]_OTERM223  & (\B[1]_OTERM265  & (\A[14]_OTERM263 ))) # (\B[0]_OTERM223  & (((\A[15]_OTERM211 )) # (\B[1]_OTERM265 ))) ) ) ) # ( \A[16]_OTERM227  & ( !\A[13]_OTERM209  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265 ) # ((\A[14]_OTERM263 )))) # 
// (\B[0]_OTERM223  & (!\B[1]_OTERM265  & ((\A[15]_OTERM211 )))) ) ) ) # ( !\A[16]_OTERM227  & ( !\A[13]_OTERM209  & ( (!\B[0]_OTERM223  & (\B[1]_OTERM265  & (\A[14]_OTERM263 ))) # (\B[0]_OTERM223  & (!\B[1]_OTERM265  & ((\A[15]_OTERM211 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\A[15]_OTERM211 ),
	.datae(!\A[16]_OTERM227 ),
	.dataf(!\A[13]_OTERM209 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~29 .extended_lut = "off";
defparam \ShiftLeft1~29 .lut_mask = 64'h02468ACE13579BDF;
defparam \ShiftLeft1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N2
dffeas \ShiftLeft1~29_OTERM561DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~29_OTERM561DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~29_OTERM561DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~29_OTERM561DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N12
cyclonev_lcell_comb \ShiftLeft1~38 (
// Equation(s):
// \ShiftLeft1~38_combout  = ( \A[25]_OTERM245  & ( \A[26]_OTERM247  & ( ((!\B[0]_OTERM223  & ((\A[28]_OTERM251 ))) # (\B[0]_OTERM223  & (\A[27]_OTERM249 ))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[25]_OTERM245  & ( \A[26]_OTERM247  & ( (!\B[1]_OTERM265  & 
// ((!\B[0]_OTERM223  & ((\A[28]_OTERM251 ))) # (\B[0]_OTERM223  & (\A[27]_OTERM249 )))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223 )))) ) ) ) # ( \A[25]_OTERM245  & ( !\A[26]_OTERM247  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[28]_OTERM251 ))) # 
// (\B[0]_OTERM223  & (\A[27]_OTERM249 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 )))) ) ) ) # ( !\A[25]_OTERM245  & ( !\A[26]_OTERM247  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[28]_OTERM251 ))) # (\B[0]_OTERM223  & (\A[27]_OTERM249 )))) ) ) )

	.dataa(!\A[27]_OTERM249 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[28]_OTERM251 ),
	.datae(!\A[25]_OTERM245 ),
	.dataf(!\A[26]_OTERM247 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~38 .extended_lut = "off";
defparam \ShiftLeft1~38 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftLeft1~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N14
dffeas \ShiftLeft1~40_OTERM635_NEW_REG1692 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~40_OTERM635_OTERM1693 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~40_OTERM635_NEW_REG1692 .is_wysiwyg = "true";
defparam \ShiftLeft1~40_OTERM635_NEW_REG1692 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N48
cyclonev_lcell_comb \ShiftLeft1~39 (
// Equation(s):
// \ShiftLeft1~39_combout  = ( \B[0]_OTERM223  & ( \A[23]_OTERM241  & ( (!\B[1]_OTERM265 ) # (\A[21]_OTERM237 ) ) ) ) # ( !\B[0]_OTERM223  & ( \A[23]_OTERM241  & ( (!\B[1]_OTERM265  & ((\A[24]_OTERM243 ))) # (\B[1]_OTERM265  & (\A[22]_OTERM239 )) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[23]_OTERM241  & ( (\B[1]_OTERM265  & \A[21]_OTERM237 ) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[23]_OTERM241  & ( (!\B[1]_OTERM265  & ((\A[24]_OTERM243 ))) # (\B[1]_OTERM265  & (\A[22]_OTERM239 )) ) ) )

	.dataa(!\A[22]_OTERM239 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[24]_OTERM243 ),
	.datad(!\A[21]_OTERM237 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[23]_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~39 .extended_lut = "off";
defparam \ShiftLeft1~39 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftLeft1~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N49
dffeas \ShiftLeft1~49_OTERM643_NEW_REG1682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~49_OTERM643_OTERM1683 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~49_OTERM643_NEW_REG1682 .is_wysiwyg = "true";
defparam \ShiftLeft1~49_OTERM643_NEW_REG1682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N24
cyclonev_lcell_comb \ShiftLeft1~40 (
// Equation(s):
// \ShiftLeft1~40_combout  = ( B[2] & ( \ShiftLeft1~49_OTERM643_OTERM1683  & ( (!\B[3]~DUPLICATE_q ) # (\ShiftLeft1~29_OTERM561DUPLICATE_q ) ) ) ) # ( !B[2] & ( \ShiftLeft1~49_OTERM643_OTERM1683  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftLeft1~40_OTERM635_OTERM1693 
// ))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft1~28_OTERM559 )) ) ) ) # ( B[2] & ( !\ShiftLeft1~49_OTERM643_OTERM1683  & ( (\B[3]~DUPLICATE_q  & \ShiftLeft1~29_OTERM561DUPLICATE_q ) ) ) ) # ( !B[2] & ( !\ShiftLeft1~49_OTERM643_OTERM1683  & ( (!\B[3]~DUPLICATE_q  
// & ((\ShiftLeft1~40_OTERM635_OTERM1693 ))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft1~28_OTERM559 )) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~28_OTERM559 ),
	.datac(!\ShiftLeft1~29_OTERM561DUPLICATE_q ),
	.datad(!\ShiftLeft1~40_OTERM635_OTERM1693 ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft1~49_OTERM643_OTERM1683 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~40 .extended_lut = "off";
defparam \ShiftLeft1~40 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ShiftLeft1~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N45
cyclonev_lcell_comb \ShiftLeft1~31 (
// Equation(s):
// \ShiftLeft1~31_combout  = ( \A[7]_OTERM213  & ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265 ) # (\A[5]_OTERM195 ) ) ) ) # ( !\A[7]_OTERM213  & ( \B[0]_OTERM223  & ( (\A[5]_OTERM195  & \B[1]_OTERM265 ) ) ) ) # ( \A[7]_OTERM213  & ( !\B[0]_OTERM223  & ( 
// (!\B[1]_OTERM265  & ((\A[8]_OTERM181 ))) # (\B[1]_OTERM265  & (\A[6]_OTERM197 )) ) ) ) # ( !\A[7]_OTERM213  & ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265  & ((\A[8]_OTERM181 ))) # (\B[1]_OTERM265  & (\A[6]_OTERM197 )) ) ) )

	.dataa(!\A[6]_OTERM197 ),
	.datab(!\A[5]_OTERM195 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[8]_OTERM181 ),
	.datae(!\A[7]_OTERM213 ),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~31 .extended_lut = "off";
defparam \ShiftLeft1~31 .lut_mask = 64'h05F505F50303F3F3;
defparam \ShiftLeft1~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N44
dffeas \ShiftLeft1~31_NEW_REG564 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~31_OTERM565 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~31_NEW_REG564 .is_wysiwyg = "true";
defparam \ShiftLeft1~31_NEW_REG564 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \ShiftLeft1~26 (
// Equation(s):
// \ShiftLeft1~26_combout  = ( \A[3]_OTERM189  & ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265 ) # (\A[1]_OTERM225 ) ) ) ) # ( !\A[3]_OTERM189  & ( \B[0]_OTERM223  & ( (\A[1]_OTERM225  & \B[1]_OTERM265 ) ) ) ) # ( \A[3]_OTERM189  & ( !\B[0]_OTERM223  & ( 
// (!\B[1]_OTERM265  & ((\A[4]_OTERM193 ))) # (\B[1]_OTERM265  & (\A[2]_OTERM185 )) ) ) ) # ( !\A[3]_OTERM189  & ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265  & ((\A[4]_OTERM193 ))) # (\B[1]_OTERM265  & (\A[2]_OTERM185 )) ) ) )

	.dataa(!\A[2]_OTERM185 ),
	.datab(!\A[1]_OTERM225 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[4]_OTERM193 ),
	.datae(!\A[3]_OTERM189 ),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~26 .extended_lut = "off";
defparam \ShiftLeft1~26 .lut_mask = 64'h05F505F50303F3F3;
defparam \ShiftLeft1~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \ShiftLeft1~37_OTERM633_NEW_REG1680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~37_OTERM633_OTERM1681 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~37_OTERM633_NEW_REG1680 .is_wysiwyg = "true";
defparam \ShiftLeft1~37_OTERM633_NEW_REG1680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N6
cyclonev_lcell_comb \ShiftLeft1~30 (
// Equation(s):
// \ShiftLeft1~30_combout  = ( \A[9]_OTERM201  & ( \A[11]_OTERM261  & ( ((!\B[1]_OTERM265  & (\A[12]_OTERM207 )) # (\B[1]_OTERM265  & ((\A[10]_OTERM259 )))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[9]_OTERM201  & ( \A[11]_OTERM261  & ( (!\B[0]_OTERM223  & 
// ((!\B[1]_OTERM265  & (\A[12]_OTERM207 )) # (\B[1]_OTERM265  & ((\A[10]_OTERM259 ))))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )))) ) ) ) # ( \A[9]_OTERM201  & ( !\A[11]_OTERM261  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[12]_OTERM207 )) # 
// (\B[1]_OTERM265  & ((\A[10]_OTERM259 ))))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265 )))) ) ) ) # ( !\A[9]_OTERM201  & ( !\A[11]_OTERM261  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[12]_OTERM207 )) # (\B[1]_OTERM265  & ((\A[10]_OTERM259 ))))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[12]_OTERM207 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[10]_OTERM259 ),
	.datae(!\A[9]_OTERM201 ),
	.dataf(!\A[11]_OTERM261 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~30 .extended_lut = "off";
defparam \ShiftLeft1~30 .lut_mask = 64'h202A252F707A757F;
defparam \ShiftLeft1~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N14
dffeas \ShiftLeft1~30_NEW_REG562 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~30_OTERM563 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~30_NEW_REG562 .is_wysiwyg = "true";
defparam \ShiftLeft1~30_NEW_REG562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N51
cyclonev_lcell_comb \ShiftLeft1~1 (
// Equation(s):
// \ShiftLeft1~1_combout  = ( !\B[0]_OTERM223  & ( (\A[0]_OTERM221  & !\B[1]_OTERM265 ) ) )

	.dataa(!\A[0]_OTERM221 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[1]_OTERM265 ),
	.datae(gnd),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~1 .extended_lut = "off";
defparam \ShiftLeft1~1 .lut_mask = 64'h5500550000000000;
defparam \ShiftLeft1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N53
dffeas \ShiftLeft1~1_NEW_REG490 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~1_OTERM491 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~1_NEW_REG490 .is_wysiwyg = "true";
defparam \ShiftLeft1~1_NEW_REG490 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \ShiftLeft1~37 (
// Equation(s):
// \ShiftLeft1~37_combout  = ( \ShiftLeft1~30_OTERM563  & ( \ShiftLeft1~1_OTERM491  & ( (!B[2] & (((!B[3]) # (\ShiftLeft1~37_OTERM633_OTERM1681 )))) # (B[2] & (((B[3])) # (\ShiftLeft1~31_OTERM565 ))) ) ) ) # ( !\ShiftLeft1~30_OTERM563  & ( 
// \ShiftLeft1~1_OTERM491  & ( (!B[2] & (((\ShiftLeft1~37_OTERM633_OTERM1681  & B[3])))) # (B[2] & (((B[3])) # (\ShiftLeft1~31_OTERM565 ))) ) ) ) # ( \ShiftLeft1~30_OTERM563  & ( !\ShiftLeft1~1_OTERM491  & ( (!B[2] & (((!B[3]) # 
// (\ShiftLeft1~37_OTERM633_OTERM1681 )))) # (B[2] & (\ShiftLeft1~31_OTERM565  & ((!B[3])))) ) ) ) # ( !\ShiftLeft1~30_OTERM563  & ( !\ShiftLeft1~1_OTERM491  & ( (!B[2] & (((\ShiftLeft1~37_OTERM633_OTERM1681  & B[3])))) # (B[2] & (\ShiftLeft1~31_OTERM565  & 
// ((!B[3])))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft1~31_OTERM565 ),
	.datac(!\ShiftLeft1~37_OTERM633_OTERM1681 ),
	.datad(!B[3]),
	.datae(!\ShiftLeft1~30_OTERM563 ),
	.dataf(!\ShiftLeft1~1_OTERM491 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~37 .extended_lut = "off";
defparam \ShiftLeft1~37 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \ShiftLeft1~40_combout  & ( \ShiftLeft1~37_combout  & ( (!IR[18] & !\ShiftRight0~6_OTERM809DUPLICATE_q ) ) ) ) # ( !\ShiftLeft1~40_combout  & ( \ShiftLeft1~37_combout  & ( (\B[4]~DUPLICATE_q  & (!IR[18] & 
// !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) ) # ( \ShiftLeft1~40_combout  & ( !\ShiftLeft1~37_combout  & ( (!\B[4]~DUPLICATE_q  & (!IR[18] & !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!IR[18]),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftLeft1~40_combout ),
	.dataf(!\ShiftLeft1~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000080804040C0C0;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~1_combout  & ( \Selector35~0_combout  & ( (!\Selector63~4_OTERM85  & !\Selector35~2_combout ) ) ) ) # ( !\Selector35~1_combout  & ( \Selector35~0_combout  & ( (!\Selector63~4_OTERM85  & !\Selector35~2_combout ) ) ) ) 
// # ( \Selector35~1_combout  & ( !\Selector35~0_combout  & ( (!\Selector63~4_OTERM85  & !\Selector35~2_combout ) ) ) ) # ( !\Selector35~1_combout  & ( !\Selector35~0_combout  & ( !\Selector35~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~4_OTERM85 ),
	.datad(!\Selector35~2_combout ),
	.datae(!\Selector35~1_combout ),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'hFF00F000F000F000;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \Add1~25_OTERM413  & ( \Selector35~3_combout  & ( (\Selector44~0_OTERM91DUPLICATE_q  & (\Selector56~0_combout  & ((!IR[21]) # (\Add2~25_OTERM475 )))) ) ) ) # ( !\Add1~25_OTERM413  & ( \Selector35~3_combout  & ( 
// (\Selector44~0_OTERM91DUPLICATE_q  & (\Add2~25_OTERM475  & (\Selector56~0_combout  & IR[21]))) ) ) ) # ( \Add1~25_OTERM413  & ( !\Selector35~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~25_OTERM413  & ( !\Selector35~3_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datab(!\Add2~25_OTERM475 ),
	.datac(!\Selector56~0_combout ),
	.datad(!IR[21]),
	.datae(!\Add1~25_OTERM413 ),
	.dataf(!\Selector35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h0F0F0F0F00010501;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \regs~526 (
// Equation(s):
// \regs~526_combout  = ( \Mux3~4_combout  & ( \WideOr24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~526 .extended_lut = "off";
defparam \regs~526 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~526 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \regs~426 (
// Equation(s):
// \regs~426_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~89_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~89_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\regs~89_combout  & 
// (\WideOr19~0_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~89_combout  ) ) )

	.dataa(!\regs~89_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~426 .extended_lut = "off";
defparam \regs~426 .lut_mask = 64'h5555001555555555;
defparam \regs~426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \regs[15][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~426_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \regs~425 (
// Equation(s):
// \regs~425_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~87_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~87_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~87_combout  & ((\Selector35~6_combout ) # (\Selector35~4_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~87_combout  ) ) )

	.dataa(!\Selector35~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~87_combout ),
	.datad(!\Selector35~6_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~425 .extended_lut = "off";
defparam \regs~425 .lut_mask = 64'h0F0F01030F0F0F0F;
defparam \regs~425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N43
dffeas \regs[14][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~425_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \regs~423 (
// Equation(s):
// \regs~423_combout  = ( \Selector35~6_combout  & ( \memin[28]~27_combout  & ( (\regs~83_combout  & ((\WideOr19~0_combout ) # (\regs~526_combout ))) ) ) ) # ( !\Selector35~6_combout  & ( \memin[28]~27_combout  & ( (\regs~83_combout  & (((\WideOr19~0_combout 
//  & \Selector35~4_combout )) # (\regs~526_combout ))) ) ) ) # ( \Selector35~6_combout  & ( !\memin[28]~27_combout  & ( \regs~83_combout  ) ) ) # ( !\Selector35~6_combout  & ( !\memin[28]~27_combout  & ( \regs~83_combout  ) ) )

	.dataa(!\regs~526_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~83_combout ),
	.datad(!\Selector35~4_combout ),
	.datae(!\Selector35~6_combout ),
	.dataf(!\memin[28]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~423 .extended_lut = "off";
defparam \regs~423 .lut_mask = 64'h0F0F0F0F05070707;
defparam \regs~423 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \regs[12][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~423_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \regs~424 (
// Equation(s):
// \regs~424_combout  = ( \Selector35~4_combout  & ( \regs~526_combout  & ( \regs~85_combout  ) ) ) # ( !\Selector35~4_combout  & ( \regs~526_combout  & ( \regs~85_combout  ) ) ) # ( \Selector35~4_combout  & ( !\regs~526_combout  & ( (\regs~85_combout  & 
// ((!\memin[28]~27_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector35~4_combout  & ( !\regs~526_combout  & ( (\regs~85_combout  & ((!\memin[28]~27_combout ) # ((\Selector35~6_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\Selector35~6_combout ),
	.datab(!\memin[28]~27_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~85_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~424 .extended_lut = "off";
defparam \regs~424 .lut_mask = 64'h00CD00CF00FF00FF;
defparam \regs~424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \regs[13][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~424_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[13][28]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][28]~q ) ) ) ) # ( !\regs[13][28]~q  & ( \Selector72~4_combout  & ( (\regs[15][28]~q  & \Selector71~4_combout ) ) ) ) # ( \regs[13][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][28]~q ))) # (\Selector71~4_combout  & (\regs[14][28]~q )) ) ) ) # ( !\regs[13][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[12][28]~q ))) # 
// (\Selector71~4_combout  & (\regs[14][28]~q )) ) ) )

	.dataa(!\regs[15][28]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[14][28]~q ),
	.datad(!\regs[12][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N54
cyclonev_lcell_comb \regs~411 (
// Equation(s):
// \regs~411_combout  = ( \regs~41_combout  & ( \memin[28]~27_combout  & ( ((\WideOr19~0_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) # (\regs~526_combout ) ) ) ) # ( \regs~41_combout  & ( !\memin[28]~27_combout  ) )

	.dataa(!\Selector35~6_combout ),
	.datab(!\regs~526_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~41_combout ),
	.dataf(!\memin[28]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~411 .extended_lut = "off";
defparam \regs~411 .lut_mask = 64'h0000FFFF0000337F;
defparam \regs~411 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N55
dffeas \regs[0][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~411_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N30
cyclonev_lcell_comb \regs~413 (
// Equation(s):
// \regs~413_combout  = ( \Selector35~4_combout  & ( \regs~526_combout  & ( \regs~51_combout  ) ) ) # ( !\Selector35~4_combout  & ( \regs~526_combout  & ( \regs~51_combout  ) ) ) # ( \Selector35~4_combout  & ( !\regs~526_combout  & ( (\regs~51_combout  & 
// ((!\memin[28]~27_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector35~4_combout  & ( !\regs~526_combout  & ( (\regs~51_combout  & ((!\memin[28]~27_combout ) # ((\Selector35~6_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\Selector35~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~51_combout ),
	.datad(!\memin[28]~27_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~413 .extended_lut = "off";
defparam \regs~413 .lut_mask = 64'h0F010F030F0F0F0F;
defparam \regs~413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \regs[2][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~413_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \regs~414 (
// Equation(s):
// \regs~414_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~53_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~53_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\regs~53_combout  & 
// (\WideOr19~0_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~53_combout  ) ) )

	.dataa(!\regs~53_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~414 .extended_lut = "off";
defparam \regs~414 .lut_mask = 64'h5555001555555555;
defparam \regs~414 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N50
dffeas \regs[3][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~414_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \regs~412 (
// Equation(s):
// \regs~412_combout  = ( \Selector35~6_combout  & ( \regs~526_combout  & ( \regs~46_combout  ) ) ) # ( !\Selector35~6_combout  & ( \regs~526_combout  & ( \regs~46_combout  ) ) ) # ( \Selector35~6_combout  & ( !\regs~526_combout  & ( (\regs~46_combout  & 
// ((!\memin[28]~27_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector35~6_combout  & ( !\regs~526_combout  & ( (\regs~46_combout  & ((!\memin[28]~27_combout ) # ((\Selector35~4_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\memin[28]~27_combout ),
	.datab(!\Selector35~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~46_combout ),
	.datae(!\Selector35~6_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~412 .extended_lut = "off";
defparam \regs~412 .lut_mask = 64'h00AB00AF00FF00FF;
defparam \regs~412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \regs[1][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~412_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[1][28]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[3][28]~q ) ) ) ) # ( !\regs[1][28]~q  & ( \Selector72~4_combout  & ( (\regs[3][28]~q  & \Selector71~4_combout ) ) ) ) # ( \regs[1][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][28]~q )) # (\Selector71~4_combout  & ((\regs[2][28]~q ))) ) ) ) # ( !\regs[1][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[0][28]~q )) # (\Selector71~4_combout  & 
// ((\regs[2][28]~q ))) ) ) )

	.dataa(!\regs[0][28]~q ),
	.datab(!\regs[2][28]~q ),
	.datac(!\regs[3][28]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \regs~422 (
// Equation(s):
// \regs~422_combout  = ( \regs~526_combout  & ( \memin[28]~27_combout  & ( \regs~79_combout  ) ) ) # ( !\regs~526_combout  & ( \memin[28]~27_combout  & ( (\WideOr19~0_combout  & (\regs~79_combout  & ((\Selector35~6_combout ) # (\Selector35~4_combout )))) ) 
// ) ) # ( \regs~526_combout  & ( !\memin[28]~27_combout  & ( \regs~79_combout  ) ) ) # ( !\regs~526_combout  & ( !\memin[28]~27_combout  & ( \regs~79_combout  ) ) )

	.dataa(!\Selector35~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector35~6_combout ),
	.datad(!\regs~79_combout ),
	.datae(!\regs~526_combout ),
	.dataf(!\memin[28]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~422 .extended_lut = "off";
defparam \regs~422 .lut_mask = 64'h00FF00FF001300FF;
defparam \regs~422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \regs[11][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~422_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \regs~420 (
// Equation(s):
// \regs~420_combout  = ( \regs~73_combout  & ( \regs~526_combout  ) ) # ( \regs~73_combout  & ( !\regs~526_combout  & ( (!\memin[28]~27_combout ) # ((\WideOr19~0_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) )

	.dataa(!\Selector35~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\memin[28]~27_combout ),
	.datae(!\regs~73_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~420 .extended_lut = "off";
defparam \regs~420 .lut_mask = 64'h0000FF130000FFFF;
defparam \regs~420 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N19
dffeas \regs[9][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~420_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \regs~419 (
// Equation(s):
// \regs~419_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~71_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~71_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~71_combout  & ((\Selector35~6_combout ) # (\Selector35~4_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~71_combout  ) ) )

	.dataa(!\Selector35~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~71_combout ),
	.datad(!\Selector35~6_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~419 .extended_lut = "off";
defparam \regs~419 .lut_mask = 64'h0F0F01030F0F0F0F;
defparam \regs~419 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \regs[8][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~419_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \regs~421 (
// Equation(s):
// \regs~421_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~77_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~77_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~77_combout  & ((\Selector35~6_combout ) # (\Selector35~4_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~77_combout  ) ) )

	.dataa(!\Selector35~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~77_combout ),
	.datad(!\Selector35~6_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~421 .extended_lut = "off";
defparam \regs~421 .lut_mask = 64'h0F0F01030F0F0F0F;
defparam \regs~421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N37
dffeas \regs[10][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~421_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[10][28]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout ) # (\regs[11][28]~q ) ) ) ) # ( !\regs[10][28]~q  & ( \Selector71~4_combout  & ( (\regs[11][28]~q  & \Selector72~4_combout ) ) ) ) # ( \regs[10][28]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][28]~q ))) # (\Selector72~4_combout  & (\regs[9][28]~q )) ) ) ) # ( !\regs[10][28]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[8][28]~q ))) # (\Selector72~4_combout 
//  & (\regs[9][28]~q )) ) ) )

	.dataa(!\regs[11][28]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[9][28]~q ),
	.datad(!\regs[8][28]~q ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \regs~416 (
// Equation(s):
// \regs~416_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~59_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~59_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~59_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~59_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\regs~59_combout ),
	.datad(!\Selector35~4_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~416 .extended_lut = "off";
defparam \regs~416 .lut_mask = 64'h0F0F01050F0F0F0F;
defparam \regs~416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \regs[5][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~416_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N0
cyclonev_lcell_comb \regs~415 (
// Equation(s):
// \regs~415_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~55_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~55_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~55_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~55_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\regs~55_combout ),
	.datad(!\Selector35~4_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~415 .extended_lut = "off";
defparam \regs~415 .lut_mask = 64'h0F0F01050F0F0F0F;
defparam \regs~415 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N2
dffeas \regs[4][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~415_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \regs~417 (
// Equation(s):
// \regs~417_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~63_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~63_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~63_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~63_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\regs~63_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~417 .extended_lut = "off";
defparam \regs~417 .lut_mask = 64'h00FF001500FF00FF;
defparam \regs~417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \regs[6][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~417_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \regs~418 (
// Equation(s):
// \regs~418_combout  = ( \memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~67_combout  ) ) ) # ( !\memin[28]~27_combout  & ( \regs~526_combout  & ( \regs~67_combout  ) ) ) # ( \memin[28]~27_combout  & ( !\regs~526_combout  & ( (\WideOr19~0_combout  & 
// (\regs~67_combout  & ((\Selector35~4_combout ) # (\Selector35~6_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\regs~526_combout  & ( \regs~67_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector35~6_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\regs~67_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~418 .extended_lut = "off";
defparam \regs~418 .lut_mask = 64'h00FF001500FF00FF;
defparam \regs~418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N37
dffeas \regs[7][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~418_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[7][28]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[5][28]~q ) ) ) ) # ( !\regs[7][28]~q  & ( \Selector72~4_combout  & ( (\regs[5][28]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[7][28]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][28]~q )) # (\Selector71~4_combout  & ((\regs[6][28]~q ))) ) ) ) # ( !\regs[7][28]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[4][28]~q )) # (\Selector71~4_combout  & 
// ((\regs[6][28]~q ))) ) ) )

	.dataa(!\regs[5][28]~q ),
	.datab(!\regs[4][28]~q ),
	.datac(!\regs[6][28]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h330F330F550055FF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~2_combout  & ( \Mux3~1_combout  & ( (!\Selector70~4_combout  & (((\Selector69~4_combout ) # (\Mux3~0_combout )))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )) # (\Mux3~3_combout ))) ) ) ) # ( !\Mux3~2_combout  & ( 
// \Mux3~1_combout  & ( (!\Selector70~4_combout  & (((\Mux3~0_combout  & !\Selector69~4_combout )))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )) # (\Mux3~3_combout ))) ) ) ) # ( \Mux3~2_combout  & ( !\Mux3~1_combout  & ( (!\Selector70~4_combout  
// & (((\Selector69~4_combout ) # (\Mux3~0_combout )))) # (\Selector70~4_combout  & (\Mux3~3_combout  & ((\Selector69~4_combout )))) ) ) ) # ( !\Mux3~2_combout  & ( !\Mux3~1_combout  & ( (!\Selector70~4_combout  & (((\Mux3~0_combout  & !\Selector69~4_combout 
// )))) # (\Selector70~4_combout  & (\Mux3~3_combout  & ((\Selector69~4_combout )))) ) ) )

	.dataa(!\Mux3~3_combout ),
	.datab(!\Mux3~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux3~2_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N39
cyclonev_lcell_comb \memin[28]~28 (
// Equation(s):
// \memin[28]~28_combout  = ( \Selector35~4_combout  & ( \Mux3~4_combout  & ( ((!\memin[28]~27_combout ) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector35~4_combout  & ( \Mux3~4_combout  & ( ((!\memin[28]~27_combout ) # 
// ((\Selector35~6_combout  & \WideOr19~0_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( \Selector35~4_combout  & ( !\Mux3~4_combout  & ( (!\memin[28]~27_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector35~4_combout  & ( !\Mux3~4_combout  & ( 
// (!\memin[28]~27_combout ) # ((\Selector35~6_combout  & \WideOr19~0_combout )) ) ) )

	.dataa(!\Selector35~6_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[28]~27_combout ),
	.datae(!\Selector35~4_combout ),
	.dataf(!\Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~28 .extended_lut = "off";
defparam \memin[28]~28 .lut_mask = 64'hFF05FF0FFF37FF3F;
defparam \memin[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \A[28]_NEW250 (
// Equation(s):
// \A[28]_OTERM251  = ( \memin[28]~28_combout  & ( (\A[28]~DUPLICATE_q ) # (\WideOr23~0_combout ) ) ) # ( !\memin[28]~28_combout  & ( (!\WideOr23~0_combout  & \A[28]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\WideOr23~0_combout ),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[28]_OTERM251 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[28]_NEW250 .extended_lut = "off";
defparam \A[28]_NEW250 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A[28]_NEW250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N27
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \A[29]_OTERM253~_Duplicate  ) + ( \B[29]_OTERM321  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( \A[29]_OTERM253~_Duplicate  ) + ( \B[29]_OTERM321  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[29]_OTERM321 ),
	.datad(!\A[29]_OTERM253~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \B[30]_OTERM323  ) + ( \A[30]_OTERM255  ) + ( \Add2~22  ))
// \Add2~58  = CARRY(( \B[30]_OTERM323  ) + ( \A[30]_OTERM255  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[30]_OTERM255 ),
	.datad(!\B[30]_OTERM323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N31
dffeas \Add2~57_NEW_REG458 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~57_OTERM459 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~57_NEW_REG458 .is_wysiwyg = "true";
defparam \Add2~57_NEW_REG458 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N27
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\A[29]_OTERM253  $ (\B[29]_OTERM321 ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !\A[29]_OTERM253  $ (\B[29]_OTERM321 ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~23  = SHARE((\A[29]_OTERM253  & !\B[29]_OTERM321 ))

	.dataa(gnd),
	.datab(!\A[29]_OTERM253 ),
	.datac(gnd),
	.datad(!\B[29]_OTERM321 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(\Add1~27 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000033000000CC33;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N30
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( !\A[30]_OTERM255  $ (\B[30]_OTERM323 ) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~58  = CARRY(( !\A[30]_OTERM255  $ (\B[30]_OTERM323 ) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~59  = SHARE((\A[30]_OTERM255  & !\B[30]_OTERM323 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[30]_OTERM255 ),
	.datad(!\B[30]_OTERM323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(\Add1~23 ),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y19_N32
dffeas \Add1~57_NEW_REG396 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~57_OTERM397 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~57_NEW_REG396 .is_wysiwyg = "true";
defparam \Add1~57_NEW_REG396 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N56
dffeas \A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[30]_OTERM255 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A[30] .is_wysiwyg = "true";
defparam \A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( \B[0]~DUPLICATE_q  & ( \ShiftLeft1~0_OTERM127DUPLICATE_q  & ( \A[31]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( \ShiftLeft1~0_OTERM127DUPLICATE_q  & ( \A[31]~DUPLICATE_q  ) ) ) # ( \B[0]~DUPLICATE_q  & ( 
// !\ShiftLeft1~0_OTERM127DUPLICATE_q  & ( \A[31]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !\ShiftLeft1~0_OTERM127DUPLICATE_q  & ( (!B[1] & ((A[30]))) # (B[1] & (\A[31]~DUPLICATE_q )) ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!A[30]),
	.datad(gnd),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h1D1D555555555555;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \ShiftRight0~6_NEW_REG808 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~6_OTERM809 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~6_NEW_REG808 .is_wysiwyg = "true";
defparam \ShiftRight0~6_NEW_REG808 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N24
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \ShiftRight0~6_OTERM809  & ( \B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( \B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( 
// \ShiftRight0~6_OTERM809  & ( !\B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftRight0~6_OTERM809 ),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h0000030303030303;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N21
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \A[30]~DUPLICATE_q  & ( IR[21] & ( (!B[30] & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) # (B[30] & (((\Selector44~1_OTERM93DUPLICATE_q )))) ) ) ) # ( !\A[30]~DUPLICATE_q  & ( 
// IR[21] & ( (B[30] & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( \A[30]~DUPLICATE_q  & ( !IR[21] & ( (!B[30] & (((\Selector44~1_OTERM93DUPLICATE_q  & \IR[18]~DUPLICATE_q )))) # (B[30] & 
// (\Selector21~1_OTERM95 )) ) ) ) # ( !\A[30]~DUPLICATE_q  & ( !IR[21] & ( (!\Selector44~1_OTERM93DUPLICATE_q  & (\Selector21~1_OTERM95  & ((!B[30])))) # (\Selector44~1_OTERM93DUPLICATE_q  & (((!B[30]) # (\IR[18]~DUPLICATE_q )))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!B[30]),
	.datae(!\A[30]~DUPLICATE_q ),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h7703035500757533;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N42
cyclonev_lcell_comb \ShiftLeft1~15 (
// Equation(s):
// \ShiftLeft1~15_combout  = ( \B[0]_OTERM223  & ( \A[12]_OTERM207  & ( (!\B[1]_OTERM265  & (\A[13]_OTERM209 )) # (\B[1]_OTERM265  & ((\A[11]_OTERM261 ))) ) ) ) # ( !\B[0]_OTERM223  & ( \A[12]_OTERM207  & ( (\A[14]_OTERM263 ) # (\B[1]_OTERM265 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[12]_OTERM207  & ( (!\B[1]_OTERM265  & (\A[13]_OTERM209 )) # (\B[1]_OTERM265  & ((\A[11]_OTERM261 ))) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[12]_OTERM207  & ( (!\B[1]_OTERM265  & \A[14]_OTERM263 ) ) ) )

	.dataa(!\A[13]_OTERM209 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\A[11]_OTERM261 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[12]_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~15 .extended_lut = "off";
defparam \ShiftLeft1~15 .lut_mask = 64'h0C0C44773F3F4477;
defparam \ShiftLeft1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N44
dffeas \ShiftLeft1~15_OTERM535DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~15_OTERM535DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~15_OTERM535DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~15_OTERM535DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N45
cyclonev_lcell_comb \ShiftLeft1~16 (
// Equation(s):
// \ShiftLeft1~16_combout  = ( \A[9]_OTERM201  & ( \A[8]_OTERM181  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[10]_OTERM259 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[7]_OTERM213 ))) ) ) ) # ( !\A[9]_OTERM201  & ( \A[8]_OTERM181  & ( 
// (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[10]_OTERM259 )))) # (\B[0]_OTERM223  & (\A[7]_OTERM213  & ((\B[1]_OTERM265 )))) ) ) ) # ( \A[9]_OTERM201  & ( !\A[8]_OTERM181  & ( (!\B[0]_OTERM223  & (((\A[10]_OTERM259  & !\B[1]_OTERM265 )))) # 
// (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[7]_OTERM213 ))) ) ) ) # ( !\A[9]_OTERM201  & ( !\A[8]_OTERM181  & ( (!\B[0]_OTERM223  & (((\A[10]_OTERM259  & !\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (\A[7]_OTERM213  & ((\B[1]_OTERM265 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[7]_OTERM213 ),
	.datac(!\A[10]_OTERM259 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[9]_OTERM201 ),
	.dataf(!\A[8]_OTERM181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~16 .extended_lut = "off";
defparam \ShiftLeft1~16 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftLeft1~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N47
dffeas \ShiftLeft1~16_OTERM537DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~16_OTERM537DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~16_OTERM537DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~16_OTERM537DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N48
cyclonev_lcell_comb \ShiftLeft1~10 (
// Equation(s):
// \ShiftLeft1~10_combout  = ( \B[0]_OTERM223  & ( \A[6]_OTERM197  & ( (!\B[1]_OTERM265  & ((\A[5]_OTERM195 ))) # (\B[1]_OTERM265  & (\A[3]_OTERM189 )) ) ) ) # ( !\B[0]_OTERM223  & ( \A[6]_OTERM197  & ( (!\B[1]_OTERM265 ) # (\A[4]_OTERM193 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[6]_OTERM197  & ( (!\B[1]_OTERM265  & ((\A[5]_OTERM195 ))) # (\B[1]_OTERM265  & (\A[3]_OTERM189 )) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[6]_OTERM197  & ( (\B[1]_OTERM265  & \A[4]_OTERM193 ) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[3]_OTERM189 ),
	.datac(!\A[4]_OTERM193 ),
	.datad(!\A[5]_OTERM195 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[6]_OTERM197 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~10 .extended_lut = "off";
defparam \ShiftLeft1~10 .lut_mask = 64'h050511BBAFAF11BB;
defparam \ShiftLeft1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N50
dffeas \ShiftLeft1~10_NEW_REG528 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~10_OTERM529 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~10_NEW_REG528 .is_wysiwyg = "true";
defparam \ShiftLeft1~10_NEW_REG528 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N18
cyclonev_lcell_comb \ShiftLeft1~11 (
// Equation(s):
// \ShiftLeft1~11_combout  = ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265  & \A[1]_OTERM225 ) ) ) # ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265  & (\A[2]_OTERM185 )) # (\B[1]_OTERM265  & ((\A[0]_OTERM221 ))) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[1]_OTERM225 ),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\A[0]_OTERM221 ),
	.datae(gnd),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~11 .extended_lut = "off";
defparam \ShiftLeft1~11 .lut_mask = 64'h0A5F0A5F22222222;
defparam \ShiftLeft1~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \ShiftLeft1~11_NEW_REG530 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~11_OTERM531 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~11_NEW_REG530 .is_wysiwyg = "true";
defparam \ShiftLeft1~11_NEW_REG530 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N48
cyclonev_lcell_comb \ShiftLeft1~56 (
// Equation(s):
// \ShiftLeft1~56_combout  = ( B[2] & ( \ShiftLeft1~11_OTERM531  & ( (\ShiftLeft1~16_OTERM537DUPLICATE_q ) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !B[2] & ( \ShiftLeft1~11_OTERM531  & ( (!\B[3]~DUPLICATE_q  & (\ShiftLeft1~15_OTERM535DUPLICATE_q )) # 
// (\B[3]~DUPLICATE_q  & ((\ShiftLeft1~10_OTERM529 ))) ) ) ) # ( B[2] & ( !\ShiftLeft1~11_OTERM531  & ( (!\B[3]~DUPLICATE_q  & \ShiftLeft1~16_OTERM537DUPLICATE_q ) ) ) ) # ( !B[2] & ( !\ShiftLeft1~11_OTERM531  & ( (!\B[3]~DUPLICATE_q  & 
// (\ShiftLeft1~15_OTERM535DUPLICATE_q )) # (\B[3]~DUPLICATE_q  & ((\ShiftLeft1~10_OTERM529 ))) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~15_OTERM535DUPLICATE_q ),
	.datac(!\ShiftLeft1~16_OTERM537DUPLICATE_q ),
	.datad(!\ShiftLeft1~10_OTERM529 ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft1~11_OTERM531 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~56 .extended_lut = "off";
defparam \ShiftLeft1~56 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftLeft1~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N8
dffeas \B[0]~_Duplicate_13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_14 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_13 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \B[1]~_Duplicate_11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_12 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_11 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \A[26]~_Duplicate_6DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[26]_OTERM247 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~_Duplicate_6DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~_Duplicate_6DUPLICATE .is_wysiwyg = "true";
defparam \A[26]~_Duplicate_6DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N9
cyclonev_lcell_comb \ShiftLeft1~44 (
// Equation(s):
// \ShiftLeft1~44_combout  = ( \A[24]~DUPLICATE_q  & ( A[23] & ( ((!\B[0]~_Duplicate_14  & ((\A[26]~_Duplicate_6DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (A[25]))) # (\B[1]~_Duplicate_12 ) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( A[23] & ( (!\B[0]~_Duplicate_14  & 
// (((!\B[1]~_Duplicate_12  & \A[26]~_Duplicate_6DUPLICATE_q )))) # (\B[0]~_Duplicate_14  & (((\B[1]~_Duplicate_12 )) # (A[25]))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !A[23] & ( (!\B[0]~_Duplicate_14  & (((\A[26]~_Duplicate_6DUPLICATE_q ) # (\B[1]~_Duplicate_12 
// )))) # (\B[0]~_Duplicate_14  & (A[25] & (!\B[1]~_Duplicate_12 ))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !A[23] & ( (!\B[1]~_Duplicate_12  & ((!\B[0]~_Duplicate_14  & ((\A[26]~_Duplicate_6DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (A[25])))) ) ) )

	.dataa(!A[25]),
	.datab(!\B[0]~_Duplicate_14 ),
	.datac(!\B[1]~_Duplicate_12 ),
	.datad(!\A[26]~_Duplicate_6DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~44 .extended_lut = "off";
defparam \ShiftLeft1~44 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftLeft1~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N35
dffeas \A[30]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[30]_OTERM255 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[30]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[30]~_Duplicate .is_wysiwyg = "true";
defparam \A[30]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N32
dffeas \A[27]~_Duplicate_8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]_OTERM249 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~_Duplicate_9 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~_Duplicate_8 .is_wysiwyg = "true";
defparam \A[27]~_Duplicate_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N14
dffeas \B[1]~_Duplicate_3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_3 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \B[0]~_Duplicate_5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_5 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N39
cyclonev_lcell_comb \ShiftLeft1~57 (
// Equation(s):
// \ShiftLeft1~57_combout  = ( A[29] & ( \B[0]~_Duplicate_6  & ( (!\B[1]~_Duplicate_4 ) # (\A[27]~_Duplicate_9 ) ) ) ) # ( !A[29] & ( \B[0]~_Duplicate_6  & ( (\A[27]~_Duplicate_9  & \B[1]~_Duplicate_4 ) ) ) ) # ( A[29] & ( !\B[0]~_Duplicate_6  & ( 
// (!\B[1]~_Duplicate_4  & (\A[30]~_Duplicate_2 )) # (\B[1]~_Duplicate_4  & ((\A[28]~DUPLICATE_q ))) ) ) ) # ( !A[29] & ( !\B[0]~_Duplicate_6  & ( (!\B[1]~_Duplicate_4  & (\A[30]~_Duplicate_2 )) # (\B[1]~_Duplicate_4  & ((\A[28]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[30]~_Duplicate_2 ),
	.datab(!\A[27]~_Duplicate_9 ),
	.datac(!\B[1]~_Duplicate_4 ),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(!A[29]),
	.dataf(!\B[0]~_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~57 .extended_lut = "off";
defparam \ShiftLeft1~57 .lut_mask = 64'h505F505F0303F3F3;
defparam \ShiftLeft1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N36
cyclonev_lcell_comb \ShiftLeft1~14 (
// Equation(s):
// \ShiftLeft1~14_combout  = ( \A[16]_OTERM227  & ( \A[15]_OTERM211  & ( ((!\B[0]_OTERM223  & ((\A[18]_OTERM231 ))) # (\B[0]_OTERM223  & (\A[17]_OTERM229 ))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[16]_OTERM227  & ( \A[15]_OTERM211  & ( (!\B[0]_OTERM223  & 
// (((\A[18]_OTERM231  & !\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[17]_OTERM229 ))) ) ) ) # ( \A[16]_OTERM227  & ( !\A[15]_OTERM211  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[18]_OTERM231 )))) # (\B[0]_OTERM223  & 
// (\A[17]_OTERM229  & ((!\B[1]_OTERM265 )))) ) ) ) # ( !\A[16]_OTERM227  & ( !\A[15]_OTERM211  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[18]_OTERM231 ))) # (\B[0]_OTERM223  & (\A[17]_OTERM229 )))) ) ) )

	.dataa(!\A[17]_OTERM229 ),
	.datab(!\A[18]_OTERM231 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[16]_OTERM227 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~14 .extended_lut = "off";
defparam \ShiftLeft1~14 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftLeft1~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N38
dffeas \ShiftLeft1~14_NEW_REG532 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~14_OTERM533 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~14_NEW_REG532 .is_wysiwyg = "true";
defparam \ShiftLeft1~14_NEW_REG532 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N38
dffeas \B[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate .is_wysiwyg = "true";
defparam \B[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \A[19]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]_OTERM233 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~_Duplicate_7 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~_Duplicate .is_wysiwyg = "true";
defparam \A[19]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N47
dffeas \A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[21]_OTERM237 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N35
dffeas \B[0]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate .is_wysiwyg = "true";
defparam \B[0]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \A[20]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[20]_OTERM235 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[20]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[20]~_Duplicate .is_wysiwyg = "true";
defparam \A[20]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N3
cyclonev_lcell_comb \ShiftLeft1~13 (
// Equation(s):
// \ShiftLeft1~13_combout  = ( \A[20]~_Duplicate_1  & ( A[22] & ( (!\B[0]~_Duplicate_2 ) # ((!\B[1]~_Duplicate_1  & ((\A[21]~DUPLICATE_q ))) # (\B[1]~_Duplicate_1  & (\A[19]~_Duplicate_7 ))) ) ) ) # ( !\A[20]~_Duplicate_1  & ( A[22] & ( (!\B[1]~_Duplicate_1  
// & (((!\B[0]~_Duplicate_2 ) # (\A[21]~DUPLICATE_q )))) # (\B[1]~_Duplicate_1  & (\A[19]~_Duplicate_7  & ((\B[0]~_Duplicate_2 )))) ) ) ) # ( \A[20]~_Duplicate_1  & ( !A[22] & ( (!\B[1]~_Duplicate_1  & (((\A[21]~DUPLICATE_q  & \B[0]~_Duplicate_2 )))) # 
// (\B[1]~_Duplicate_1  & (((!\B[0]~_Duplicate_2 )) # (\A[19]~_Duplicate_7 ))) ) ) ) # ( !\A[20]~_Duplicate_1  & ( !A[22] & ( (\B[0]~_Duplicate_2  & ((!\B[1]~_Duplicate_1  & ((\A[21]~DUPLICATE_q ))) # (\B[1]~_Duplicate_1  & (\A[19]~_Duplicate_7 )))) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\A[19]~_Duplicate_7 ),
	.datac(!\A[21]~DUPLICATE_q ),
	.datad(!\B[0]~_Duplicate_2 ),
	.datae(!\A[20]~_Duplicate_1 ),
	.dataf(!A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~13 .extended_lut = "off";
defparam \ShiftLeft1~13 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ShiftLeft1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N6
cyclonev_lcell_comb \ShiftLeft1~58 (
// Equation(s):
// \ShiftLeft1~58_combout  = ( \ShiftLeft1~14_OTERM533  & ( \ShiftLeft1~13_combout  & ( ((!B[2] & ((\ShiftLeft1~57_combout ))) # (B[2] & (\ShiftLeft1~44_combout ))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft1~14_OTERM533  & ( \ShiftLeft1~13_combout  & ( 
// (!\B[3]~DUPLICATE_q  & ((!B[2] & ((\ShiftLeft1~57_combout ))) # (B[2] & (\ShiftLeft1~44_combout )))) # (\B[3]~DUPLICATE_q  & (((!B[2])))) ) ) ) # ( \ShiftLeft1~14_OTERM533  & ( !\ShiftLeft1~13_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & 
// ((\ShiftLeft1~57_combout ))) # (B[2] & (\ShiftLeft1~44_combout )))) # (\B[3]~DUPLICATE_q  & (((B[2])))) ) ) ) # ( !\ShiftLeft1~14_OTERM533  & ( !\ShiftLeft1~13_combout  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & ((\ShiftLeft1~57_combout ))) # (B[2] & 
// (\ShiftLeft1~44_combout )))) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~44_combout ),
	.datac(!\ShiftLeft1~57_combout ),
	.datad(!B[2]),
	.datae(!\ShiftLeft1~14_OTERM533 ),
	.dataf(!\ShiftLeft1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~58 .extended_lut = "off";
defparam \ShiftLeft1~58 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftLeft1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N54
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \ShiftLeft1~58_combout  & ( (!IR[18] & (!\ShiftRight0~6_OTERM809  & ((!\B[4]~DUPLICATE_q ) # (\ShiftLeft1~56_combout )))) ) ) # ( !\ShiftLeft1~58_combout  & ( (!IR[18] & (\B[4]~DUPLICATE_q  & (\ShiftLeft1~56_combout  & 
// !\ShiftRight0~6_OTERM809 ))) ) )

	.dataa(!IR[18]),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft1~56_combout ),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h020002008A008A00;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( !\B[4]~DUPLICATE_q  & ( (\IR[18]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(gnd),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h0F000F0000000000;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N54
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \Selector33~1_combout  & ( \Selector31~6_combout  & ( (!\Selector63~4_OTERM85  & !\Selector33~2_combout ) ) ) ) # ( !\Selector33~1_combout  & ( \Selector31~6_combout  & ( (!\Selector33~2_combout  & ((!\Selector63~4_OTERM85 ) # 
// ((!\Selector49~0_combout  & !\Selector33~0_combout )))) ) ) ) # ( \Selector33~1_combout  & ( !\Selector31~6_combout  & ( (!\Selector63~4_OTERM85  & !\Selector33~2_combout ) ) ) ) # ( !\Selector33~1_combout  & ( !\Selector31~6_combout  & ( 
// (!\Selector33~2_combout  & ((!\Selector63~4_OTERM85 ) # (!\Selector33~0_combout ))) ) ) )

	.dataa(!\Selector63~4_OTERM85 ),
	.datab(!\Selector49~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector33~2_combout ),
	.datae(!\Selector33~1_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'hFA00AA00EA00AA00;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector44~0_OTERM91DUPLICATE_q  & ( \Selector33~3_combout  & ( (\Selector56~0_combout  & ((!IR[21] & ((\Add1~57_OTERM397 ))) # (IR[21] & (\Add2~57_OTERM459 )))) ) ) ) # ( \Selector44~0_OTERM91DUPLICATE_q  & ( 
// !\Selector33~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector44~0_OTERM91DUPLICATE_q  & ( !\Selector33~3_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!IR[21]),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add2~57_OTERM459 ),
	.datad(!\Add1~57_OTERM397 ),
	.datae(!\Selector44~0_OTERM91DUPLICATE_q ),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h3333333300000123;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \Selector63~17_OTERM117DUPLICATE_q  & ( (!B[30] & (\A[30]~DUPLICATE_q  & (!\IR[26]~DUPLICATE_q  $ (!IR[27])))) # (B[30] & (!IR[27] $ (((!\IR[26]~DUPLICATE_q ) # (\A[30]~DUPLICATE_q ))))) ) )

	.dataa(!B[30]),
	.datab(!\IR[26]~DUPLICATE_q ),
	.datac(!IR[27]),
	.datad(!\A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'h00000000142D142D;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( \Selector32~0_combout  & ( !\Selector33~5_combout  ) ) # ( !\Selector32~0_combout  & ( (!\Add2~57_OTERM459  & !\Selector33~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~57_OTERM459 ),
	.datac(!\Selector33~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[30]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N50
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N14
dffeas \PC[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(!\PC[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \PC[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))
// \Add0~110  = CARRY(( \PC[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!\PC[30]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \regs~524 (
// Equation(s):
// \regs~524_combout  = ( \Mux1~4_combout  & ( \WideOr24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~524 .extended_lut = "off";
defparam \regs~524 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \regs~515 (
// Equation(s):
// \regs~515_combout  = ( \Selector33~4_combout  & ( \regs~71_combout  & ( ((!\memin[30]~59_combout ) # (\WideOr19~0_combout )) # (\regs~524_combout ) ) ) ) # ( !\Selector33~4_combout  & ( \regs~71_combout  & ( ((!\memin[30]~59_combout ) # 
// ((!\Selector33~6_combout  & \WideOr19~0_combout ))) # (\regs~524_combout ) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\regs~524_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\Selector33~4_combout ),
	.dataf(!\regs~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~515 .extended_lut = "off";
defparam \regs~515 .lut_mask = 64'h00000000FF3BFF3F;
defparam \regs~515 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N55
dffeas \regs[8][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~515_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N12
cyclonev_lcell_comb \regs~516 (
// Equation(s):
// \regs~516_combout  = ( \memin[30]~59_combout  & ( \Selector33~4_combout  & ( (\regs~73_combout  & ((\WideOr19~0_combout ) # (\regs~524_combout ))) ) ) ) # ( !\memin[30]~59_combout  & ( \Selector33~4_combout  & ( \regs~73_combout  ) ) ) # ( 
// \memin[30]~59_combout  & ( !\Selector33~4_combout  & ( (\regs~73_combout  & (((!\Selector33~6_combout  & \WideOr19~0_combout )) # (\regs~524_combout ))) ) ) ) # ( !\memin[30]~59_combout  & ( !\Selector33~4_combout  & ( \regs~73_combout  ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\regs~524_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~73_combout ),
	.datae(!\memin[30]~59_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~516 .extended_lut = "off";
defparam \regs~516 .lut_mask = 64'h00FF003B00FF003F;
defparam \regs~516 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \regs[9][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~516_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N57
cyclonev_lcell_comb \regs~517 (
// Equation(s):
// \regs~517_combout  = ( \regs~524_combout  & ( \Selector33~4_combout  & ( \regs~77_combout  ) ) ) # ( !\regs~524_combout  & ( \Selector33~4_combout  & ( (\regs~77_combout  & ((!\memin[30]~59_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( \regs~524_combout  
// & ( !\Selector33~4_combout  & ( \regs~77_combout  ) ) ) # ( !\regs~524_combout  & ( !\Selector33~4_combout  & ( (\regs~77_combout  & ((!\memin[30]~59_combout ) # ((\WideOr19~0_combout  & !\Selector33~6_combout )))) ) ) )

	.dataa(!\regs~77_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[30]~59_combout ),
	.datad(!\Selector33~6_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~517 .extended_lut = "off";
defparam \regs~517 .lut_mask = 64'h5150555551515555;
defparam \regs~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N58
dffeas \regs[10][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~517_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \regs~518 (
// Equation(s):
// \regs~518_combout  = ( \Selector33~4_combout  & ( \regs~524_combout  & ( \regs~79_combout  ) ) ) # ( !\Selector33~4_combout  & ( \regs~524_combout  & ( \regs~79_combout  ) ) ) # ( \Selector33~4_combout  & ( !\regs~524_combout  & ( (\regs~79_combout  & 
// ((!\memin[30]~59_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector33~4_combout  & ( !\regs~524_combout  & ( (\regs~79_combout  & ((!\memin[30]~59_combout ) # ((!\Selector33~6_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[30]~59_combout ),
	.datad(!\regs~79_combout ),
	.datae(!\Selector33~4_combout ),
	.dataf(!\regs~524_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~518 .extended_lut = "off";
defparam \regs~518 .lut_mask = 64'h00F200F300FF00FF;
defparam \regs~518 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \regs[11][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~518_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][30]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][30]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][30]~q  
// ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][30]~q  ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\regs[9][30]~q ),
	.datac(!\regs[10][30]~q ),
	.datad(!\regs[11][30]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \regs~507 (
// Equation(s):
// \regs~507_combout  = ( \regs~524_combout  & ( \memin[30]~59_combout  & ( \regs~41_combout  ) ) ) # ( !\regs~524_combout  & ( \memin[30]~59_combout  & ( (\WideOr19~0_combout  & (\regs~41_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) 
// ) ) # ( \regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~41_combout  ) ) ) # ( !\regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~41_combout  ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\Selector33~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~41_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\memin[30]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~507 .extended_lut = "off";
defparam \regs~507 .lut_mask = 64'h00FF00FF000B00FF;
defparam \regs~507 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N2
dffeas \regs[0][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~507_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N45
cyclonev_lcell_comb \regs~508 (
// Equation(s):
// \regs~508_combout  = ( \regs~46_combout  & ( \Selector33~4_combout  & ( ((!\memin[30]~59_combout ) # (\WideOr19~0_combout )) # (\regs~524_combout ) ) ) ) # ( \regs~46_combout  & ( !\Selector33~4_combout  & ( ((!\memin[30]~59_combout ) # 
// ((!\Selector33~6_combout  & \WideOr19~0_combout ))) # (\regs~524_combout ) ) ) )

	.dataa(!\regs~524_combout ),
	.datab(!\memin[30]~59_combout ),
	.datac(!\Selector33~6_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~46_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~508 .extended_lut = "off";
defparam \regs~508 .lut_mask = 64'h0000DDFD0000DDFF;
defparam \regs~508 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N46
dffeas \regs[1][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~508_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \regs~510 (
// Equation(s):
// \regs~510_combout  = ( \regs~524_combout  & ( \memin[30]~59_combout  & ( \regs~53_combout  ) ) ) # ( !\regs~524_combout  & ( \memin[30]~59_combout  & ( (\regs~53_combout  & (\WideOr19~0_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) 
// ) ) # ( \regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~53_combout  ) ) ) # ( !\regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~53_combout  ) ) )

	.dataa(!\Selector33~4_combout ),
	.datab(!\Selector33~6_combout ),
	.datac(!\regs~53_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\memin[30]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~510 .extended_lut = "off";
defparam \regs~510 .lut_mask = 64'h0F0F0F0F000D0F0F;
defparam \regs~510 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N2
dffeas \regs[3][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~510_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N12
cyclonev_lcell_comb \regs~509 (
// Equation(s):
// \regs~509_combout  = ( \regs~524_combout  & ( \Selector33~4_combout  & ( \regs~51_combout  ) ) ) # ( !\regs~524_combout  & ( \Selector33~4_combout  & ( (\regs~51_combout  & ((!\memin[30]~59_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( \regs~524_combout  
// & ( !\Selector33~4_combout  & ( \regs~51_combout  ) ) ) # ( !\regs~524_combout  & ( !\Selector33~4_combout  & ( (\regs~51_combout  & ((!\memin[30]~59_combout ) # ((\WideOr19~0_combout  & !\Selector33~6_combout )))) ) ) )

	.dataa(!\regs~51_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector33~6_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~509 .extended_lut = "off";
defparam \regs~509 .lut_mask = 64'h5510555555115555;
defparam \regs~509 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \regs[2][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~509_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][30]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][30]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][30]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][30]~q  ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!\regs[1][30]~q ),
	.datac(!\regs[3][30]~q ),
	.datad(!\regs[2][30]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N6
cyclonev_lcell_comb \regs~520 (
// Equation(s):
// \regs~520_combout  = ( \regs~85_combout  & ( \Selector33~4_combout  & ( (!\memin[30]~59_combout ) # ((\WideOr19~0_combout ) # (\regs~524_combout )) ) ) ) # ( \regs~85_combout  & ( !\Selector33~4_combout  & ( (!\memin[30]~59_combout ) # 
// (((!\Selector33~6_combout  & \WideOr19~0_combout )) # (\regs~524_combout )) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\memin[30]~59_combout ),
	.datac(!\regs~524_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~85_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~520 .extended_lut = "off";
defparam \regs~520 .lut_mask = 64'h0000CFEF0000CFFF;
defparam \regs~520 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \regs[13][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~520_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \regs~522 (
// Equation(s):
// \regs~522_combout  = ( \regs~524_combout  & ( \memin[30]~59_combout  & ( \regs~89_combout  ) ) ) # ( !\regs~524_combout  & ( \memin[30]~59_combout  & ( (\WideOr19~0_combout  & (\regs~89_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) 
// ) ) # ( \regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~89_combout  ) ) ) # ( !\regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~89_combout  ) ) )

	.dataa(!\Selector33~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~89_combout ),
	.datad(!\Selector33~6_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\memin[30]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~522 .extended_lut = "off";
defparam \regs~522 .lut_mask = 64'h0F0F0F0F03010F0F;
defparam \regs~522 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \regs[15][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~522_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N18
cyclonev_lcell_comb \regs~519 (
// Equation(s):
// \regs~519_combout  = ( \WideOr19~0_combout  & ( \regs~524_combout  & ( \regs~83_combout  ) ) ) # ( !\WideOr19~0_combout  & ( \regs~524_combout  & ( \regs~83_combout  ) ) ) # ( \WideOr19~0_combout  & ( !\regs~524_combout  & ( (\regs~83_combout  & 
// ((!\Selector33~6_combout ) # ((!\memin[30]~59_combout ) # (\Selector33~4_combout )))) ) ) ) # ( !\WideOr19~0_combout  & ( !\regs~524_combout  & ( (\regs~83_combout  & !\memin[30]~59_combout ) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\regs~83_combout ),
	.datac(!\Selector33~4_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\regs~524_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~519 .extended_lut = "off";
defparam \regs~519 .lut_mask = 64'h3300332333333333;
defparam \regs~519 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N32
dffeas \regs[12][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~519_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N9
cyclonev_lcell_comb \regs~521 (
// Equation(s):
// \regs~521_combout  = ( \regs~524_combout  & ( \memin[30]~59_combout  & ( \regs~87_combout  ) ) ) # ( !\regs~524_combout  & ( \memin[30]~59_combout  & ( (\regs~87_combout  & (\WideOr19~0_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) 
// ) ) # ( \regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~87_combout  ) ) ) # ( !\regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~87_combout  ) ) )

	.dataa(!\Selector33~4_combout ),
	.datab(!\Selector33~6_combout ),
	.datac(!\regs~87_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\memin[30]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~521 .extended_lut = "off";
defparam \regs~521 .lut_mask = 64'h0F0F0F0F000D0F0F;
defparam \regs~521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \regs[14][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~521_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[15][30]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[14][30]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[13][30]~q  
// ) ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[12][30]~q  ) ) )

	.dataa(!\regs[13][30]~q ),
	.datab(!\regs[15][30]~q ),
	.datac(!\regs[12][30]~q ),
	.datad(!\regs[14][30]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \regs~514 (
// Equation(s):
// \regs~514_combout  = ( \regs~524_combout  & ( \memin[30]~59_combout  & ( \regs~67_combout  ) ) ) # ( !\regs~524_combout  & ( \memin[30]~59_combout  & ( (\WideOr19~0_combout  & (\regs~67_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) 
// ) ) # ( \regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~67_combout  ) ) ) # ( !\regs~524_combout  & ( !\memin[30]~59_combout  & ( \regs~67_combout  ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~67_combout ),
	.datad(!\Selector33~4_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\memin[30]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~514 .extended_lut = "off";
defparam \regs~514 .lut_mask = 64'h0F0F0F0F02030F0F;
defparam \regs~514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N55
dffeas \regs[7][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~514_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \regs~511 (
// Equation(s):
// \regs~511_combout  = ( \Selector33~4_combout  & ( \regs~55_combout  & ( ((!\memin[30]~59_combout ) # (\WideOr19~0_combout )) # (\regs~524_combout ) ) ) ) # ( !\Selector33~4_combout  & ( \regs~55_combout  & ( ((!\memin[30]~59_combout ) # 
// ((!\Selector33~6_combout  & \WideOr19~0_combout ))) # (\regs~524_combout ) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\regs~524_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\Selector33~4_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~511 .extended_lut = "off";
defparam \regs~511 .lut_mask = 64'h00000000FF3BFF3F;
defparam \regs~511 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \regs[4][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~511_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \regs~512 (
// Equation(s):
// \regs~512_combout  = ( \regs~524_combout  & ( \Selector33~4_combout  & ( \regs~59_combout  ) ) ) # ( !\regs~524_combout  & ( \Selector33~4_combout  & ( (\regs~59_combout  & ((!\memin[30]~59_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( \regs~524_combout  
// & ( !\Selector33~4_combout  & ( \regs~59_combout  ) ) ) # ( !\regs~524_combout  & ( !\Selector33~4_combout  & ( (\regs~59_combout  & ((!\memin[30]~59_combout ) # ((!\Selector33~6_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\regs~59_combout ),
	.datab(!\Selector33~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~512 .extended_lut = "off";
defparam \regs~512 .lut_mask = 64'h5504555555055555;
defparam \regs~512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N26
dffeas \regs[5][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~512_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N54
cyclonev_lcell_comb \regs~513 (
// Equation(s):
// \regs~513_combout  = ( \WideOr19~0_combout  & ( \Selector33~4_combout  & ( \regs~63_combout  ) ) ) # ( !\WideOr19~0_combout  & ( \Selector33~4_combout  & ( (\regs~63_combout  & ((!\memin[30]~59_combout ) # (\regs~524_combout ))) ) ) ) # ( 
// \WideOr19~0_combout  & ( !\Selector33~4_combout  & ( (\regs~63_combout  & ((!\Selector33~6_combout ) # ((!\memin[30]~59_combout ) # (\regs~524_combout )))) ) ) ) # ( !\WideOr19~0_combout  & ( !\Selector33~4_combout  & ( (\regs~63_combout  & 
// ((!\memin[30]~59_combout ) # (\regs~524_combout ))) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\regs~524_combout ),
	.datac(!\regs~63_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~513 .extended_lut = "off";
defparam \regs~513 .lut_mask = 64'h0F030F0B0F030F0F;
defparam \regs~513 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N55
dffeas \regs[6][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~513_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[6][30]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[5][30]~q ))) # (\Selector71~4_combout  & (\regs[7][30]~q )) ) ) ) # ( !\regs[6][30]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[5][30]~q ))) # (\Selector71~4_combout  & (\regs[7][30]~q )) ) ) ) # ( \regs[6][30]~q  & ( !\Selector72~4_combout  & ( (\regs[4][30]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[6][30]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  
// & \regs[4][30]~q ) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[7][30]~q ),
	.datac(!\regs[4][30]~q ),
	.datad(!\regs[5][30]~q ),
	.datae(!\regs[6][30]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~3_combout  & ( \Mux1~1_combout  & ( ((!\Selector69~4_combout  & ((\Mux1~0_combout ))) # (\Selector69~4_combout  & (\Mux1~2_combout ))) # (\Selector70~4_combout ) ) ) ) # ( !\Mux1~3_combout  & ( \Mux1~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux1~0_combout ))) # (\Selector69~4_combout  & (\Mux1~2_combout )))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )))) ) ) ) # ( \Mux1~3_combout  & ( !\Mux1~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux1~0_combout ))) # (\Selector69~4_combout  & (\Mux1~2_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout )))) ) ) ) # ( !\Mux1~3_combout  & ( !\Mux1~1_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & ((\Mux1~0_combout ))) # (\Selector69~4_combout  & (\Mux1~2_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux1~2_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux1~3_combout ),
	.dataf(!\Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \Selector33~6_combout  & ( (\WideOr24~0_combout  & \Mux1~4_combout ) ) ) # ( !\Selector33~6_combout  & ( ((\WideOr24~0_combout  & \Mux1~4_combout )) # (\WideOr19~0_combout ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(gnd),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\Selector33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h0F5F0F5F00550055;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \Add0~109_sumout  & ( \PC~32_combout  ) ) # ( !\Add0~109_sumout  & ( \PC~32_combout  & ( \LdPC~1_combout  ) ) ) # ( \Add0~109_sumout  & ( !\PC~32_combout  & ( (!\memin[30]~59_combout ) # ((!\LdPC~1_combout ) # ((\WideOr19~0_combout  & 
// \Selector33~4_combout ))) ) ) ) # ( !\Add0~109_sumout  & ( !\PC~32_combout  & ( (\LdPC~1_combout  & ((!\memin[30]~59_combout ) # ((\WideOr19~0_combout  & \Selector33~4_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector33~4_combout ),
	.datac(!\memin[30]~59_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\Add0~109_sumout ),
	.dataf(!\PC~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h00F1FFF100FFFFFF;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \memin[30]~58 (
// Equation(s):
// \memin[30]~58_combout  = ( \DrPC~0_combout  & ( !\memin[17]~5_combout  & ( !PC[30] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~58 .extended_lut = "off";
defparam \memin[30]~58 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[30]~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~60_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036022905440A49692894C2141160000000000000000";
// synopsys translate_on

// Location: FF_X32_Y17_N26
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~60_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \memin[30]~57 (
// Equation(s):
// \memin[30]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(!\dmem~31_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~57 .extended_lut = "off";
defparam \memin[30]~57 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \memin[30]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \memin[30]~59 (
// Equation(s):
// \memin[30]~59_combout  = ( \memin[30]~58_combout  & ( \memin[30]~57_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[89] & ((!dmem_rtl_0_bypass[90]) # (\dmem~40_combout )))) ) ) ) # ( \memin[30]~58_combout  & ( !\memin[30]~57_combout  & ( 
// (!dmem_rtl_0_bypass[89]) # ((!\Decoder4~0_combout ) # ((!\dmem~40_combout  & dmem_rtl_0_bypass[90]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[89]),
	.datab(!\Decoder4~0_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(!\memin[30]~58_combout ),
	.dataf(!\memin[30]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~59 .extended_lut = "off";
defparam \memin[30]~59 .lut_mask = 64'h0000EEFE0000EECE;
defparam \memin[30]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \memin[30]~60 (
// Equation(s):
// \memin[30]~60_combout  = ( \WideOr24~0_combout  & ( \Mux1~4_combout  ) ) # ( !\WideOr24~0_combout  & ( \Mux1~4_combout  & ( (!\memin[30]~59_combout ) # ((\WideOr19~0_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) ) ) # ( 
// \WideOr24~0_combout  & ( !\Mux1~4_combout  & ( (!\memin[30]~59_combout ) # ((\WideOr19~0_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) ) ) # ( !\WideOr24~0_combout  & ( !\Mux1~4_combout  & ( (!\memin[30]~59_combout ) # 
// ((\WideOr19~0_combout  & ((!\Selector33~6_combout ) # (\Selector33~4_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector33~4_combout ),
	.datac(!\Selector33~6_combout ),
	.datad(!\memin[30]~59_combout ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~60 .extended_lut = "off";
defparam \memin[30]~60 .lut_mask = 64'hFF51FF51FF51FFFF;
defparam \memin[30]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \A[30]_NEW254 (
// Equation(s):
// \A[30]_OTERM255  = ( \memin[30]~60_combout  & ( (\WideOr23~0_combout ) # (\A[30]~DUPLICATE_q ) ) ) # ( !\memin[30]~60_combout  & ( (\A[30]~DUPLICATE_q  & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[30]~DUPLICATE_q ),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[30]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[30]_OTERM255 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[30]_NEW254 .extended_lut = "off";
defparam \A[30]_NEW254 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[30]_NEW254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( !\B[31]_OTERM325  $ (\A[31]_OTERM257 ) ) + ( \Add1~59  ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[31]_OTERM325 ),
	.datad(!\A[31]_OTERM257 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(\Add1~59 ),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h000000000000F00F;
defparam \Add1~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y19_N34
dffeas \Add1~53_NEW_REG398 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~53_OTERM399 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~53_NEW_REG398 .is_wysiwyg = "true";
defparam \Add1~53_NEW_REG398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( IR[21] & ( (!B[31] & (\A[31]~DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (B[31] & ((!\IR[18]~DUPLICATE_q ) # (\A[31]~DUPLICATE_q ))) ) ) # ( !IR[21] & ( (!B[31] & ((!\A[31]~DUPLICATE_q ) # (\IR[18]~DUPLICATE_q ))) # (B[31] & 
// (!\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!B[31]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'hC0FCC0FC3F033F03;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N39
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \A[31]~DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!IR[21] $ (!B[31]))) ) ) # ( !\A[31]~DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!IR[21] $ (B[31]))) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(gnd),
	.datac(!IR[21]),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(!\A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h5005500505500550;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N3
cyclonev_lcell_comb \Selector62~3 (
// Equation(s):
// \Selector62~3_combout  = ( \A[31]_OTERM257  & ( (\IR[18]_OTERM327  & \Selector63~4_NEW_REG84_OTERM329 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]_OTERM327 ),
	.datad(!\Selector63~4_NEW_REG84_OTERM329 ),
	.datae(gnd),
	.dataf(!\A[31]_OTERM257 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~3 .extended_lut = "off";
defparam \Selector62~3 .lut_mask = 64'h00000000000F000F;
defparam \Selector62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N4
dffeas \Selector62~3_OTERM333DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~3_OTERM333DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~3_OTERM333DUPLICATE .is_wysiwyg = "true";
defparam \Selector62~3_OTERM333DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N36
cyclonev_lcell_comb \ShiftLeft1~2 (
// Equation(s):
// \ShiftLeft1~2_combout  = ( \A[6]_OTERM197  & ( \A[5]_OTERM195  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[7]_OTERM213 ))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 ) # (\A[4]_OTERM193 )))) ) ) ) # ( !\A[6]_OTERM197  & ( \A[5]_OTERM195  & ( 
// (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[7]_OTERM213 ))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[4]_OTERM193 )))) ) ) ) # ( \A[6]_OTERM197  & ( !\A[5]_OTERM195  & ( (!\B[0]_OTERM223  & (\A[7]_OTERM213  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  
// & (((!\B[1]_OTERM265 ) # (\A[4]_OTERM193 )))) ) ) ) # ( !\A[6]_OTERM197  & ( !\A[5]_OTERM195  & ( (!\B[0]_OTERM223  & (\A[7]_OTERM213  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[4]_OTERM193 )))) ) ) )

	.dataa(!\A[7]_OTERM213 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[4]_OTERM193 ),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\A[5]_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~2 .extended_lut = "off";
defparam \ShiftLeft1~2 .lut_mask = 64'h404370734C4F7C7F;
defparam \ShiftLeft1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N37
dffeas \ShiftLeft1~2_OTERM509DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~2_OTERM509DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~2_OTERM509DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~2_OTERM509DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N18
cyclonev_lcell_comb \ShiftLeft1~7 (
// Equation(s):
// \ShiftLeft1~7_combout  = ( \A[14]_OTERM263  & ( \A[15]_OTERM211  & ( (!\B[1]_OTERM265 ) # ((!\B[0]_OTERM223  & ((\A[13]_OTERM209 ))) # (\B[0]_OTERM223  & (\A[12]_OTERM207 ))) ) ) ) # ( !\A[14]_OTERM263  & ( \A[15]_OTERM211  & ( (!\B[1]_OTERM265  & 
// (((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[13]_OTERM209 ))) # (\B[0]_OTERM223  & (\A[12]_OTERM207 )))) ) ) ) # ( \A[14]_OTERM263  & ( !\A[15]_OTERM211  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & 
// ((!\B[0]_OTERM223  & ((\A[13]_OTERM209 ))) # (\B[0]_OTERM223  & (\A[12]_OTERM207 )))) ) ) ) # ( !\A[14]_OTERM263  & ( !\A[15]_OTERM211  & ( (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[13]_OTERM209 ))) # (\B[0]_OTERM223  & (\A[12]_OTERM207 )))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[12]_OTERM207 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[13]_OTERM209 ),
	.datae(!\A[14]_OTERM263 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~7 .extended_lut = "off";
defparam \ShiftLeft1~7 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftLeft1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \ShiftLeft1~7_NEW_REG514 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~7_OTERM515 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~7_NEW_REG514 .is_wysiwyg = "true";
defparam \ShiftLeft1~7_NEW_REG514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N42
cyclonev_lcell_comb \ShiftLeft1~3 (
// Equation(s):
// \ShiftLeft1~3_combout  = ( \A[0]_OTERM221  & ( \B[0]_OTERM223  & ( (\A[2]_OTERM185 ) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[0]_OTERM221  & ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265  & \A[2]_OTERM185 ) ) ) ) # ( \A[0]_OTERM221  & ( !\B[0]_OTERM223  & ( 
// (!\B[1]_OTERM265  & (\A[3]_OTERM189 )) # (\B[1]_OTERM265  & ((\A[1]_OTERM225 ))) ) ) ) # ( !\A[0]_OTERM221  & ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265  & (\A[3]_OTERM189 )) # (\B[1]_OTERM265  & ((\A[1]_OTERM225 ))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[2]_OTERM185 ),
	.datac(!\A[3]_OTERM189 ),
	.datad(!\A[1]_OTERM225 ),
	.datae(!\A[0]_OTERM221 ),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~3 .extended_lut = "off";
defparam \ShiftLeft1~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \ShiftLeft1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N43
dffeas \ShiftLeft1~3_OTERM511DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~3_OTERM511DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~3_OTERM511DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~3_OTERM511DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N30
cyclonev_lcell_comb \ShiftLeft1~8 (
// Equation(s):
// \ShiftLeft1~8_combout  = ( \A[9]_OTERM201  & ( \A[8]_OTERM181  & ( ((!\B[0]_OTERM223  & ((\A[11]_OTERM261 ))) # (\B[0]_OTERM223  & (\A[10]_OTERM259 ))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[9]_OTERM201  & ( \A[8]_OTERM181  & ( (!\B[0]_OTERM223  & 
// (((!\B[1]_OTERM265  & \A[11]_OTERM261 )))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[10]_OTERM259 ))) ) ) ) # ( \A[9]_OTERM201  & ( !\A[8]_OTERM181  & ( (!\B[0]_OTERM223  & (((\A[11]_OTERM261 ) # (\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & 
// (\A[10]_OTERM259  & (!\B[1]_OTERM265 ))) ) ) ) # ( !\A[9]_OTERM201  & ( !\A[8]_OTERM181  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[11]_OTERM261 ))) # (\B[0]_OTERM223  & (\A[10]_OTERM259 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[10]_OTERM259 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[11]_OTERM261 ),
	.datae(!\A[9]_OTERM201 ),
	.dataf(!\A[8]_OTERM181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~8 .extended_lut = "off";
defparam \ShiftLeft1~8 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \ShiftLeft1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \ShiftLeft1~8_NEW_REG516 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~8_OTERM517 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~8_NEW_REG516 .is_wysiwyg = "true";
defparam \ShiftLeft1~8_NEW_REG516 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \ShiftLeft1~53 (
// Equation(s):
// \ShiftLeft1~53_combout  = ( \ShiftLeft1~3_OTERM511DUPLICATE_q  & ( \ShiftLeft1~8_OTERM517  & ( ((!B[3] & ((\ShiftLeft1~7_OTERM515 ))) # (B[3] & (\ShiftLeft1~2_OTERM509DUPLICATE_q ))) # (B[2]) ) ) ) # ( !\ShiftLeft1~3_OTERM511DUPLICATE_q  & ( 
// \ShiftLeft1~8_OTERM517  & ( (!B[3] & (((B[2]) # (\ShiftLeft1~7_OTERM515 )))) # (B[3] & (\ShiftLeft1~2_OTERM509DUPLICATE_q  & ((!B[2])))) ) ) ) # ( \ShiftLeft1~3_OTERM511DUPLICATE_q  & ( !\ShiftLeft1~8_OTERM517  & ( (!B[3] & (((\ShiftLeft1~7_OTERM515  & 
// !B[2])))) # (B[3] & (((B[2])) # (\ShiftLeft1~2_OTERM509DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft1~3_OTERM511DUPLICATE_q  & ( !\ShiftLeft1~8_OTERM517  & ( (!B[2] & ((!B[3] & ((\ShiftLeft1~7_OTERM515 ))) # (B[3] & (\ShiftLeft1~2_OTERM509DUPLICATE_q )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft1~2_OTERM509DUPLICATE_q ),
	.datac(!\ShiftLeft1~7_OTERM515 ),
	.datad(!B[2]),
	.datae(!\ShiftLeft1~3_OTERM511DUPLICATE_q ),
	.dataf(!\ShiftLeft1~8_OTERM517 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~53 .extended_lut = "off";
defparam \ShiftLeft1~53 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ShiftLeft1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N10
dffeas \Selector63~4_OTERM85DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector63~4_NEW_REG84_OTERM329 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector63~4_OTERM85DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector63~4_OTERM85DUPLICATE .is_wysiwyg = "true";
defparam \Selector63~4_OTERM85DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N21
cyclonev_lcell_comb \ShiftLeft1~6 (
// Equation(s):
// \ShiftLeft1~6_combout  = ( \A[19]_OTERM233  & ( \A[17]_OTERM229  & ( (!\B[0]_OTERM223 ) # ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[16]_OTERM227 )))) ) ) ) # ( !\A[19]_OTERM233  & ( \A[17]_OTERM229  & ( (!\B[1]_OTERM265  & 
// (\A[18]_OTERM231  & ((\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[16]_OTERM227 )))) ) ) ) # ( \A[19]_OTERM233  & ( !\A[17]_OTERM229  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 )) # (\A[18]_OTERM231 ))) # (\B[1]_OTERM265  & 
// (((\A[16]_OTERM227  & \B[0]_OTERM223 )))) ) ) ) # ( !\A[19]_OTERM233  & ( !\A[17]_OTERM229  & ( (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[16]_OTERM227 ))))) ) ) )

	.dataa(!\A[18]_OTERM231 ),
	.datab(!\A[16]_OTERM227 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[19]_OTERM233 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~6 .extended_lut = "off";
defparam \ShiftLeft1~6 .lut_mask = 64'h0053F0530F53FF53;
defparam \ShiftLeft1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N31
dffeas \ShiftLeft1~6_NEW_REG512 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~6_OTERM513 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~6_NEW_REG512 .is_wysiwyg = "true";
defparam \ShiftLeft1~6_NEW_REG512 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N8
dffeas \A[27]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]_OTERM249 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~_Duplicate .is_wysiwyg = "true";
defparam \A[27]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N59
dffeas \B[1]~_Duplicate_7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[1]_OTERM265 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_8 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_7 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N26
dffeas \A[26]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[26]_OTERM247 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~_Duplicate_3 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~_Duplicate .is_wysiwyg = "true";
defparam \A[26]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N37
dffeas \B[0]~_Duplicate_9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[0]_OTERM223 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_9 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \ShiftLeft1~41 (
// Equation(s):
// \ShiftLeft1~41_combout  = ( \A[26]~_Duplicate_3  & ( \B[0]~_Duplicate_10  & ( (!\B[1]~_Duplicate_8 ) # (\A[24]~DUPLICATE_q ) ) ) ) # ( !\A[26]~_Duplicate_3  & ( \B[0]~_Duplicate_10  & ( (\A[24]~DUPLICATE_q  & \B[1]~_Duplicate_8 ) ) ) ) # ( 
// \A[26]~_Duplicate_3  & ( !\B[0]~_Duplicate_10  & ( (!\B[1]~_Duplicate_8  & (\A[27]~_Duplicate_4 )) # (\B[1]~_Duplicate_8  & ((A[25]))) ) ) ) # ( !\A[26]~_Duplicate_3  & ( !\B[0]~_Duplicate_10  & ( (!\B[1]~_Duplicate_8  & (\A[27]~_Duplicate_4 )) # 
// (\B[1]~_Duplicate_8  & ((A[25]))) ) ) )

	.dataa(!\A[24]~DUPLICATE_q ),
	.datab(!\A[27]~_Duplicate_4 ),
	.datac(!A[25]),
	.datad(!\B[1]~_Duplicate_8 ),
	.datae(!\A[26]~_Duplicate_3 ),
	.dataf(!\B[0]~_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~41 .extended_lut = "off";
defparam \ShiftLeft1~41 .lut_mask = 64'h330F330F0055FF55;
defparam \ShiftLeft1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \ShiftLeft1~54_Duplicate (
// Equation(s):
// \ShiftLeft1~54_Duplicate_62  = ( A[29] & ( \B[1]~_Duplicate_4  & ( (!\B[0]~_Duplicate_6 ) # (A[28]) ) ) ) # ( !A[29] & ( \B[1]~_Duplicate_4  & ( (A[28] & \B[0]~_Duplicate_6 ) ) ) ) # ( A[29] & ( !\B[1]~_Duplicate_4  & ( (!\B[0]~_Duplicate_6  & 
// (\A[31]~DUPLICATE_q )) # (\B[0]~_Duplicate_6  & ((\A[30]~_Duplicate_2 ))) ) ) ) # ( !A[29] & ( !\B[1]~_Duplicate_4  & ( (!\B[0]~_Duplicate_6  & (\A[31]~DUPLICATE_q )) # (\B[0]~_Duplicate_6  & ((\A[30]~_Duplicate_2 ))) ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!\A[30]~_Duplicate_2 ),
	.datac(!A[28]),
	.datad(!\B[0]~_Duplicate_6 ),
	.datae(!A[29]),
	.dataf(!\B[1]~_Duplicate_4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~54_Duplicate_62 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~54_Duplicate .extended_lut = "off";
defparam \ShiftLeft1~54_Duplicate .lut_mask = 64'h55335533000FFF0F;
defparam \ShiftLeft1~54_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N39
cyclonev_lcell_comb \ShiftLeft1~5 (
// Equation(s):
// \ShiftLeft1~5_combout  = ( \B[0]~_Duplicate_2  & ( A[22] & ( (!\B[1]~_Duplicate_1 ) # (\A[20]~_Duplicate_1 ) ) ) ) # ( !\B[0]~_Duplicate_2  & ( A[22] & ( (!\B[1]~_Duplicate_1  & ((A[23]))) # (\B[1]~_Duplicate_1  & (\A[21]~DUPLICATE_q )) ) ) ) # ( 
// \B[0]~_Duplicate_2  & ( !A[22] & ( (\B[1]~_Duplicate_1  & \A[20]~_Duplicate_1 ) ) ) ) # ( !\B[0]~_Duplicate_2  & ( !A[22] & ( (!\B[1]~_Duplicate_1  & ((A[23]))) # (\B[1]~_Duplicate_1  & (\A[21]~DUPLICATE_q )) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\A[21]~DUPLICATE_q ),
	.datac(!A[23]),
	.datad(!\A[20]~_Duplicate_1 ),
	.datae(!\B[0]~_Duplicate_2 ),
	.dataf(!A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~5 .extended_lut = "off";
defparam \ShiftLeft1~5 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \ShiftLeft1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \ShiftLeft1~55 (
// Equation(s):
// \ShiftLeft1~55_combout  = ( \ShiftLeft1~54_Duplicate_62  & ( \ShiftLeft1~5_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft1~41_combout ))) # (B[3] & (\ShiftLeft1~6_OTERM513 ))) ) ) ) # ( !\ShiftLeft1~54_Duplicate_62  & ( \ShiftLeft1~5_combout  & ( (!B[2] & 
// (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft1~41_combout ))) # (B[3] & (\ShiftLeft1~6_OTERM513 )))) ) ) ) # ( \ShiftLeft1~54_Duplicate_62  & ( !\ShiftLeft1~5_combout  & ( (!B[2] & (((!B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft1~41_combout ))) # (B[3] & 
// (\ShiftLeft1~6_OTERM513 )))) ) ) ) # ( !\ShiftLeft1~54_Duplicate_62  & ( !\ShiftLeft1~5_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft1~41_combout ))) # (B[3] & (\ShiftLeft1~6_OTERM513 )))) ) ) )

	.dataa(!\ShiftLeft1~6_OTERM513 ),
	.datab(!B[2]),
	.datac(!\ShiftLeft1~41_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft1~54_Duplicate_62 ),
	.dataf(!\ShiftLeft1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~55 .extended_lut = "off";
defparam \ShiftLeft1~55 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ShiftLeft1~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector63~4_OTERM85DUPLICATE_q  & ( \ShiftLeft1~55_combout  & ( (!\ShiftRight0~6_OTERM809  & (!IR[18] & ((!\B[4]~DUPLICATE_q ) # (\ShiftLeft1~53_combout )))) ) ) ) # ( \Selector63~4_OTERM85DUPLICATE_q  & ( 
// !\ShiftLeft1~55_combout  & ( (!\ShiftRight0~6_OTERM809  & (\B[4]~DUPLICATE_q  & (!IR[18] & \ShiftLeft1~53_combout ))) ) ) )

	.dataa(!\ShiftRight0~6_OTERM809 ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(!\ShiftLeft1~53_combout ),
	.datae(!\Selector63~4_OTERM85DUPLICATE_q ),
	.dataf(!\ShiftLeft1~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h00000020000080A0;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \Selector32~4_Duplicate (
// Equation(s):
// \Selector32~4_Duplicate_9  = ( !\Selector62~3_OTERM333DUPLICATE_q  & ( !\Selector32~3_combout  & ( (!\Selector32~2_combout  & ((!\Selector32~1_combout ) # (!\Selector44~1_OTERM93DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datad(!\Selector32~2_combout ),
	.datae(!\Selector62~3_OTERM333DUPLICATE_q ),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4_Duplicate .extended_lut = "off";
defparam \Selector32~4_Duplicate .lut_mask = 64'hFC00000000000000;
defparam \Selector32~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \Selector32~5_Duplicate (
// Equation(s):
// \Selector32~5_Duplicate_10  = ( \Add1~53_OTERM399  & ( \Selector32~4_Duplicate_9  & ( (\Selector56~0_combout  & (\Selector44~0_OTERM91DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~53_OTERM461 )))) ) ) ) # ( !\Add1~53_OTERM399  & ( 
// \Selector32~4_Duplicate_9  & ( (\Selector56~0_combout  & (\Add2~53_OTERM461  & (\Selector44~0_OTERM91DUPLICATE_q  & \IR[21]~DUPLICATE_q ))) ) ) ) # ( \Add1~53_OTERM399  & ( !\Selector32~4_Duplicate_9  & ( \Selector56~0_combout  ) ) ) # ( 
// !\Add1~53_OTERM399  & ( !\Selector32~4_Duplicate_9  & ( \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Add2~53_OTERM461 ),
	.datac(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Add1~53_OTERM399 ),
	.dataf(!\Selector32~4_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5_Duplicate .extended_lut = "off";
defparam \Selector32~5_Duplicate .lut_mask = 64'h5555555500010501;
defparam \Selector32~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N38
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Add1~53_OTERM399  & ( \Selector32~4_Duplicate_9  & ( (\Selector56~0_combout  & (\Selector44~0_OTERM91DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~53_OTERM461 )))) ) ) ) # ( !\Add1~53_OTERM399  & ( \Selector32~4_Duplicate_9  
// & ( (\Selector56~0_combout  & (\Add2~53_OTERM461  & (\Selector44~0_OTERM91DUPLICATE_q  & \IR[21]~DUPLICATE_q ))) ) ) ) # ( \Add1~53_OTERM399  & ( !\Selector32~4_Duplicate_9  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~53_OTERM399  & ( 
// !\Selector32~4_Duplicate_9  & ( \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Add2~53_OTERM461 ),
	.datac(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Add1~53_OTERM399 ),
	.dataf(!\Selector32~4_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'h5555555500010501;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \regs~523 (
// Equation(s):
// \regs~523_combout  = ( \WideOr24~0_combout  & ( \Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~523 .extended_lut = "off";
defparam \regs~523 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~523 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \regs~495 (
// Equation(s):
// \regs~495_combout  = ( \Selector32~5_combout  & ( \regs~523_combout  & ( \regs~46_combout  ) ) ) # ( !\Selector32~5_combout  & ( \regs~523_combout  & ( \regs~46_combout  ) ) ) # ( \Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~46_combout  & 
// ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~46_combout  & ((!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & !\Selector32~7_combout )))) ) ) )

	.dataa(!\memin[31]~55_combout ),
	.datab(!\regs~46_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector32~7_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\regs~523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~495 .extended_lut = "off";
defparam \regs~495 .lut_mask = 64'h2322232333333333;
defparam \regs~495 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N43
dffeas \regs[1][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~495_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \regs~496 (
// Equation(s):
// \regs~496_combout  = ( \Selector32~5_combout  & ( \regs~523_combout  & ( \regs~59_combout  ) ) ) # ( !\Selector32~5_combout  & ( \regs~523_combout  & ( \regs~59_combout  ) ) ) # ( \Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~59_combout  & 
// ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~59_combout  & ((!\memin[31]~55_combout ) # ((!\Selector32~7_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\regs~59_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\regs~523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~496 .extended_lut = "off";
defparam \regs~496 .lut_mask = 64'h5504550555555555;
defparam \regs~496 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \regs[5][31]~feeder (
// Equation(s):
// \regs[5][31]~feeder_combout  = ( \regs~496_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~496_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][31]~feeder .extended_lut = "off";
defparam \regs[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \regs[5][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \regs~497 (
// Equation(s):
// \regs~497_combout  = ( \regs~523_combout  & ( \memin[31]~55_combout  & ( \regs~73_combout  ) ) ) # ( !\regs~523_combout  & ( \memin[31]~55_combout  & ( (\regs~73_combout  & (\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_combout )))) ) 
// ) ) # ( \regs~523_combout  & ( !\memin[31]~55_combout  & ( \regs~73_combout  ) ) ) # ( !\regs~523_combout  & ( !\memin[31]~55_combout  & ( \regs~73_combout  ) ) )

	.dataa(!\Selector32~5_combout ),
	.datab(!\regs~73_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector32~7_combout ),
	.datae(!\regs~523_combout ),
	.dataf(!\memin[31]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~497 .extended_lut = "off";
defparam \regs~497 .lut_mask = 64'h3333333303013333;
defparam \regs~497 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N43
dffeas \regs[9][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~497_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \regs~498 (
// Equation(s):
// \regs~498_combout  = ( \Selector32~5_combout  & ( \regs~523_combout  & ( \regs~85_combout  ) ) ) # ( !\Selector32~5_combout  & ( \regs~523_combout  & ( \regs~85_combout  ) ) ) # ( \Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~85_combout  & 
// ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~85_combout  & ((!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & !\Selector32~7_combout )))) ) ) )

	.dataa(!\memin[31]~55_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector32~7_combout ),
	.datad(!\regs~85_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\regs~523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~498 .extended_lut = "off";
defparam \regs~498 .lut_mask = 64'h00BA00BB00FF00FF;
defparam \regs~498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N37
dffeas \regs[13][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~498_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][31]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][31]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][31]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][31]~q  ) ) )

	.dataa(!\regs[1][31]~q ),
	.datab(!\regs[5][31]~q ),
	.datac(!\regs[9][31]~q ),
	.datad(!\regs[13][31]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N42
cyclonev_lcell_comb \regs~499 (
// Equation(s):
// \regs~499_combout  = ( \memin[31]~55_combout  & ( \regs~51_combout  & ( ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_combout )))) # (\regs~523_combout ) ) ) ) # ( !\memin[31]~55_combout  & ( \regs~51_combout  ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\Selector32~5_combout ),
	.datae(!\memin[31]~55_combout ),
	.dataf(!\regs~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~499 .extended_lut = "off";
defparam \regs~499 .lut_mask = 64'h00000000FFFF2F3F;
defparam \regs~499 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N43
dffeas \regs[2][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~499_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \regs~502 (
// Equation(s):
// \regs~502_combout  = ( \Selector32~5_combout  & ( \memin[31]~55_combout  & ( (\regs~87_combout  & ((\WideOr19~0_combout ) # (\regs~523_combout ))) ) ) ) # ( !\Selector32~5_combout  & ( \memin[31]~55_combout  & ( (\regs~87_combout  & 
// (((!\Selector32~7_combout  & \WideOr19~0_combout )) # (\regs~523_combout ))) ) ) ) # ( \Selector32~5_combout  & ( !\memin[31]~55_combout  & ( \regs~87_combout  ) ) ) # ( !\Selector32~5_combout  & ( !\memin[31]~55_combout  & ( \regs~87_combout  ) ) )

	.dataa(!\regs~523_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~87_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\memin[31]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~502 .extended_lut = "off";
defparam \regs~502 .lut_mask = 64'h00FF00FF005D005F;
defparam \regs~502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N56
dffeas \regs[14][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~502_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \regs~500 (
// Equation(s):
// \regs~500_combout  = ( \regs~523_combout  & ( \Selector32~5_combout  & ( \regs~63_combout  ) ) ) # ( !\regs~523_combout  & ( \Selector32~5_combout  & ( (\regs~63_combout  & ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( \regs~523_combout  
// & ( !\Selector32~5_combout  & ( \regs~63_combout  ) ) ) # ( !\regs~523_combout  & ( !\Selector32~5_combout  & ( (\regs~63_combout  & ((!\memin[31]~55_combout ) # ((!\Selector32~7_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\regs~63_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\regs~523_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~500 .extended_lut = "off";
defparam \regs~500 .lut_mask = 64'h5504555555055555;
defparam \regs~500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \regs[6][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~500_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \regs~501 (
// Equation(s):
// \regs~501_combout  = ( \regs~523_combout  & ( \Selector32~5_combout  & ( \regs~77_combout  ) ) ) # ( !\regs~523_combout  & ( \Selector32~5_combout  & ( (\regs~77_combout  & ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( \regs~523_combout  
// & ( !\Selector32~5_combout  & ( \regs~77_combout  ) ) ) # ( !\regs~523_combout  & ( !\Selector32~5_combout  & ( (\regs~77_combout  & ((!\memin[31]~55_combout ) # ((!\Selector32~7_combout  & \WideOr19~0_combout )))) ) ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\memin[31]~55_combout ),
	.datac(!\regs~77_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\regs~523_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~501 .extended_lut = "off";
defparam \regs~501 .lut_mask = 64'h0C0E0F0F0C0F0F0F;
defparam \regs~501 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \regs[10][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~501_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][31]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][31]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][31]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][31]~q  ) ) )

	.dataa(!\regs[2][31]~q ),
	.datab(!\regs[14][31]~q ),
	.datac(!\regs[6][31]~q ),
	.datad(!\regs[10][31]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \regs~503 (
// Equation(s):
// \regs~503_combout  = ( \Selector32~7_combout  & ( \Selector32~5_combout  & ( (\regs~53_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~7_combout  & ( \Selector32~5_combout  & ( 
// (\regs~53_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( \Selector32~7_combout  & ( !\Selector32~5_combout  & ( (\regs~53_combout  & ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) ) # ( 
// !\Selector32~7_combout  & ( !\Selector32~5_combout  & ( (\regs~53_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\regs~53_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[31]~55_combout ),
	.datad(!\regs~523_combout ),
	.datae(!\Selector32~7_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~503 .extended_lut = "off";
defparam \regs~503 .lut_mask = 64'h5155505551555155;
defparam \regs~503 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \regs[3][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~503_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \regs~505 (
// Equation(s):
// \regs~505_combout  = ( \Selector32~7_combout  & ( \Selector32~5_combout  & ( (\regs~79_combout  & ((!\memin[31]~55_combout ) # ((\regs~523_combout ) # (\WideOr19~0_combout )))) ) ) ) # ( !\Selector32~7_combout  & ( \Selector32~5_combout  & ( 
// (\regs~79_combout  & ((!\memin[31]~55_combout ) # ((\regs~523_combout ) # (\WideOr19~0_combout )))) ) ) ) # ( \Selector32~7_combout  & ( !\Selector32~5_combout  & ( (\regs~79_combout  & ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) ) # ( 
// !\Selector32~7_combout  & ( !\Selector32~5_combout  & ( (\regs~79_combout  & ((!\memin[31]~55_combout ) # ((\regs~523_combout ) # (\WideOr19~0_combout )))) ) ) )

	.dataa(!\memin[31]~55_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\regs~79_combout ),
	.datae(!\Selector32~7_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~505 .extended_lut = "off";
defparam \regs~505 .lut_mask = 64'h00BF00AF00BF00BF;
defparam \regs~505 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N32
dffeas \regs[11][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~505_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \regs~504 (
// Equation(s):
// \regs~504_combout  = ( \Selector32~7_combout  & ( \Selector32~5_Duplicate_10  & ( (\regs~67_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~7_combout  & ( \Selector32~5_Duplicate_10  & ( 
// (\regs~67_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( \Selector32~7_combout  & ( !\Selector32~5_Duplicate_10  & ( (\regs~67_combout  & ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) ) # ( 
// !\Selector32~7_combout  & ( !\Selector32~5_Duplicate_10  & ( (\regs~67_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\regs~67_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\Selector32~7_combout ),
	.dataf(!\Selector32~5_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~504 .extended_lut = "off";
defparam \regs~504 .lut_mask = 64'h5515550555155515;
defparam \regs~504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N2
dffeas \regs[7][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~504_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \regs~506 (
// Equation(s):
// \regs~506_combout  = ( \regs~89_combout  & ( \Selector32~5_combout  & ( ((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ) ) ) ) # ( \regs~89_combout  & ( !\Selector32~5_combout  & ( (!\memin[31]~55_combout ) # 
// (((\WideOr19~0_combout  & !\Selector32~7_combout )) # (\regs~523_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\memin[31]~55_combout ),
	.datad(!\regs~523_combout ),
	.datae(!\regs~89_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~506 .extended_lut = "off";
defparam \regs~506 .lut_mask = 64'h0000F4FF0000F5FF;
defparam \regs~506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N43
dffeas \regs[15][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~506_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][31]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][31]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][31]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][31]~q  ) ) )

	.dataa(!\regs[3][31]~q ),
	.datab(!\regs[11][31]~q ),
	.datac(!\regs[7][31]~q ),
	.datad(!\regs[15][31]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N15
cyclonev_lcell_comb \regs~492 (
// Equation(s):
// \regs~492_combout  = ( \Selector32~5_combout  & ( \regs~523_combout  & ( \regs~55_combout  ) ) ) # ( !\Selector32~5_combout  & ( \regs~523_combout  & ( \regs~55_combout  ) ) ) # ( \Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~55_combout  & 
// ((!\memin[31]~55_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~5_combout  & ( !\regs~523_combout  & ( (\regs~55_combout  & ((!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & !\Selector32~7_combout )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[31]~55_combout ),
	.datac(!\Selector32~7_combout ),
	.datad(!\regs~55_combout ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\regs~523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~492 .extended_lut = "off";
defparam \regs~492 .lut_mask = 64'h00DC00DD00FF00FF;
defparam \regs~492 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N16
dffeas \regs[4][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~492_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \regs~491 (
// Equation(s):
// \regs~491_combout  = ( \Selector32~7_combout  & ( \Selector32~5_Duplicate_10  & ( (\regs~41_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector32~7_combout  & ( \Selector32~5_Duplicate_10  & ( 
// (\regs~41_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( \Selector32~7_combout  & ( !\Selector32~5_Duplicate_10  & ( (\regs~41_combout  & ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) ) # ( 
// !\Selector32~7_combout  & ( !\Selector32~5_Duplicate_10  & ( (\regs~41_combout  & (((!\memin[31]~55_combout ) # (\regs~523_combout )) # (\WideOr19~0_combout ))) ) ) )

	.dataa(!\regs~41_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\Selector32~7_combout ),
	.dataf(!\Selector32~5_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~491 .extended_lut = "off";
defparam \regs~491 .lut_mask = 64'h5515550555155515;
defparam \regs~491 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \regs[0][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~491_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \regs~493 (
// Equation(s):
// \regs~493_combout  = ( \WideOr19~0_combout  & ( \Selector32~5_combout  & ( \regs~71_combout  ) ) ) # ( !\WideOr19~0_combout  & ( \Selector32~5_combout  & ( (\regs~71_combout  & ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) ) # ( 
// \WideOr19~0_combout  & ( !\Selector32~5_combout  & ( (\regs~71_combout  & ((!\Selector32~7_combout ) # ((!\memin[31]~55_combout ) # (\regs~523_combout )))) ) ) ) # ( !\WideOr19~0_combout  & ( !\Selector32~5_combout  & ( (\regs~71_combout  & 
// ((!\memin[31]~55_combout ) # (\regs~523_combout ))) ) ) )

	.dataa(!\Selector32~7_combout ),
	.datab(!\memin[31]~55_combout ),
	.datac(!\regs~71_combout ),
	.datad(!\regs~523_combout ),
	.datae(!\WideOr19~0_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~493 .extended_lut = "off";
defparam \regs~493 .lut_mask = 64'h0C0F0E0F0C0F0F0F;
defparam \regs~493 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N43
dffeas \regs[8][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~493_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \regs~494 (
// Equation(s):
// \regs~494_combout  = ( \memin[31]~55_combout  & ( \Selector32~5_combout  & ( (\regs~83_combout  & ((\regs~523_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\memin[31]~55_combout  & ( \Selector32~5_combout  & ( \regs~83_combout  ) ) ) # ( 
// \memin[31]~55_combout  & ( !\Selector32~5_combout  & ( (\regs~83_combout  & (((\WideOr19~0_combout  & !\Selector32~7_combout )) # (\regs~523_combout ))) ) ) ) # ( !\memin[31]~55_combout  & ( !\Selector32~5_combout  & ( \regs~83_combout  ) ) )

	.dataa(!\regs~83_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\Selector32~7_combout ),
	.datae(!\memin[31]~55_combout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~494 .extended_lut = "off";
defparam \regs~494 .lut_mask = 64'h5555150555551515;
defparam \regs~494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \regs[12][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~494_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][31]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][31]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][31]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][31]~q  ) ) )

	.dataa(!\regs[4][31]~q ),
	.datab(!\regs[0][31]~q ),
	.datac(!\regs[8][31]~q ),
	.datad(!\regs[12][31]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Selector72~4_combout  & ( \Mux0~0_combout  & ( (!\Selector71~4_combout  & (\Mux0~1_combout )) # (\Selector71~4_combout  & ((\Mux0~3_combout ))) ) ) ) # ( !\Selector72~4_combout  & ( \Mux0~0_combout  & ( (!\Selector71~4_combout ) # 
// (\Mux0~2_combout ) ) ) ) # ( \Selector72~4_combout  & ( !\Mux0~0_combout  & ( (!\Selector71~4_combout  & (\Mux0~1_combout )) # (\Selector71~4_combout  & ((\Mux0~3_combout ))) ) ) ) # ( !\Selector72~4_combout  & ( !\Mux0~0_combout  & ( 
// (\Selector71~4_combout  & \Mux0~2_combout ) ) ) )

	.dataa(!\Mux0~1_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux0~2_combout ),
	.datad(!\Mux0~3_combout ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \memin[31]~56 (
// Equation(s):
// \memin[31]~56_combout  = ( \memin[31]~55_combout  & ( \Selector32~5_Duplicate_10  & ( ((\WideOr24~0_combout  & \Mux0~4_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\memin[31]~55_combout  & ( \Selector32~5_Duplicate_10  ) ) # ( \memin[31]~55_combout  & ( 
// !\Selector32~5_Duplicate_10  & ( (!\WideOr24~0_combout  & (\WideOr19~0_combout  & ((!\Selector32~7_combout )))) # (\WideOr24~0_combout  & (((\WideOr19~0_combout  & !\Selector32~7_combout )) # (\Mux0~4_combout ))) ) ) ) # ( !\memin[31]~55_combout  & ( 
// !\Selector32~5_Duplicate_10  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Mux0~4_combout ),
	.datad(!\Selector32~7_combout ),
	.datae(!\memin[31]~55_combout ),
	.dataf(!\Selector32~5_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~56 .extended_lut = "off";
defparam \memin[31]~56 .lut_mask = 64'hFFFF3705FFFF3737;
defparam \memin[31]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N21
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \WideOr19~0_combout  & ( (!\Selector32~7_combout ) # ((\Mux0~4_combout  & \WideOr24~0_combout )) ) ) # ( !\WideOr19~0_combout  & ( (\Mux0~4_combout  & \WideOr24~0_combout ) ) )

	.dataa(!\Mux0~4_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\Selector32~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h11111111F1F1F1F1;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~110  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \Add0~105_sumout  & ( \Selector32~5_combout  & ( ((!\LdPC~1_combout ) # ((!\memin[31]~55_combout ) # (\PC~31_combout ))) # (\WideOr19~0_combout ) ) ) ) # ( !\Add0~105_sumout  & ( \Selector32~5_combout  & ( (\LdPC~1_combout  & 
// (((!\memin[31]~55_combout ) # (\PC~31_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( \Add0~105_sumout  & ( !\Selector32~5_combout  & ( (!\LdPC~1_combout ) # ((!\memin[31]~55_combout ) # (\PC~31_combout )) ) ) ) # ( !\Add0~105_sumout  & ( 
// !\Selector32~5_combout  & ( (\LdPC~1_combout  & ((!\memin[31]~55_combout ) # (\PC~31_combout ))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\PC~31_combout ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\Add0~105_sumout ),
	.dataf(!\Selector32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h3303FFCF3313FFDF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \memin[31]~54 (
// Equation(s):
// \memin[31]~54_combout  = ( \DrPC~0_combout  & ( !\memin[17]~5_combout  & ( !PC[31] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[31]),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~54 .extended_lut = "off";
defparam \memin[31]~54 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[31]~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~56_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A4821232652484D46A210A6480000000000000000";
// synopsys translate_on

// Location: FF_X32_Y17_N20
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~56_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \memin[31]~53 (
// Equation(s):
// \memin[31]~53_combout  = ( \dmem~32_q  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~32_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\dmem~32_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~53 .extended_lut = "off";
defparam \memin[31]~53 .lut_mask = 64'h0022CCEE1133DDFF;
defparam \memin[31]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \memin[31]~55 (
// Equation(s):
// \memin[31]~55_combout  = ( \memin[31]~54_combout  & ( \memin[31]~53_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[91] & ((!dmem_rtl_0_bypass[92]) # (\dmem~40_combout )))) ) ) ) # ( \memin[31]~54_combout  & ( !\memin[31]~53_combout  & ( 
// (!dmem_rtl_0_bypass[91]) # ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[92] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!dmem_rtl_0_bypass[91]),
	.datac(!\dmem~40_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(!\memin[31]~54_combout ),
	.dataf(!\memin[31]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~55 .extended_lut = "off";
defparam \memin[31]~55 .lut_mask = 64'h0000FFDC0000FF8C;
defparam \memin[31]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N45
cyclonev_lcell_comb \memin[31]~56_Duplicate_141 (
// Equation(s):
// \memin[31]~56_Duplicate_142  = ( \WideOr24~0_combout  & ( \Mux0~4_combout  ) ) # ( !\WideOr24~0_combout  & ( \Mux0~4_combout  & ( (!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) ) # ( 
// \WideOr24~0_combout  & ( !\Mux0~4_combout  & ( (!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) ) # ( !\WideOr24~0_combout  & ( !\Mux0~4_combout  & ( (!\memin[31]~55_combout ) # 
// ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\Selector32~5_Duplicate_10 ),
	.datad(!\memin[31]~55_combout ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~56_Duplicate_142 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~56_Duplicate_141 .extended_lut = "off";
defparam \memin[31]~56_Duplicate_141 .lut_mask = 64'hFF45FF45FF45FFFF;
defparam \memin[31]~56_Duplicate_141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \B[31]_NEW324 (
// Equation(s):
// \B[31]_OTERM325  = ( \memin[31]~56_Duplicate_142  & ( (\WideOr20~0_combout ) # (\B[31]~DUPLICATE_q ) ) ) # ( !\memin[31]~56_Duplicate_142  & ( (\B[31]~DUPLICATE_q  & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!\B[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[31]~56_Duplicate_142 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[31]_OTERM325 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[31]_NEW324 .extended_lut = "off";
defparam \B[31]_NEW324 .lut_mask = 64'h3300330033FF33FF;
defparam \B[31]_NEW324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N46
dffeas \B[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[31]_OTERM325 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B[31] .is_wysiwyg = "true";
defparam \B[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N15
cyclonev_lcell_comb \B[31]_NEW324~_Duplicate (
// Equation(s):
// \B[31]_OTERM325~_Duplicate  = ( \memin[31]~56_Duplicate_142  & ( (\WideOr20~0_combout ) # (B[31]) ) ) # ( !\memin[31]~56_Duplicate_142  & ( (B[31] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[31]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[31]~56_Duplicate_142 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[31]_OTERM325~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[31]_NEW324~_Duplicate .extended_lut = "off";
defparam \B[31]_NEW324~_Duplicate .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[31]_NEW324~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \A[31]_NEW256~_Duplicate (
// Equation(s):
// \A[31]_OTERM257~_Duplicate  = ( \memin[31]~56_Duplicate_134  & ( (A[31]) # (\WideOr23~0_combout ) ) ) # ( !\memin[31]~56_Duplicate_134  & ( (!\WideOr23~0_combout  & A[31]) ) )

	.dataa(gnd),
	.datab(!\WideOr23~0_combout ),
	.datac(!A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~56_Duplicate_134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[31]_OTERM257~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[31]_NEW256~_Duplicate .extended_lut = "off";
defparam \A[31]_NEW256~_Duplicate .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A[31]_NEW256~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \A[31]_OTERM257~_Duplicate  ) + ( \B[31]_OTERM325~_Duplicate  ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[31]_OTERM325~_Duplicate ),
	.datad(!\A[31]_OTERM257~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N34
dffeas \Add2~53_NEW_REG460 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~53_OTERM461 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~53_NEW_REG460 .is_wysiwyg = "true";
defparam \Add2~53_NEW_REG460 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( A[31] & ( (\Selector63~17_OTERM117DUPLICATE_q  & (!IR[27] $ (((!\IR[26]~DUPLICATE_q ) # (B[31]))))) ) ) # ( !A[31] & ( (\Selector63~17_OTERM117DUPLICATE_q  & (B[31] & (!IR[27] $ (!\IR[26]~DUPLICATE_q )))) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(!B[31]),
	.datac(!IR[27]),
	.datad(!\IR[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'h0110011005410541;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \Selector32~7 (
// Equation(s):
// \Selector32~7_combout  = ( \Selector32~0_combout  & ( !\Selector32~6_combout  ) ) # ( !\Selector32~0_combout  & ( (!\Add2~53_OTERM461  & !\Selector32~6_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~53_OTERM461 ),
	.datac(!\Selector32~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~7 .extended_lut = "off";
defparam \Selector32~7 .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \Selector32~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \memin[31]~56_Duplicate (
// Equation(s):
// \memin[31]~56_Duplicate_134  = ( \WideOr24~0_combout  & ( \Mux0~4_combout  ) ) # ( !\WideOr24~0_combout  & ( \Mux0~4_combout  & ( (!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) ) # ( 
// \WideOr24~0_combout  & ( !\Mux0~4_combout  & ( (!\memin[31]~55_combout ) # ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) ) # ( !\WideOr24~0_combout  & ( !\Mux0~4_combout  & ( (!\memin[31]~55_combout ) # 
// ((\WideOr19~0_combout  & ((!\Selector32~7_combout ) # (\Selector32~5_Duplicate_10 )))) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector32~7_combout ),
	.datac(!\memin[31]~55_combout ),
	.datad(!\Selector32~5_Duplicate_10 ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~56_Duplicate_134 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~56_Duplicate .extended_lut = "off";
defparam \memin[31]~56_Duplicate .lut_mask = 64'hF4F5F4F5F4F5FFFF;
defparam \memin[31]~56_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N15
cyclonev_lcell_comb \A[31]_NEW256 (
// Equation(s):
// \A[31]_OTERM257  = ( \memin[31]~56_Duplicate_134  & ( (\WideOr23~0_combout ) # (\A[31]~DUPLICATE_q ) ) ) # ( !\memin[31]~56_Duplicate_134  & ( (\A[31]~DUPLICATE_q  & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[31]~56_Duplicate_134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[31]_OTERM257 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[31]_NEW256 .extended_lut = "off";
defparam \A[31]_NEW256 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[31]_NEW256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \A[30]_OTERM255  & ( ((!\B[0]_OTERM223  & !\B[1]_OTERM265 )) # (\A[31]_OTERM257 ) ) ) # ( !\A[30]_OTERM255  & ( (\A[31]_OTERM257  & ((\B[1]_OTERM265 ) # (\B[0]_OTERM223 ))) ) )

	.dataa(gnd),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[31]_OTERM257 ),
	.datae(gnd),
	.dataf(!\A[30]_OTERM255 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N49
dffeas \ShiftRight0~21_OTERM527DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~21_OTERM527DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~21_OTERM527DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~21_OTERM527DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N14
dffeas \B[2]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[2]_OTERM269 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[2]~_Duplicate_19 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[2]~_Duplicate .is_wysiwyg = "true";
defparam \B[2]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N30
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \A[26]_OTERM247  & ( \A[29]_OTERM253  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[27]_OTERM249 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[28]_OTERM251 ))) ) ) ) # ( !\A[26]_OTERM247  & ( \A[29]_OTERM253  & ( 
// (!\B[1]_OTERM265  & (((\A[27]_OTERM249  & \B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[28]_OTERM251 ))) ) ) ) # ( \A[26]_OTERM247  & ( !\A[29]_OTERM253  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[27]_OTERM249 )))) # 
// (\B[1]_OTERM265  & (\A[28]_OTERM251  & ((!\B[0]_OTERM223 )))) ) ) ) # ( !\A[26]_OTERM247  & ( !\A[29]_OTERM253  & ( (!\B[1]_OTERM265  & (((\A[27]_OTERM249  & \B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (\A[28]_OTERM251  & ((!\B[0]_OTERM223 )))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[28]_OTERM251 ),
	.datac(!\A[27]_OTERM249 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[26]_OTERM247 ),
	.dataf(!\A[29]_OTERM253 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \ShiftRight0~20_NEW_REG524 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~20_OTERM525 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~20_NEW_REG524 .is_wysiwyg = "true";
defparam \ShiftRight0~20_NEW_REG524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \Selector37~7 (
// Equation(s):
// \Selector37~7_combout  = ( !\B[2]~_Duplicate_19  & ( (!\B[3]~_Duplicate_18  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\B[4]~DUPLICATE_q  & (\ShiftRight0~20_OTERM525 )) # (\B[4]~DUPLICATE_q  & ((A[31]))))) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & 
// (((A[31])))))) # (\B[3]~_Duplicate_18  & ((((A[31]))))) ) ) # ( \B[2]~_Duplicate_19  & ( (!\B[3]~_Duplicate_18  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\B[4]~DUPLICATE_q  & (\ShiftRight0~21_OTERM527DUPLICATE_q )) # (\B[4]~DUPLICATE_q  & ((A[31]))))) 
// # (\ShiftRight0~6_OTERM809DUPLICATE_q  & (((A[31])))))) # (\B[3]~_Duplicate_18  & ((((A[31]))))) ) )

	.dataa(!\B[3]~_Duplicate_18 ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\ShiftRight0~21_OTERM527DUPLICATE_q ),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(!\B[2]~_Duplicate_19 ),
	.dataf(!A[31]),
	.datag(!\ShiftRight0~20_OTERM525 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~7 .extended_lut = "on";
defparam \Selector37~7 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector37~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N22
dffeas \A[26]~_Duplicate_5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[26]_OTERM247 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~_Duplicate_5 .is_wysiwyg = "true";
defparam \A[26]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N54
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \Selector21~1_OTERM95  & ( \Selector44~1_OTERM93DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & ((!\A[26]~_Duplicate_6  $ (B[26])) # (IR[18]))) # (\IR[21]~DUPLICATE_q  & (((B[26])) # (\A[26]~_Duplicate_6 ))) ) ) ) # ( 
// !\Selector21~1_OTERM95  & ( \Selector44~1_OTERM93DUPLICATE_q  & ( !\IR[21]~DUPLICATE_q  $ (((!\A[26]~_Duplicate_6  & (!IR[18] & B[26])) # (\A[26]~_Duplicate_6  & ((!IR[18]) # (B[26]))))) ) ) ) # ( \Selector21~1_OTERM95  & ( 
// !\Selector44~1_OTERM93DUPLICATE_q  & ( !\A[26]~_Duplicate_6  $ (!\IR[21]~DUPLICATE_q  $ (!B[26])) ) ) )

	.dataa(!\A[26]~_Duplicate_6 ),
	.datab(!IR[18]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!B[26]),
	.datae(!\Selector21~1_OTERM95 ),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h0000A55AB42DB57F;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N9
cyclonev_lcell_comb \Selector62~2 (
// Equation(s):
// \Selector62~2_combout  = ( !\imem~133_combout  & ( \Selector63~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~2 .extended_lut = "off";
defparam \Selector62~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \Selector62~2_OTERM155DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~2_OTERM155DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~2_OTERM155DUPLICATE .is_wysiwyg = "true";
defparam \Selector62~2_OTERM155DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N46
dffeas \ShiftLeft1~16_NEW_REG536 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~16_OTERM537 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~16_NEW_REG536 .is_wysiwyg = "true";
defparam \ShiftLeft1~16_NEW_REG536 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N6
cyclonev_lcell_comb \ShiftLeft1~46 (
// Equation(s):
// \ShiftLeft1~46_combout  = ( \ShiftLeft1~11_OTERM531  & ( (!B[3] & ((!B[2] & (\ShiftLeft1~16_OTERM537 )) # (B[2] & ((\ShiftLeft1~10_OTERM529 ))))) # (B[3] & (((!B[2])))) ) ) # ( !\ShiftLeft1~11_OTERM531  & ( (!B[3] & ((!B[2] & (\ShiftLeft1~16_OTERM537 )) # 
// (B[2] & ((\ShiftLeft1~10_OTERM529 ))))) ) )

	.dataa(!\ShiftLeft1~16_OTERM537 ),
	.datab(!B[3]),
	.datac(!\ShiftLeft1~10_OTERM529 ),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft1~11_OTERM531 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~46 .extended_lut = "off";
defparam \ShiftLeft1~46 .lut_mask = 64'h440C440C770C770C;
defparam \ShiftLeft1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N21
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( !\IR[18]~DUPLICATE_q  & ( (!\ShiftRight0~6_OTERM809  & (\B[4]~DUPLICATE_q  & (\ShiftLeft1~46_combout  & \Selector63~4_OTERM85 ))) ) )

	.dataa(!\ShiftRight0~6_OTERM809 ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft1~46_combout ),
	.datad(!\Selector63~4_OTERM85 ),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h0002000200000000;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N0
cyclonev_lcell_comb \ShiftLeft1~45 (
// Equation(s):
// \ShiftLeft1~45_combout  = ( \ShiftLeft1~13_combout  & ( \ShiftLeft1~44_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft1~14_OTERM533 )) # (B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft1~13_combout  & ( \ShiftLeft1~44_combout  & ( 
// (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & (\ShiftLeft1~14_OTERM533 )) # (B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q ))))) ) ) ) # ( \ShiftLeft1~13_combout  & ( !\ShiftLeft1~44_combout  & ( (!B[3] & (((B[2])))) # (B[3] & ((!B[2] & (\ShiftLeft1~14_OTERM533 
// )) # (B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q ))))) ) ) ) # ( !\ShiftLeft1~13_combout  & ( !\ShiftLeft1~44_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft1~14_OTERM533 )) # (B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q ))))) ) ) )

	.dataa(!\ShiftLeft1~14_OTERM533 ),
	.datab(!B[3]),
	.datac(!\ShiftLeft1~15_OTERM535DUPLICATE_q ),
	.datad(!B[2]),
	.datae(!\ShiftLeft1~13_combout ),
	.dataf(!\ShiftLeft1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~45 .extended_lut = "off";
defparam \ShiftLeft1~45 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftLeft1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N48
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \ShiftLeft1~45_combout  & ( (!\ShiftRight0~6_OTERM809  & \Selector59~0_OTERM331DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\Selector59~0_OTERM331DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft1~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N45
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( !\Selector37~0_combout  & ( (!\Selector37~1_combout  & (!\Selector37~2_combout  & ((!\Selector37~7_combout ) # (!\Selector62~2_OTERM155DUPLICATE_q )))) ) )

	.dataa(!\Selector37~7_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'hC800C80000000000;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Selector37~3_combout  & ( IR[21] & ( (\Add2~33_OTERM471  & (\Selector44~0_OTERM91DUPLICATE_q  & \Selector56~0_combout )) ) ) ) # ( !\Selector37~3_combout  & ( IR[21] & ( \Selector56~0_combout  ) ) ) # ( \Selector37~3_combout  & 
// ( !IR[21] & ( (\Selector44~0_OTERM91DUPLICATE_q  & (\Selector56~0_combout  & \Add1~33_OTERM409 )) ) ) ) # ( !\Selector37~3_combout  & ( !IR[21] & ( \Selector56~0_combout  ) ) )

	.dataa(!\Add2~33_OTERM471 ),
	.datab(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Add1~33_OTERM409 ),
	.datae(!\Selector37~3_combout ),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h0F0F00030F0F0101;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N51
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \WideOr24~0_combout  & ( ((\WideOr19~0_combout  & !\Selector37~6_combout )) # (\Mux5~4_combout ) ) ) # ( !\WideOr24~0_combout  & ( (\WideOr19~0_combout  & !\Selector37~6_combout ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(gnd),
	.datac(!\Selector37~6_combout ),
	.datad(!\Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\WideOr24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h5050505050FF50FF;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N36
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \PC~36_combout  & ( \memin[26]~35_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) ) # ( !\PC~36_combout  & ( \memin[26]~35_combout  & ( (!\LdPC~1_combout  & (((\Add0~85_sumout )))) # (\LdPC~1_combout  & (\WideOr19~0_combout  & 
// ((\Selector37~4_combout )))) ) ) ) # ( \PC~36_combout  & ( !\memin[26]~35_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) ) # ( !\PC~36_combout  & ( !\memin[26]~35_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Add0~85_sumout ),
	.datac(!\Selector37~4_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\PC~36_combout ),
	.dataf(!\memin[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h33FF33FF330533FF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N38
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~86  ))

	.dataa(!PC[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \Add0~81_sumout  & ( \memin[27]~31_combout  & ( (!\LdPC~1_combout ) # (((\Selector36~4_combout  & \WideOr19~0_combout )) # (\PC~35_combout )) ) ) ) # ( !\Add0~81_sumout  & ( \memin[27]~31_combout  & ( (\LdPC~1_combout  & 
// (((\Selector36~4_combout  & \WideOr19~0_combout )) # (\PC~35_combout ))) ) ) ) # ( \Add0~81_sumout  & ( !\memin[27]~31_combout  ) ) # ( !\Add0~81_sumout  & ( !\memin[27]~31_combout  & ( \LdPC~1_combout  ) ) )

	.dataa(!\Selector36~4_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\PC~35_combout ),
	.datae(!\Add0~81_sumout ),
	.dataf(!\memin[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0F0FFFFF010FF1FF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(!PC[28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Mux3~4_combout  & ( ((\WideOr19~0_combout  & \Selector35~6_combout )) # (\WideOr24~0_combout ) ) ) # ( !\Mux3~4_combout  & ( (\WideOr19~0_combout  & \Selector35~6_combout ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(gnd),
	.datac(!\WideOr24~0_combout ),
	.datad(!\Selector35~6_combout ),
	.datae(gnd),
	.dataf(!\Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h005500550F5F0F5F;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \memin[28]~27_combout  & ( \PC~34_combout  & ( (\LdPC~1_combout ) # (\Add0~77_sumout ) ) ) ) # ( !\memin[28]~27_combout  & ( \PC~34_combout  & ( (\LdPC~1_combout ) # (\Add0~77_sumout ) ) ) ) # ( \memin[28]~27_combout  & ( 
// !\PC~34_combout  & ( (!\LdPC~1_combout  & (\Add0~77_sumout )) # (\LdPC~1_combout  & (((\Selector35~4_combout  & \WideOr19~0_combout )))) ) ) ) # ( !\memin[28]~27_combout  & ( !\PC~34_combout  & ( (\LdPC~1_combout ) # (\Add0~77_sumout ) ) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\Selector35~4_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(!\memin[28]~27_combout ),
	.dataf(!\PC~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h55FF550355FF55FF;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N8
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \Add1~21_NEW_REG414 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~21_OTERM415 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~21_NEW_REG414 .is_wysiwyg = "true";
defparam \Add1~21_NEW_REG414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N12
cyclonev_lcell_comb \ShiftLeft1~21 (
// Equation(s):
// \ShiftLeft1~21_combout  = ( \A[20]_OTERM235  & ( \A[19]_OTERM233  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[21]_OTERM237 ))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 ) # (\A[18]_OTERM231 )))) ) ) ) # ( !\A[20]_OTERM235  & ( \A[19]_OTERM233  & ( 
// (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[21]_OTERM237 ))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[18]_OTERM231 )))) ) ) ) # ( \A[20]_OTERM235  & ( !\A[19]_OTERM233  & ( (!\B[0]_OTERM223  & (\A[21]_OTERM237  & (!\B[1]_OTERM265 ))) # 
// (\B[0]_OTERM223  & (((!\B[1]_OTERM265 ) # (\A[18]_OTERM231 )))) ) ) ) # ( !\A[20]_OTERM235  & ( !\A[19]_OTERM233  & ( (!\B[0]_OTERM223  & (\A[21]_OTERM237  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[18]_OTERM231 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[21]_OTERM237 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[18]_OTERM231 ),
	.datae(!\A[20]_OTERM235 ),
	.dataf(!\A[19]_OTERM233 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~21 .extended_lut = "off";
defparam \ShiftLeft1~21 .lut_mask = 64'h202570752A2F7A7F;
defparam \ShiftLeft1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \ShiftLeft1~21_OTERM549DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~21_OTERM549DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~21_OTERM549DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~21_OTERM549DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N54
cyclonev_lcell_comb \ShiftLeft1~35 (
// Equation(s):
// \ShiftLeft1~35_combout  = ( \A[22]_OTERM239  & ( \A[24]_OTERM243  & ( ((!\B[1]_OTERM265  & (\A[25]_OTERM245 )) # (\B[1]_OTERM265  & ((\A[23]_OTERM241 )))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[22]_OTERM239  & ( \A[24]_OTERM243  & ( (!\B[1]_OTERM265  & 
// (((\A[25]_OTERM245 )) # (\B[0]_OTERM223 ))) # (\B[1]_OTERM265  & (!\B[0]_OTERM223  & ((\A[23]_OTERM241 )))) ) ) ) # ( \A[22]_OTERM239  & ( !\A[24]_OTERM243  & ( (!\B[1]_OTERM265  & (!\B[0]_OTERM223  & (\A[25]_OTERM245 ))) # (\B[1]_OTERM265  & 
// (((\A[23]_OTERM241 )) # (\B[0]_OTERM223 ))) ) ) ) # ( !\A[22]_OTERM239  & ( !\A[24]_OTERM243  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[25]_OTERM245 )) # (\B[1]_OTERM265  & ((\A[23]_OTERM241 ))))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\A[25]_OTERM245 ),
	.datad(!\A[23]_OTERM241 ),
	.datae(!\A[22]_OTERM239 ),
	.dataf(!\A[24]_OTERM243 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~35 .extended_lut = "off";
defparam \ShiftLeft1~35 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftLeft1~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N55
dffeas \ShiftLeft1~35_NEW_REG566 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~35_OTERM567 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~35_NEW_REG566 .is_wysiwyg = "true";
defparam \ShiftLeft1~35_NEW_REG566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N30
cyclonev_lcell_comb \ShiftLeft1~22 (
// Equation(s):
// \ShiftLeft1~22_combout  = ( \B[0]_OTERM223  & ( \A[17]_OTERM229  & ( (!\B[1]_OTERM265  & ((\A[16]_OTERM227 ))) # (\B[1]_OTERM265  & (\A[14]_OTERM263 )) ) ) ) # ( !\B[0]_OTERM223  & ( \A[17]_OTERM229  & ( (!\B[1]_OTERM265 ) # (\A[15]_OTERM211 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[17]_OTERM229  & ( (!\B[1]_OTERM265  & ((\A[16]_OTERM227 ))) # (\B[1]_OTERM265  & (\A[14]_OTERM263 )) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[17]_OTERM229  & ( (\B[1]_OTERM265  & \A[15]_OTERM211 ) ) ) )

	.dataa(!\A[14]_OTERM263 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[15]_OTERM211 ),
	.datad(!\A[16]_OTERM227 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~22 .extended_lut = "off";
defparam \ShiftLeft1~22 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftLeft1~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N32
dffeas \ShiftLeft1~22_NEW_REG550 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~22_OTERM551 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~22_NEW_REG550 .is_wysiwyg = "true";
defparam \ShiftLeft1~22_NEW_REG550 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N28
dffeas \A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]_OTERM249 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N42
cyclonev_lcell_comb \ShiftLeft1~34_Duplicate (
// Equation(s):
// \ShiftLeft1~34_Duplicate_63  = ( A[26] & ( \A[27]~DUPLICATE_q  & ( ((!\B[0]~DUPLICATE_q  & ((A[29]))) # (\B[0]~DUPLICATE_q  & (A[28]))) # (B[1]) ) ) ) # ( !A[26] & ( \A[27]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & ((A[29]))) # (\B[0]~DUPLICATE_q  
// & (A[28])))) # (B[1] & (((!\B[0]~DUPLICATE_q )))) ) ) ) # ( A[26] & ( !\A[27]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & ((A[29]))) # (\B[0]~DUPLICATE_q  & (A[28])))) # (B[1] & (((\B[0]~DUPLICATE_q )))) ) ) ) # ( !A[26] & ( !\A[27]~DUPLICATE_q  & ( 
// (!B[1] & ((!\B[0]~DUPLICATE_q  & ((A[29]))) # (\B[0]~DUPLICATE_q  & (A[28])))) ) ) )

	.dataa(!A[28]),
	.datab(!A[29]),
	.datac(!B[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[26]),
	.dataf(!\A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~34_Duplicate_63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~34_Duplicate .extended_lut = "off";
defparam \ShiftLeft1~34_Duplicate .lut_mask = 64'h3050305F3F503F5F;
defparam \ShiftLeft1~34_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N36
cyclonev_lcell_comb \ShiftLeft1~36 (
// Equation(s):
// \ShiftLeft1~36_combout  = ( \ShiftLeft1~22_OTERM551  & ( \ShiftLeft1~34_Duplicate_63  & ( (!B[3] & (((!B[2]) # (\ShiftLeft1~35_OTERM567 )))) # (B[3] & (((B[2])) # (\ShiftLeft1~21_OTERM549DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft1~22_OTERM551  & ( 
// \ShiftLeft1~34_Duplicate_63  & ( (!B[3] & (((!B[2]) # (\ShiftLeft1~35_OTERM567 )))) # (B[3] & (\ShiftLeft1~21_OTERM549DUPLICATE_q  & ((!B[2])))) ) ) ) # ( \ShiftLeft1~22_OTERM551  & ( !\ShiftLeft1~34_Duplicate_63  & ( (!B[3] & (((\ShiftLeft1~35_OTERM567  
// & B[2])))) # (B[3] & (((B[2])) # (\ShiftLeft1~21_OTERM549DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft1~22_OTERM551  & ( !\ShiftLeft1~34_Duplicate_63  & ( (!B[3] & (((\ShiftLeft1~35_OTERM567  & B[2])))) # (B[3] & (\ShiftLeft1~21_OTERM549DUPLICATE_q  & ((!B[2])))) 
// ) ) )

	.dataa(!\ShiftLeft1~21_OTERM549DUPLICATE_q ),
	.datab(!B[3]),
	.datac(!\ShiftLeft1~35_OTERM567 ),
	.datad(!B[2]),
	.datae(!\ShiftLeft1~22_OTERM551 ),
	.dataf(!\ShiftLeft1~34_Duplicate_63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~36 .extended_lut = "off";
defparam \ShiftLeft1~36 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftLeft1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N6
cyclonev_lcell_comb \ShiftLeft1~18 (
// Equation(s):
// \ShiftLeft1~18_combout  = ( \B[1]_OTERM265  & ( \A[5]_OTERM195  & ( (!\B[0]_OTERM223  & (\A[3]_OTERM189 )) # (\B[0]_OTERM223  & ((\A[2]_OTERM185 ))) ) ) ) # ( !\B[1]_OTERM265  & ( \A[5]_OTERM195  & ( (!\B[0]_OTERM223 ) # (\A[4]_OTERM193 ) ) ) ) # ( 
// \B[1]_OTERM265  & ( !\A[5]_OTERM195  & ( (!\B[0]_OTERM223  & (\A[3]_OTERM189 )) # (\B[0]_OTERM223  & ((\A[2]_OTERM185 ))) ) ) ) # ( !\B[1]_OTERM265  & ( !\A[5]_OTERM195  & ( (\A[4]_OTERM193  & \B[0]_OTERM223 ) ) ) )

	.dataa(!\A[3]_OTERM189 ),
	.datab(!\A[4]_OTERM193 ),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\B[1]_OTERM265 ),
	.dataf(!\A[5]_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~18 .extended_lut = "off";
defparam \ShiftLeft1~18 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftLeft1~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N8
dffeas \ShiftLeft1~33_OTERM631_NEW_REG1690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~33_OTERM631_OTERM1691 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~33_OTERM631_NEW_REG1690 .is_wysiwyg = "true";
defparam \ShiftLeft1~33_OTERM631_NEW_REG1690 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N8
dffeas \B[3]~_Duplicate_20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[3]_OTERM267 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~_Duplicate_21 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~_Duplicate_20 .is_wysiwyg = "true";
defparam \B[3]~_Duplicate_20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N36
cyclonev_lcell_comb \ShiftLeft1~23 (
// Equation(s):
// \ShiftLeft1~23_combout  = ( \A[11]_OTERM261  & ( \A[12]_OTERM207  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[13]_OTERM209 ))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 ) # (\A[10]_OTERM259 )))) ) ) ) # ( !\A[11]_OTERM261  & ( \A[12]_OTERM207  & ( 
// (!\B[0]_OTERM223  & (\A[13]_OTERM209  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 ) # (\A[10]_OTERM259 )))) ) ) ) # ( \A[11]_OTERM261  & ( !\A[12]_OTERM207  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[13]_OTERM209 ))) # 
// (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[10]_OTERM259 )))) ) ) ) # ( !\A[11]_OTERM261  & ( !\A[12]_OTERM207  & ( (!\B[0]_OTERM223  & (\A[13]_OTERM209  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265  & \A[10]_OTERM259 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[13]_OTERM209 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[10]_OTERM259 ),
	.datae(!\A[11]_OTERM261 ),
	.dataf(!\A[12]_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~23 .extended_lut = "off";
defparam \ShiftLeft1~23 .lut_mask = 64'h20252A2F70757A7F;
defparam \ShiftLeft1~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N38
dffeas \ShiftLeft1~23_NEW_REG552 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~23_OTERM553 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~23_NEW_REG552 .is_wysiwyg = "true";
defparam \ShiftLeft1~23_NEW_REG552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N24
cyclonev_lcell_comb \ShiftLeft1~24 (
// Equation(s):
// \ShiftLeft1~24_combout  = ( \A[6]_OTERM197  & ( \B[1]_OTERM265  & ( (\B[0]_OTERM223 ) # (\A[7]_OTERM213 ) ) ) ) # ( !\A[6]_OTERM197  & ( \B[1]_OTERM265  & ( (\A[7]_OTERM213  & !\B[0]_OTERM223 ) ) ) ) # ( \A[6]_OTERM197  & ( !\B[1]_OTERM265  & ( 
// (!\B[0]_OTERM223  & ((\A[9]_OTERM201 ))) # (\B[0]_OTERM223  & (\A[8]_OTERM181 )) ) ) ) # ( !\A[6]_OTERM197  & ( !\B[1]_OTERM265  & ( (!\B[0]_OTERM223  & ((\A[9]_OTERM201 ))) # (\B[0]_OTERM223  & (\A[8]_OTERM181 )) ) ) )

	.dataa(!\A[7]_OTERM213 ),
	.datab(!\A[8]_OTERM181 ),
	.datac(!\A[9]_OTERM201 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\B[1]_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~24 .extended_lut = "off";
defparam \ShiftLeft1~24 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft1~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N26
dffeas \ShiftLeft1~24_OTERM555DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~24_OTERM555DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~24_OTERM555DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~24_OTERM555DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N18
cyclonev_lcell_comb \ShiftLeft1~33 (
// Equation(s):
// \ShiftLeft1~33_combout  = ( \ShiftLeft1~19_OTERM547DUPLICATE_q  & ( B[2] & ( (\ShiftLeft1~24_OTERM555DUPLICATE_q ) # (\B[3]~_Duplicate_21 ) ) ) ) # ( !\ShiftLeft1~19_OTERM547DUPLICATE_q  & ( B[2] & ( (!\B[3]~_Duplicate_21  & 
// \ShiftLeft1~24_OTERM555DUPLICATE_q ) ) ) ) # ( \ShiftLeft1~19_OTERM547DUPLICATE_q  & ( !B[2] & ( (!\B[3]~_Duplicate_21  & ((\ShiftLeft1~23_OTERM553 ))) # (\B[3]~_Duplicate_21  & (\ShiftLeft1~33_OTERM631_OTERM1691 )) ) ) ) # ( 
// !\ShiftLeft1~19_OTERM547DUPLICATE_q  & ( !B[2] & ( (!\B[3]~_Duplicate_21  & ((\ShiftLeft1~23_OTERM553 ))) # (\B[3]~_Duplicate_21  & (\ShiftLeft1~33_OTERM631_OTERM1691 )) ) ) )

	.dataa(!\ShiftLeft1~33_OTERM631_OTERM1691 ),
	.datab(!\B[3]~_Duplicate_21 ),
	.datac(!\ShiftLeft1~23_OTERM553 ),
	.datad(!\ShiftLeft1~24_OTERM555DUPLICATE_q ),
	.datae(!\ShiftLeft1~19_OTERM547DUPLICATE_q ),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~33 .extended_lut = "off";
defparam \ShiftLeft1~33 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N24
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \ShiftLeft1~36_combout  & ( \ShiftLeft1~33_combout  & ( (!IR[18] & !\ShiftRight0~6_OTERM809DUPLICATE_q ) ) ) ) # ( !\ShiftLeft1~36_combout  & ( \ShiftLeft1~33_combout  & ( (!IR[18] & (\B[4]~DUPLICATE_q  & 
// !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) ) # ( \ShiftLeft1~36_combout  & ( !\ShiftLeft1~33_combout  & ( (!IR[18] & (!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) )

	.dataa(!IR[18]),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftLeft1~36_combout ),
	.dataf(!\ShiftLeft1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h000080802020A0A0;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N48
cyclonev_lcell_comb \Selector50~0_NEW_REG122_NEW828 (
// Equation(s):
// \Selector50~0_NEW_REG122_OTERM829  = ( \Selector50~0_OTERM123  & ( \memin[3]~80_combout  ) ) # ( !\Selector50~0_OTERM123  & ( \memin[3]~80_combout  & ( \WideOr20~0_combout  ) ) ) # ( \Selector50~0_OTERM123  & ( !\memin[3]~80_combout  & ( 
// ((!\WideOr20~0_combout ) # (\memin[2]~76_combout )) # (\memin[1]~72_combout ) ) ) ) # ( !\Selector50~0_OTERM123  & ( !\memin[3]~80_combout  & ( (\WideOr20~0_combout  & ((\memin[2]~76_combout ) # (\memin[1]~72_combout ))) ) ) )

	.dataa(!\memin[1]~72_combout ),
	.datab(!\memin[2]~76_combout ),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(!\Selector50~0_OTERM123 ),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_NEW_REG122_OTERM829 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0_NEW_REG122_NEW828 .extended_lut = "off";
defparam \Selector50~0_NEW_REG122_NEW828 .lut_mask = 64'h0707F7F70F0FFFFF;
defparam \Selector50~0_NEW_REG122_NEW828 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N50
dffeas \Selector50~0_NEW_REG122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector50~0_NEW_REG122_OTERM829 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector50~0_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector50~0_NEW_REG122 .is_wysiwyg = "true";
defparam \Selector50~0_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \B[0]_OTERM223  & ( \A[30]_OTERM255  ) ) # ( !\B[0]_OTERM223  & ( \A[29]_OTERM253  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[29]_OTERM253 ),
	.datad(!\A[30]_OTERM255 ),
	.datae(gnd),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N43
dffeas \ShiftRight0~28_NEW_REG602 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~28_OTERM603 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~28_NEW_REG602 .is_wysiwyg = "true";
defparam \ShiftRight0~28_NEW_REG602 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N12
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \ShiftRight0~28_OTERM603  & ( \B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~28_OTERM603  & ( \B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( 
// \ShiftRight0~28_OTERM603  & ( !\B[4]~DUPLICATE_q  & ( (\IR[18]~DUPLICATE_q  & (((!\Selector50~0_OTERM123  & !\ShiftRight0~6_OTERM809 )) # (\A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~28_OTERM603  & ( !\B[4]~DUPLICATE_q  & ( (\A[31]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & ((\ShiftRight0~6_OTERM809 ) # (\Selector50~0_OTERM123 )))) ) ) )

	.dataa(!\Selector50~0_OTERM123 ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(!\ShiftRight0~28_OTERM603 ),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h01030B0303030303;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N26
dffeas \B[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[29]_OTERM321 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B[29] .is_wysiwyg = "true";
defparam \B[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( A[29] & ( B[29] & ( (!IR[21] & ((\Selector21~1_OTERM95 ))) # (IR[21] & (\Selector44~1_OTERM93 )) ) ) ) # ( !A[29] & ( B[29] & ( (!IR[21] & (\Selector44~1_OTERM93  & ((\IR[18]~DUPLICATE_q )))) # (IR[21] & (((\Selector44~1_OTERM93 
//  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( A[29] & ( !B[29] & ( (!IR[21] & (\Selector44~1_OTERM93  & ((\IR[18]~DUPLICATE_q )))) # (IR[21] & (((\Selector44~1_OTERM93  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( 
// !A[29] & ( !B[29] & ( (!IR[21] & ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93 ))) ) ) )

	.dataa(!IR[21]),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!\Selector21~1_OTERM95 ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!A[29]),
	.dataf(!B[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h2A2A152715271B1B;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N54
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \Selector34~2_combout  & ( !\Selector34~3_combout  & ( !\Selector63~4_OTERM85DUPLICATE_q  ) ) ) # ( !\Selector34~2_combout  & ( !\Selector34~3_combout  & ( (!\Selector34~1_combout ) # (!\Selector63~4_OTERM85DUPLICATE_q ) ) ) )

	.dataa(!\Selector34~1_combout ),
	.datab(!\Selector63~4_OTERM85DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector34~2_combout ),
	.dataf(!\Selector34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'hEEEECCCC00000000;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( \Add2~21_OTERM477  & ( \Selector34~4_combout  & ( (\Selector56~0_combout  & (\Selector44~0_OTERM91DUPLICATE_q  & ((\Add1~21_OTERM415 ) # (\IR[21]~DUPLICATE_q )))) ) ) ) # ( !\Add2~21_OTERM477  & ( \Selector34~4_combout  & ( 
// (\Selector56~0_combout  & (!\IR[21]~DUPLICATE_q  & (\Selector44~0_OTERM91DUPLICATE_q  & \Add1~21_OTERM415 ))) ) ) ) # ( \Add2~21_OTERM477  & ( !\Selector34~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add2~21_OTERM477  & ( !\Selector34~4_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datad(!\Add1~21_OTERM415 ),
	.datae(!\Add2~21_OTERM477 ),
	.dataf(!\Selector34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "off";
defparam \Selector34~5 .lut_mask = 64'h5555555500040105;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \regs~525 (
// Equation(s):
// \regs~525_combout  = ( \Mux2~4_combout  & ( \WideOr24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~525 .extended_lut = "off";
defparam \regs~525 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \regs~395 (
// Equation(s):
// \regs~395_combout  = ( \Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~41_combout  & ((\regs~525_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~41_combout  & 
// (((\Selector34~5_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~41_combout  ) ) ) # ( !\Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~41_combout  ) ) )

	.dataa(!\Selector34~5_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\regs~41_combout ),
	.datae(!\Selector34~7_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~395 .extended_lut = "off";
defparam \regs~395 .lut_mask = 64'h00FF00FF001F003F;
defparam \regs~395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N2
dffeas \regs[0][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~395_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \regs~396 (
// Equation(s):
// \regs~396_combout  = ( \Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~55_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~55_combout  & 
// (((\Selector34~7_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~55_combout  ) ) ) # ( !\Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~55_combout  ) ) )

	.dataa(!\Selector34~7_combout ),
	.datab(!\regs~525_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~55_combout ),
	.datae(!\Selector34~5_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~396 .extended_lut = "off";
defparam \regs~396 .lut_mask = 64'h00FF00FF0037003F;
defparam \regs~396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N10
dffeas \regs[4][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~396_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \regs~398 (
// Equation(s):
// \regs~398_combout  = ( \Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~83_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~83_combout  & 
// (((\Selector34~7_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~83_combout  ) ) ) # ( !\Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~83_combout  ) ) )

	.dataa(!\regs~83_combout ),
	.datab(!\Selector34~7_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector34~5_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~398 .extended_lut = "off";
defparam \regs~398 .lut_mask = 64'h5555555505150555;
defparam \regs~398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \regs[12][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~398_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \regs~397 (
// Equation(s):
// \regs~397_combout  = ( \memin[29]~23_combout  & ( \Selector34~5_combout  & ( (\regs~71_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( \Selector34~5_combout  & ( \regs~71_combout  ) ) ) # ( 
// \memin[29]~23_combout  & ( !\Selector34~5_combout  & ( (\regs~71_combout  & (((\WideOr19~0_combout  & \Selector34~7_combout )) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( !\Selector34~5_combout  & ( \regs~71_combout  ) ) )

	.dataa(!\regs~525_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~71_combout ),
	.datad(!\Selector34~7_combout ),
	.datae(!\memin[29]~23_combout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~397 .extended_lut = "off";
defparam \regs~397 .lut_mask = 64'h0F0F05070F0F0707;
defparam \regs~397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N22
dffeas \regs[8][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~397_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][29]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][29]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][29]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][29]~q  ) ) )

	.dataa(!\regs[0][29]~q ),
	.datab(!\regs[4][29]~q ),
	.datac(!\regs[12][29]~q ),
	.datad(!\regs[8][29]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \regs~402 (
// Equation(s):
// \regs~402_combout  = ( \regs~85_combout  & ( \memin[29]~23_combout  & ( ((\WideOr19~0_combout  & ((\Selector34~5_combout ) # (\Selector34~7_combout )))) # (\regs~525_combout ) ) ) ) # ( \regs~85_combout  & ( !\memin[29]~23_combout  ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\regs~525_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(!\Selector34~5_combout ),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~402 .extended_lut = "off";
defparam \regs~402 .lut_mask = 64'h0000FFFF00003777;
defparam \regs~402 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N37
dffeas \regs[13][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~402_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \regs~399 (
// Equation(s):
// \regs~399_combout  = ( \Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~46_combout  & ((\regs~525_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector34~5_combout  & ( \memin[29]~23_combout  & ( (\regs~46_combout  & (((\WideOr19~0_combout 
//  & \Selector34~7_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~46_combout  ) ) ) # ( !\Selector34~5_combout  & ( !\memin[29]~23_combout  & ( \regs~46_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\regs~46_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\Selector34~7_combout ),
	.datae(!\Selector34~5_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~399 .extended_lut = "off";
defparam \regs~399 .lut_mask = 64'h3333333303131313;
defparam \regs~399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \regs[1][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~399_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \regs~401 (
// Equation(s):
// \regs~401_combout  = ( \memin[29]~23_combout  & ( \Selector34~5_combout  & ( (\regs~73_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( \Selector34~5_combout  & ( \regs~73_combout  ) ) ) # ( 
// \memin[29]~23_combout  & ( !\Selector34~5_combout  & ( (\regs~73_combout  & (((\Selector34~7_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( !\Selector34~5_combout  & ( \regs~73_combout  ) ) )

	.dataa(!\regs~73_combout ),
	.datab(!\regs~525_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[29]~23_combout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~401 .extended_lut = "off";
defparam \regs~401 .lut_mask = 64'h5555111555551155;
defparam \regs~401 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N43
dffeas \regs[9][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~401_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N27
cyclonev_lcell_comb \regs~400 (
// Equation(s):
// \regs~400_combout  = ( \regs~59_combout  & ( \memin[29]~23_combout  & ( ((\WideOr19~0_combout  & ((\Selector34~7_combout ) # (\Selector34~5_combout )))) # (\regs~525_combout ) ) ) ) # ( \regs~59_combout  & ( !\memin[29]~23_combout  ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector34~5_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\Selector34~7_combout ),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~400 .extended_lut = "off";
defparam \regs~400 .lut_mask = 64'h0000FFFF00001F5F;
defparam \regs~400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N28
dffeas \regs[5][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~400_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[5][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & ((\regs[9][29]~q ))) # (\Selector70~4_combout  & (\regs[13][29]~q )) ) ) ) # ( !\regs[5][29]~q  & ( \Selector69~4_combout  & ( (!\Selector70~4_combout  & 
// ((\regs[9][29]~q ))) # (\Selector70~4_combout  & (\regs[13][29]~q )) ) ) ) # ( \regs[5][29]~q  & ( !\Selector69~4_combout  & ( (\regs[1][29]~q ) # (\Selector70~4_combout ) ) ) ) # ( !\regs[5][29]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  
// & \regs[1][29]~q ) ) ) )

	.dataa(!\regs[13][29]~q ),
	.datab(!\Selector70~4_combout ),
	.datac(!\regs[1][29]~q ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \regs~410 (
// Equation(s):
// \regs~410_combout  = ( \regs~89_combout  & ( \memin[29]~23_combout  & ( ((\WideOr19~0_combout  & ((\Selector34~7_combout ) # (\Selector34~5_combout )))) # (\regs~525_combout ) ) ) ) # ( \regs~89_combout  & ( !\memin[29]~23_combout  ) )

	.dataa(!\Selector34~5_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(!\regs~525_combout ),
	.datae(!\regs~89_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~410 .extended_lut = "off";
defparam \regs~410 .lut_mask = 64'h0000FFFF000013FF;
defparam \regs~410 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N20
dffeas \regs[15][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~410_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N45
cyclonev_lcell_comb \regs~408 (
// Equation(s):
// \regs~408_combout  = ( \regs~67_combout  & ( \memin[29]~23_combout  & ( ((\WideOr19~0_combout  & ((\Selector34~5_combout ) # (\Selector34~7_combout )))) # (\regs~525_combout ) ) ) ) # ( \regs~67_combout  & ( !\memin[29]~23_combout  ) )

	.dataa(!\Selector34~7_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\Selector34~5_combout ),
	.datae(!\regs~67_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~408 .extended_lut = "off";
defparam \regs~408 .lut_mask = 64'h0000FFFF00001F3F;
defparam \regs~408 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N46
dffeas \regs[7][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~408_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \regs~407 (
// Equation(s):
// \regs~407_combout  = ( \Selector34~5_combout  & ( \regs~53_combout  & ( ((!\memin[29]~23_combout ) # (\regs~525_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector34~5_combout  & ( \regs~53_combout  & ( (!\memin[29]~23_combout ) # 
// (((\WideOr19~0_combout  & \Selector34~7_combout )) # (\regs~525_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[29]~23_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(!\regs~525_combout ),
	.datae(!\Selector34~5_combout ),
	.dataf(!\regs~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~407 .extended_lut = "off";
defparam \regs~407 .lut_mask = 64'h00000000CDFFDDFF;
defparam \regs~407 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N14
dffeas \regs[3][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~407_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N51
cyclonev_lcell_comb \regs~409 (
// Equation(s):
// \regs~409_combout  = ( \memin[29]~23_combout  & ( \Selector34~5_combout  & ( (\regs~79_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( \Selector34~5_combout  & ( \regs~79_combout  ) ) ) # ( 
// \memin[29]~23_combout  & ( !\Selector34~5_combout  & ( (\regs~79_combout  & (((\Selector34~7_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( !\memin[29]~23_combout  & ( !\Selector34~5_combout  & ( \regs~79_combout  ) ) )

	.dataa(!\regs~525_combout ),
	.datab(!\regs~79_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\memin[29]~23_combout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~409 .extended_lut = "off";
defparam \regs~409 .lut_mask = 64'h3333111333331133;
defparam \regs~409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N53
dffeas \regs[11][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~409_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][29]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][29]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][29]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][29]~q  ) ) )

	.dataa(!\regs[15][29]~q ),
	.datab(!\regs[7][29]~q ),
	.datac(!\regs[3][29]~q ),
	.datad(!\regs[11][29]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \regs~404 (
// Equation(s):
// \regs~404_combout  = ( \Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~63_combout  & ((\WideOr19~0_combout ) # (\regs~525_combout ))) ) ) ) # ( !\Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~63_combout  & (((\WideOr19~0_combout 
//  & \Selector34~5_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~63_combout  ) ) ) # ( !\Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~63_combout  ) ) )

	.dataa(!\regs~525_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector34~5_combout ),
	.datad(!\regs~63_combout ),
	.datae(!\Selector34~7_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~404 .extended_lut = "off";
defparam \regs~404 .lut_mask = 64'h00FF00FF00570077;
defparam \regs~404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \regs[6][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~404_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \regs~405 (
// Equation(s):
// \regs~405_combout  = ( \Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~77_combout  & ((\regs~525_combout ) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector34~7_combout  & ( \memin[29]~23_combout  & ( (\regs~77_combout  & 
// (((\Selector34~5_combout  & \WideOr19~0_combout )) # (\regs~525_combout ))) ) ) ) # ( \Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~77_combout  ) ) ) # ( !\Selector34~7_combout  & ( !\memin[29]~23_combout  & ( \regs~77_combout  ) ) )

	.dataa(!\Selector34~5_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\regs~77_combout ),
	.datae(!\Selector34~7_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~405 .extended_lut = "off";
defparam \regs~405 .lut_mask = 64'h00FF00FF001F003F;
defparam \regs~405 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N49
dffeas \regs[10][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~405_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \regs~403 (
// Equation(s):
// \regs~403_combout  = ( \regs~51_combout  & ( \memin[29]~23_combout  & ( ((\WideOr19~0_combout  & ((\Selector34~5_combout ) # (\Selector34~7_combout )))) # (\regs~525_combout ) ) ) ) # ( \regs~51_combout  & ( !\memin[29]~23_combout  ) )

	.dataa(!\Selector34~7_combout ),
	.datab(!\Selector34~5_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\regs~525_combout ),
	.datae(!\regs~51_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~403 .extended_lut = "off";
defparam \regs~403 .lut_mask = 64'h0000FFFF000007FF;
defparam \regs~403 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \regs[2][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~403_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \regs~406 (
// Equation(s):
// \regs~406_combout  = ( \Selector34~7_combout  & ( \Selector34~5_combout  & ( (\regs~87_combout  & (((!\memin[29]~23_combout ) # (\regs~525_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( !\Selector34~7_combout  & ( \Selector34~5_combout  & ( 
// (\regs~87_combout  & (((!\memin[29]~23_combout ) # (\regs~525_combout )) # (\WideOr19~0_combout ))) ) ) ) # ( \Selector34~7_combout  & ( !\Selector34~5_combout  & ( (\regs~87_combout  & (((!\memin[29]~23_combout ) # (\regs~525_combout )) # 
// (\WideOr19~0_combout ))) ) ) ) # ( !\Selector34~7_combout  & ( !\Selector34~5_combout  & ( (\regs~87_combout  & ((!\memin[29]~23_combout ) # (\regs~525_combout ))) ) ) )

	.dataa(!\regs~87_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\memin[29]~23_combout ),
	.datae(!\Selector34~7_combout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~406 .extended_lut = "off";
defparam \regs~406 .lut_mask = 64'h5505551555155515;
defparam \regs~406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \regs[14][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~406_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][29]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][29]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][29]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][29]~q  ) ) )

	.dataa(!\regs[6][29]~q ),
	.datab(!\regs[10][29]~q ),
	.datac(!\regs[2][29]~q ),
	.datad(!\regs[14][29]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~3_combout  & ( \Mux2~2_combout  & ( ((!\Selector72~4_combout  & (\Mux2~0_combout )) # (\Selector72~4_combout  & ((\Mux2~1_combout )))) # (\Selector71~4_combout ) ) ) ) # ( !\Mux2~3_combout  & ( \Mux2~2_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & (\Mux2~0_combout )) # (\Selector72~4_combout  & ((\Mux2~1_combout ))))) # (\Selector71~4_combout  & (!\Selector72~4_combout )) ) ) ) # ( \Mux2~3_combout  & ( !\Mux2~2_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & (\Mux2~0_combout )) # (\Selector72~4_combout  & ((\Mux2~1_combout ))))) # (\Selector71~4_combout  & (\Selector72~4_combout )) ) ) ) # ( !\Mux2~3_combout  & ( !\Mux2~2_combout  & ( 
// (!\Selector71~4_combout  & ((!\Selector72~4_combout  & (\Mux2~0_combout )) # (\Selector72~4_combout  & ((\Mux2~1_combout ))))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(!\Mux2~3_combout ),
	.dataf(!\Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N42
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \Mux2~4_combout  & ( \WideOr24~0_combout  ) ) # ( !\Mux2~4_combout  & ( \WideOr24~0_combout  & ( (\WideOr19~0_combout  & \Selector34~7_combout ) ) ) ) # ( \Mux2~4_combout  & ( !\WideOr24~0_combout  & ( (\WideOr19~0_combout  & 
// \Selector34~7_combout ) ) ) ) # ( !\Mux2~4_combout  & ( !\WideOr24~0_combout  & ( (\WideOr19~0_combout  & \Selector34~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector34~7_combout ),
	.datad(gnd),
	.datae(!\Mux2~4_combout ),
	.dataf(!\WideOr24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h030303030303FFFF;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \PC~33_combout  & ( \memin[29]~23_combout  & ( (\LdPC~1_combout ) # (\Add0~73_sumout ) ) ) ) # ( !\PC~33_combout  & ( \memin[29]~23_combout  & ( (!\LdPC~1_combout  & (\Add0~73_sumout )) # (\LdPC~1_combout  & (((\WideOr19~0_combout  & 
// \Selector34~5_combout )))) ) ) ) # ( \PC~33_combout  & ( !\memin[29]~23_combout  & ( (\LdPC~1_combout ) # (\Add0~73_sumout ) ) ) ) # ( !\PC~33_combout  & ( !\memin[29]~23_combout  & ( (\LdPC~1_combout ) # (\Add0~73_sumout ) ) ) )

	.dataa(!\Add0~73_sumout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector34~5_combout ),
	.datae(!\PC~33_combout ),
	.dataf(!\memin[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h7777777744477777;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \memin[29]~22 (
// Equation(s):
// \memin[29]~22_combout  = ( \DrPC~0_combout  & ( !\memin[17]~5_combout  & ( !PC[29] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(!PC[29]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~22 .extended_lut = "off";
defparam \memin[29]~22 .lut_mask = 64'hFFFFCCCC00000000;
defparam \memin[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~24_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B95B34ED819A83490B95D8C59040000000000000000";
// synopsys translate_on

// Location: FF_X16_Y21_N53
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~24_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N51
cyclonev_lcell_comb \memin[29]~21 (
// Equation(s):
// \memin[29]~21_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~30_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~21 .extended_lut = "off";
defparam \memin[29]~21 .lut_mask = 64'h000CF0FC030FF3FF;
defparam \memin[29]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N6
cyclonev_lcell_comb \memin[29]~23 (
// Equation(s):
// \memin[29]~23_combout  = ( \memin[29]~22_combout  & ( \memin[29]~21_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[87] & ((!dmem_rtl_0_bypass[88]) # (\dmem~40_combout )))) ) ) ) # ( \memin[29]~22_combout  & ( !\memin[29]~21_combout  & ( 
// (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[87]) # ((dmem_rtl_0_bypass[88] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[88]),
	.datab(!\Decoder4~0_combout ),
	.datac(!dmem_rtl_0_bypass[87]),
	.datad(!\dmem~40_combout ),
	.datae(!\memin[29]~22_combout ),
	.dataf(!\memin[29]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~23 .extended_lut = "off";
defparam \memin[29]~23 .lut_mask = 64'h0000FDFC0000ECFC;
defparam \memin[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N27
cyclonev_lcell_comb \memin[29]~24 (
// Equation(s):
// \memin[29]~24_combout  = ( \Mux2~4_combout  & ( \Selector34~5_combout  & ( ((!\memin[29]~23_combout ) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux2~4_combout  & ( \Selector34~5_combout  & ( (!\memin[29]~23_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux2~4_combout  & ( !\Selector34~5_combout  & ( ((!\memin[29]~23_combout ) # ((\WideOr19~0_combout  & \Selector34~7_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux2~4_combout  & ( !\Selector34~5_combout  & ( 
// (!\memin[29]~23_combout ) # ((\WideOr19~0_combout  & \Selector34~7_combout )) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\memin[29]~23_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector34~7_combout ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\Selector34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~24 .extended_lut = "off";
defparam \memin[29]~24 .lut_mask = 64'hCCCFDDDFCFCFDFDF;
defparam \memin[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N12
cyclonev_lcell_comb \A[29]_NEW252 (
// Equation(s):
// \A[29]_OTERM253  = ( \memin[29]~24_combout  & ( (A[29]) # (\WideOr23~0_combout ) ) ) # ( !\memin[29]~24_combout  & ( (!\WideOr23~0_combout  & A[29]) ) )

	.dataa(gnd),
	.datab(!\WideOr23~0_combout ),
	.datac(!A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[29]_OTERM253 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[29]_NEW252 .extended_lut = "off";
defparam \A[29]_NEW252 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A[29]_NEW252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[29]_OTERM253 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A[29] .is_wysiwyg = "true";
defparam \A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N21
cyclonev_lcell_comb \A[29]_NEW252~_Duplicate (
// Equation(s):
// \A[29]_OTERM253~_Duplicate  = ( \memin[29]~24_combout  & ( (\WideOr23~0_combout ) # (A[29]) ) ) # ( !\memin[29]~24_combout  & ( (A[29] & !\WideOr23~0_combout ) ) )

	.dataa(!A[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[29]_OTERM253~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[29]_NEW252~_Duplicate .extended_lut = "off";
defparam \A[29]_NEW252~_Duplicate .lut_mask = 64'h5500550055FF55FF;
defparam \A[29]_NEW252~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \Equal1~0_RTM0793 (
// Equation(s):
// \Equal1~0_RTM0793_combout  = ( \A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & ( (!\B[30]_OTERM323 ) # ((!\A[31]_OTERM257~_Duplicate ) # (!\A[29]_OTERM253~_Duplicate  $ (!\B[29]_OTERM321 ))) ) ) ) # ( !\A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & 
// ( ((!\A[31]_OTERM257~_Duplicate ) # (!\A[29]_OTERM253~_Duplicate  $ (!\B[29]_OTERM321 ))) # (\B[30]_OTERM323 ) ) ) ) # ( \A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( (!\B[30]_OTERM323 ) # ((!\A[29]_OTERM253~_Duplicate  $ (!\B[29]_OTERM321 )) # 
// (\A[31]_OTERM257~_Duplicate )) ) ) ) # ( !\A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( ((!\A[29]_OTERM253~_Duplicate  $ (!\B[29]_OTERM321 )) # (\A[31]_OTERM257~_Duplicate )) # (\B[30]_OTERM323 ) ) ) )

	.dataa(!\A[29]_OTERM253~_Duplicate ),
	.datab(!\B[29]_OTERM321 ),
	.datac(!\B[30]_OTERM323 ),
	.datad(!\A[31]_OTERM257~_Duplicate ),
	.datae(!\A[30]_OTERM255 ),
	.dataf(!\B[31]_OTERM325~_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_RTM0793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0_RTM0793 .extended_lut = "off";
defparam \Equal1~0_RTM0793 .lut_mask = 64'h6FFFF6FFFF6FFFF6;
defparam \Equal1~0_RTM0793 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N38
dffeas \Equal1~0_NEW_REG790 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_RTM0793_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~0_OTERM791 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~0_NEW_REG790 .is_wysiwyg = "true";
defparam \Equal1~0_NEW_REG790 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \B[1]~_Duplicate_16  & ( !\Equal1~0_OTERM791  & ( (\A[1]~_Duplicate_11  & (!\Equal1~8_OTERM609  & (!\A[0]~_Duplicate_10  $ (\B[0]~DUPLICATE_q )))) ) ) ) # ( !\B[1]~_Duplicate_16  & ( !\Equal1~0_OTERM791  & ( (!\A[1]~_Duplicate_11  & 
// (!\Equal1~8_OTERM609  & (!\A[0]~_Duplicate_10  $ (\B[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[0]~_Duplicate_10 ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[1]~_Duplicate_11 ),
	.datad(!\Equal1~8_OTERM609 ),
	.datae(!\B[1]~_Duplicate_16 ),
	.dataf(!\Equal1~0_OTERM791 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h9000090000000000;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N33
cyclonev_lcell_comb \LessThan0~0_RTM0735 (
// Equation(s):
// \LessThan0~0_RTM0735_combout  = ( \B[20]_OTERM291  & ( (!\A[20]_OTERM235 ) # (!\B[21]_OTERM293  $ (!\A[21]_OTERM237 )) ) ) # ( !\B[20]_OTERM291  & ( (!\B[21]_OTERM293  $ (!\A[21]_OTERM237 )) # (\A[20]_OTERM235 ) ) )

	.dataa(!\A[20]_OTERM235 ),
	.datab(gnd),
	.datac(!\B[21]_OTERM293 ),
	.datad(!\A[21]_OTERM237 ),
	.datae(gnd),
	.dataf(!\B[20]_OTERM291 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_RTM0735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0_RTM0735 .extended_lut = "off";
defparam \LessThan0~0_RTM0735 .lut_mask = 64'h5FF55FF5AFFAAFFA;
defparam \LessThan0~0_RTM0735 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N35
dffeas \LessThan0~0_NEW_REG732 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~0_RTM0735_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~0_OTERM733 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~0_NEW_REG732 .is_wysiwyg = "true";
defparam \LessThan0~0_NEW_REG732 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N57
cyclonev_lcell_comb \Equal1~5_RTM0715 (
// Equation(s):
// \Equal1~5_RTM0715_combout  = ( \B[14]_OTERM281  & ( \A[15]_OTERM211  & ( (!\A[14]_OTERM263 ) # (!\B[15]_OTERM279 ) ) ) ) # ( !\B[14]_OTERM281  & ( \A[15]_OTERM211  & ( (!\B[15]_OTERM279 ) # (\A[14]_OTERM263 ) ) ) ) # ( \B[14]_OTERM281  & ( 
// !\A[15]_OTERM211  & ( (!\A[14]_OTERM263 ) # (\B[15]_OTERM279 ) ) ) ) # ( !\B[14]_OTERM281  & ( !\A[15]_OTERM211  & ( (\B[15]_OTERM279 ) # (\A[14]_OTERM263 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\B[15]_OTERM279 ),
	.datae(!\B[14]_OTERM281 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_RTM0715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5_RTM0715 .extended_lut = "off";
defparam \Equal1~5_RTM0715 .lut_mask = 64'h0FFFF0FFFF0FFFF0;
defparam \Equal1~5_RTM0715 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N58
dffeas \Equal1~5_NEW_REG712 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~5_RTM0715_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~5_OTERM713 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~5_NEW_REG712 .is_wysiwyg = "true";
defparam \Equal1~5_NEW_REG712 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N45
cyclonev_lcell_comb \Equal1~6_RTM0699 (
// Equation(s):
// \Equal1~6_RTM0699_combout  = ( \A[10]_OTERM259  & ( \B[11]_OTERM273  & ( (!\A[11]_OTERM261 ) # (!\B[10]_OTERM271 ) ) ) ) # ( !\A[10]_OTERM259  & ( \B[11]_OTERM273  & ( (!\A[11]_OTERM261 ) # (\B[10]_OTERM271 ) ) ) ) # ( \A[10]_OTERM259  & ( 
// !\B[11]_OTERM273  & ( (!\B[10]_OTERM271 ) # (\A[11]_OTERM261 ) ) ) ) # ( !\A[10]_OTERM259  & ( !\B[11]_OTERM273  & ( (\B[10]_OTERM271 ) # (\A[11]_OTERM261 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[11]_OTERM261 ),
	.datad(!\B[10]_OTERM271 ),
	.datae(!\A[10]_OTERM259 ),
	.dataf(!\B[11]_OTERM273 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_RTM0699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6_RTM0699 .extended_lut = "off";
defparam \Equal1~6_RTM0699 .lut_mask = 64'h0FFFFF0FF0FFFFF0;
defparam \Equal1~6_RTM0699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N47
dffeas \Equal1~6_NEW_REG696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~6_RTM0699_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~6_OTERM697 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~6_NEW_REG696 .is_wysiwyg = "true";
defparam \Equal1~6_NEW_REG696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N9
cyclonev_lcell_comb \LessThan0~3_RTM0707 (
// Equation(s):
// \LessThan0~3_RTM0707_combout  = ( \A[12]_OTERM207  & ( \B[13]_OTERM277  & ( (!\A[13]_OTERM209 ) # (!\B[12]_OTERM275 ) ) ) ) # ( !\A[12]_OTERM207  & ( \B[13]_OTERM277  & ( (!\A[13]_OTERM209 ) # (\B[12]_OTERM275 ) ) ) ) # ( \A[12]_OTERM207  & ( 
// !\B[13]_OTERM277  & ( (!\B[12]_OTERM275 ) # (\A[13]_OTERM209 ) ) ) ) # ( !\A[12]_OTERM207  & ( !\B[13]_OTERM277  & ( (\B[12]_OTERM275 ) # (\A[13]_OTERM209 ) ) ) )

	.dataa(!\A[13]_OTERM209 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[12]_OTERM275 ),
	.datae(!\A[12]_OTERM207 ),
	.dataf(!\B[13]_OTERM277 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_RTM0707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3_RTM0707 .extended_lut = "off";
defparam \LessThan0~3_RTM0707 .lut_mask = 64'h55FFFF55AAFFFFAA;
defparam \LessThan0~3_RTM0707 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N11
dffeas \LessThan0~3_NEW_REG704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~3_RTM0707_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~3_OTERM705 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~3_NEW_REG704 .is_wysiwyg = "true";
defparam \LessThan0~3_NEW_REG704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N45
cyclonev_lcell_comb \LessThan0~1_RTM0731 (
// Equation(s):
// \LessThan0~1_RTM0731_combout  = ( \B[18]_OTERM287  & ( (!\A[18]_OTERM231 ) # (!\B[19]_OTERM289  $ (!\A[19]_OTERM233 )) ) ) # ( !\B[18]_OTERM287  & ( (!\B[19]_OTERM289  $ (!\A[19]_OTERM233 )) # (\A[18]_OTERM231 ) ) )

	.dataa(!\B[19]_OTERM289 ),
	.datab(gnd),
	.datac(!\A[18]_OTERM231 ),
	.datad(!\A[19]_OTERM233 ),
	.datae(gnd),
	.dataf(!\B[18]_OTERM287 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_RTM0731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1_RTM0731 .extended_lut = "off";
defparam \LessThan0~1_RTM0731 .lut_mask = 64'h5FAF5FAFF5FAF5FA;
defparam \LessThan0~1_RTM0731 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N47
dffeas \LessThan0~1_NEW_REG728 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~1_RTM0731_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~1_OTERM729 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~1_NEW_REG728 .is_wysiwyg = "true";
defparam \LessThan0~1_NEW_REG728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N18
cyclonev_lcell_comb \LessThan0~2_RTM0723 (
// Equation(s):
// \LessThan0~2_RTM0723_combout  = ( \A[17]_OTERM229  & ( (!\B[17]_OTERM285 ) # (!\A[16]_OTERM227  $ (!\B[16]_OTERM283 )) ) ) # ( !\A[17]_OTERM229  & ( (!\A[16]_OTERM227  $ (!\B[16]_OTERM283 )) # (\B[17]_OTERM285 ) ) )

	.dataa(gnd),
	.datab(!\B[17]_OTERM285 ),
	.datac(!\A[16]_OTERM227 ),
	.datad(!\B[16]_OTERM283 ),
	.datae(gnd),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_RTM0723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2_RTM0723 .extended_lut = "off";
defparam \LessThan0~2_RTM0723 .lut_mask = 64'h3FF33FF3CFFCCFFC;
defparam \LessThan0~2_RTM0723 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N20
dffeas \LessThan0~2_NEW_REG720 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~2_RTM0723_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~2_OTERM721 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~2_NEW_REG720 .is_wysiwyg = "true";
defparam \LessThan0~2_NEW_REG720 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N54
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( !\LessThan0~1_OTERM729  & ( !\LessThan0~2_OTERM721  & ( (!\LessThan0~0_OTERM733  & (!\Equal1~5_OTERM713  & (!\Equal1~6_OTERM697  & !\LessThan0~3_OTERM705 ))) ) ) )

	.dataa(!\LessThan0~0_OTERM733 ),
	.datab(!\Equal1~5_OTERM713 ),
	.datac(!\Equal1~6_OTERM697 ),
	.datad(!\LessThan0~3_OTERM705 ),
	.datae(!\LessThan0~1_OTERM729 ),
	.dataf(!\LessThan0~2_OTERM721 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h8000000000000000;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N30
cyclonev_lcell_comb \LessThan1~1_RTM0777 (
// Equation(s):
// \LessThan1~1_RTM0777_combout  = ( \B[24]_OTERM311  & ( (!\A[24]_OTERM243 ) # (!\A[25]_OTERM245  $ (!\B[25]_OTERM313 )) ) ) # ( !\B[24]_OTERM311  & ( (!\A[25]_OTERM245  $ (!\B[25]_OTERM313 )) # (\A[24]_OTERM243 ) ) )

	.dataa(!\A[25]_OTERM245 ),
	.datab(!\B[25]_OTERM313 ),
	.datac(!\A[24]_OTERM243 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[24]_OTERM311 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_RTM0777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1_RTM0777 .extended_lut = "off";
defparam \LessThan1~1_RTM0777 .lut_mask = 64'h6F6F6F6FF6F6F6F6;
defparam \LessThan1~1_RTM0777 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N32
dffeas \LessThan1~1_NEW_REG774 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~1_RTM0777_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~1_OTERM775 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~1_NEW_REG774 .is_wysiwyg = "true";
defparam \LessThan1~1_NEW_REG774 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N54
cyclonev_lcell_comb \LessThan1~0_RTM0785 (
// Equation(s):
// \LessThan1~0_RTM0785_combout  = ( \A[27]_OTERM249  & ( \B[26]_OTERM315  & ( (!\B[27]_OTERM317 ) # ((!\A[26]_OTERM247 ) # (!\B[28]_OTERM319  $ (!\A[28]_OTERM251 ))) ) ) ) # ( !\A[27]_OTERM249  & ( \B[26]_OTERM315  & ( ((!\A[26]_OTERM247 ) # 
// (!\B[28]_OTERM319  $ (!\A[28]_OTERM251 ))) # (\B[27]_OTERM317 ) ) ) ) # ( \A[27]_OTERM249  & ( !\B[26]_OTERM315  & ( (!\B[27]_OTERM317 ) # ((!\B[28]_OTERM319  $ (!\A[28]_OTERM251 )) # (\A[26]_OTERM247 )) ) ) ) # ( !\A[27]_OTERM249  & ( !\B[26]_OTERM315  & 
// ( ((!\B[28]_OTERM319  $ (!\A[28]_OTERM251 )) # (\A[26]_OTERM247 )) # (\B[27]_OTERM317 ) ) ) )

	.dataa(!\B[28]_OTERM319 ),
	.datab(!\A[28]_OTERM251 ),
	.datac(!\B[27]_OTERM317 ),
	.datad(!\A[26]_OTERM247 ),
	.datae(!\A[27]_OTERM249 ),
	.dataf(!\B[26]_OTERM315 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_RTM0785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0_RTM0785 .extended_lut = "off";
defparam \LessThan1~0_RTM0785 .lut_mask = 64'h6FFFF6FFFF6FFFF6;
defparam \LessThan1~0_RTM0785 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N56
dffeas \LessThan1~0_OTERM783DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~0_RTM0785_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~0_OTERM783DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~0_OTERM783DUPLICATE .is_wysiwyg = "true";
defparam \LessThan1~0_OTERM783DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N15
cyclonev_lcell_comb \Equal1~1_RTM0769 (
// Equation(s):
// \Equal1~1_RTM0769_combout  = ( \B[22]_OTERM307  & ( (!\A[22]_OTERM239 ) # (!\B[23]_OTERM309  $ (!\A[23]_OTERM241 )) ) ) # ( !\B[22]_OTERM307  & ( (!\B[23]_OTERM309  $ (!\A[23]_OTERM241 )) # (\A[22]_OTERM239 ) ) )

	.dataa(!\B[23]_OTERM309 ),
	.datab(gnd),
	.datac(!\A[23]_OTERM241 ),
	.datad(!\A[22]_OTERM239 ),
	.datae(gnd),
	.dataf(!\B[22]_OTERM307 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_RTM0769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1_RTM0769 .extended_lut = "off";
defparam \Equal1~1_RTM0769 .lut_mask = 64'h5AFF5AFFFF5AFF5A;
defparam \Equal1~1_RTM0769 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \Equal1~1_OTERM767DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~1_RTM0769_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~1_OTERM767DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~1_OTERM767DUPLICATE .is_wysiwyg = "true";
defparam \Equal1~1_OTERM767DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N6
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( !\Equal1~1_OTERM767DUPLICATE_q  & ( (!\LessThan1~1_OTERM775  & !\LessThan1~0_OTERM783DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~1_OTERM775 ),
	.datac(gnd),
	.datad(!\LessThan1~0_OTERM783DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal1~1_OTERM767DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'hCC00CC0000000000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N27
cyclonev_lcell_comb \LessThan1~2_RTM0749 (
// Equation(s):
// \LessThan1~2_RTM0749_combout  = ( \B[9]_OTERM301  & ( (!\A[9]_OTERM201 ) # (!\A[8]_OTERM181  $ (!\B[8]_OTERM299 )) ) ) # ( !\B[9]_OTERM301  & ( (!\A[8]_OTERM181  $ (!\B[8]_OTERM299 )) # (\A[9]_OTERM201 ) ) )

	.dataa(!\A[8]_OTERM181 ),
	.datab(gnd),
	.datac(!\B[8]_OTERM299 ),
	.datad(!\A[9]_OTERM201 ),
	.datae(gnd),
	.dataf(!\B[9]_OTERM301 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_RTM0749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2_RTM0749 .extended_lut = "off";
defparam \LessThan1~2_RTM0749 .lut_mask = 64'h5AFF5AFFFF5AFF5A;
defparam \LessThan1~2_RTM0749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \LessThan1~2_NEW_REG746 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~2_RTM0749_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~2_OTERM747 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~2_NEW_REG746 .is_wysiwyg = "true";
defparam \LessThan1~2_NEW_REG746 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N30
cyclonev_lcell_comb \Equal1~3_RTM0743 (
// Equation(s):
// \Equal1~3_RTM0743_combout  = ( \A[6]_OTERM197  & ( (!\B[6]_OTERM297 ) # (!\B[7]_OTERM295  $ (!\A[7]_OTERM213 )) ) ) # ( !\A[6]_OTERM197  & ( (!\B[7]_OTERM295  $ (!\A[7]_OTERM213 )) # (\B[6]_OTERM297 ) ) )

	.dataa(gnd),
	.datab(!\B[7]_OTERM295 ),
	.datac(!\B[6]_OTERM297 ),
	.datad(!\A[7]_OTERM213 ),
	.datae(gnd),
	.dataf(!\A[6]_OTERM197 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_RTM0743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3_RTM0743 .extended_lut = "off";
defparam \Equal1~3_RTM0743 .lut_mask = 64'h3FCF3FCFF3FCF3FC;
defparam \Equal1~3_RTM0743 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N32
dffeas \Equal1~3_NEW_REG740 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~3_RTM0743_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~3_OTERM741 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~3_NEW_REG740 .is_wysiwyg = "true";
defparam \Equal1~3_NEW_REG740 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N45
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( A[4] & ( \B[4]~DUPLICATE_q  & ( (!\LessThan1~2_OTERM747  & (!\Equal1~3_OTERM741  & (!B[5] $ (A[5])))) ) ) ) # ( !A[4] & ( !\B[4]~DUPLICATE_q  & ( (!\LessThan1~2_OTERM747  & (!\Equal1~3_OTERM741  & (!B[5] $ (A[5])))) ) ) )

	.dataa(!\LessThan1~2_OTERM747 ),
	.datab(!\Equal1~3_OTERM741 ),
	.datac(!B[5]),
	.datad(!A[5]),
	.datae(!A[4]),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h8008000000008008;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N21
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \Equal1~4_combout  & ( (\Equal1~9_combout  & (\Equal1~7_combout  & \Equal1~2_combout )) ) )

	.dataa(!\Equal1~9_combout ),
	.datab(gnd),
	.datac(!\Equal1~7_combout ),
	.datad(!\Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h0000000000050005;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N24
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \A[28]_OTERM251  & ( \B[26]_OTERM315  & ( (\B[28]_OTERM319  & ((!\B[27]_OTERM317  & (!\A[26]_OTERM247  & !\A[27]_OTERM249 )) # (\B[27]_OTERM317  & ((!\A[26]_OTERM247 ) # (!\A[27]_OTERM249 ))))) ) ) ) # ( !\A[28]_OTERM251  & ( 
// \B[26]_OTERM315  & ( ((!\B[27]_OTERM317  & (!\A[26]_OTERM247  & !\A[27]_OTERM249 )) # (\B[27]_OTERM317  & ((!\A[26]_OTERM247 ) # (!\A[27]_OTERM249 )))) # (\B[28]_OTERM319 ) ) ) ) # ( \A[28]_OTERM251  & ( !\B[26]_OTERM315  & ( (\B[27]_OTERM317  & 
// (\B[28]_OTERM319  & !\A[27]_OTERM249 )) ) ) ) # ( !\A[28]_OTERM251  & ( !\B[26]_OTERM315  & ( ((\B[27]_OTERM317  & !\A[27]_OTERM249 )) # (\B[28]_OTERM319 ) ) ) )

	.dataa(!\B[27]_OTERM317 ),
	.datab(!\A[26]_OTERM247 ),
	.datac(!\B[28]_OTERM319 ),
	.datad(!\A[27]_OTERM249 ),
	.datae(!\A[28]_OTERM251 ),
	.dataf(!\B[26]_OTERM315 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h5F0F0500DF4F0D04;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N26
dffeas \LessThan0~19_NEW_REG786 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~19_OTERM787 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~19_NEW_REG786 .is_wysiwyg = "true";
defparam \LessThan0~19_NEW_REG786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( \A[23]_OTERM241  & ( (\B[23]_OTERM309  & (\B[22]_OTERM307  & !\A[22]_OTERM239 )) ) ) # ( !\A[23]_OTERM241  & ( ((\B[22]_OTERM307  & !\A[22]_OTERM239 )) # (\B[23]_OTERM309 ) ) )

	.dataa(!\B[23]_OTERM309 ),
	.datab(gnd),
	.datac(!\B[22]_OTERM307 ),
	.datad(!\A[22]_OTERM239 ),
	.datae(gnd),
	.dataf(!\A[23]_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h5F555F5505000500;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N14
dffeas \LessThan0~21_NEW_REG770 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~21_OTERM771 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~21_NEW_REG770 .is_wysiwyg = "true";
defparam \LessThan0~21_NEW_REG770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N33
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \B[24]_OTERM311  & ( (!\A[25]_OTERM245  & ((!\A[24]_OTERM243 ) # (\B[25]_OTERM313 ))) # (\A[25]_OTERM245  & (\B[25]_OTERM313  & !\A[24]_OTERM243 )) ) ) # ( !\B[24]_OTERM311  & ( (!\A[25]_OTERM245  & \B[25]_OTERM313 ) ) )

	.dataa(!\A[25]_OTERM245 ),
	.datab(!\B[25]_OTERM313 ),
	.datac(gnd),
	.datad(!\A[24]_OTERM243 ),
	.datae(gnd),
	.dataf(!\B[24]_OTERM311 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h22222222BB22BB22;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N35
dffeas \LessThan0~20_NEW_REG778 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~20_OTERM779 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~20_NEW_REG778 .is_wysiwyg = "true";
defparam \LessThan0~20_NEW_REG778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N9
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( \LessThan0~20_OTERM779  & ( (!\LessThan0~19_OTERM787  & \LessThan1~0_OTERM783DUPLICATE_q ) ) ) # ( !\LessThan0~20_OTERM779  & ( (!\LessThan0~19_OTERM787  & (((!\LessThan0~21_OTERM771 ) # (\LessThan1~0_OTERM783DUPLICATE_q )) # 
// (\LessThan1~1_OTERM775 ))) ) )

	.dataa(!\LessThan0~19_OTERM787 ),
	.datab(!\LessThan1~1_OTERM775 ),
	.datac(!\LessThan0~21_OTERM771 ),
	.datad(!\LessThan1~0_OTERM783DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan0~20_OTERM779 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'hA2AAA2AA00AA00AA;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N48
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( !\LessThan0~3_OTERM705  & ( (!\LessThan0~2_OTERM721  & (!\LessThan0~1_OTERM729  & (!\LessThan0~0_OTERM733  & !\Equal1~5_OTERM713 ))) ) )

	.dataa(!\LessThan0~2_OTERM721 ),
	.datab(!\LessThan0~1_OTERM729 ),
	.datac(!\LessThan0~0_OTERM733 ),
	.datad(!\Equal1~5_OTERM713 ),
	.datae(gnd),
	.dataf(!\LessThan0~3_OTERM705 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h8000800000000000;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N12
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \A[12]_OTERM207  & ( (\B[13]_OTERM277  & !\A[13]_OTERM209 ) ) ) # ( !\A[12]_OTERM207  & ( (!\B[13]_OTERM277  & (\B[12]_OTERM275  & !\A[13]_OTERM209 )) # (\B[13]_OTERM277  & ((!\A[13]_OTERM209 ) # (\B[12]_OTERM275 ))) ) )

	.dataa(!\B[13]_OTERM277 ),
	.datab(!\B[12]_OTERM275 ),
	.datac(gnd),
	.datad(!\A[13]_OTERM209 ),
	.datae(gnd),
	.dataf(!\A[12]_OTERM207 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h7711771155005500;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N33
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \LessThan0~15_combout  & ( \A[15]_OTERM211  & ( (\B[15]_OTERM279  & ((!\A[14]_OTERM263 ) # (\B[14]_OTERM281 ))) ) ) ) # ( !\LessThan0~15_combout  & ( \A[15]_OTERM211  & ( (\B[14]_OTERM281  & (!\A[14]_OTERM263  & \B[15]_OTERM279 
// )) ) ) ) # ( \LessThan0~15_combout  & ( !\A[15]_OTERM211  & ( ((!\A[14]_OTERM263 ) # (\B[15]_OTERM279 )) # (\B[14]_OTERM281 ) ) ) ) # ( !\LessThan0~15_combout  & ( !\A[15]_OTERM211  & ( ((\B[14]_OTERM281  & !\A[14]_OTERM263 )) # (\B[15]_OTERM279 ) ) ) )

	.dataa(!\B[14]_OTERM281 ),
	.datab(gnd),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\B[15]_OTERM279 ),
	.datae(!\LessThan0~15_combout ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h50FFF5FF005000F5;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N34
dffeas \LessThan0~16_NEW_REG716 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~16_OTERM717 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~16_NEW_REG716 .is_wysiwyg = "true";
defparam \LessThan0~16_NEW_REG716 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \A[10]_OTERM259  & ( \B[11]_OTERM273  & ( !\A[11]_OTERM261  ) ) ) # ( !\A[10]_OTERM259  & ( \B[11]_OTERM273  & ( (!\A[11]_OTERM261 ) # (\B[10]_OTERM271 ) ) ) ) # ( !\A[10]_OTERM259  & ( !\B[11]_OTERM273  & ( (\B[10]_OTERM271  & 
// !\A[11]_OTERM261 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[10]_OTERM271 ),
	.datad(!\A[11]_OTERM261 ),
	.datae(!\A[10]_OTERM259 ),
	.dataf(!\B[11]_OTERM273 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0F000000FF0FFF00;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N2
dffeas \LessThan0~12_NEW_REG700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~12_OTERM701 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~12_NEW_REG700 .is_wysiwyg = "true";
defparam \LessThan0~12_NEW_REG700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N30
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \B[20]_OTERM291  & ( (!\A[20]_OTERM235  & ((!\A[21]_OTERM237 ) # (\B[21]_OTERM293 ))) # (\A[20]_OTERM235  & (\B[21]_OTERM293  & !\A[21]_OTERM237 )) ) ) # ( !\B[20]_OTERM291  & ( (\B[21]_OTERM293  & !\A[21]_OTERM237 ) ) )

	.dataa(!\A[20]_OTERM235 ),
	.datab(!\B[21]_OTERM293 ),
	.datac(gnd),
	.datad(!\A[21]_OTERM237 ),
	.datae(gnd),
	.dataf(!\B[20]_OTERM291 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h33003300BB22BB22;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N32
dffeas \LessThan0~17_NEW_REG736 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~17_OTERM737 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~17_NEW_REG736 .is_wysiwyg = "true";
defparam \LessThan0~17_NEW_REG736 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N2
dffeas \A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[18]_OTERM231 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N8
dffeas \A[19]~_Duplicate_12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]_OTERM233 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~_Duplicate_13 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~_Duplicate_12 .is_wysiwyg = "true";
defparam \A[19]~_Duplicate_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N38
dffeas \B[19]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[19]_OTERM289 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[19]~_Duplicate_17 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[19]~_Duplicate .is_wysiwyg = "true";
defparam \B[19]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( !\A[16]_OTERM227  & ( \A[17]_OTERM229  & ( (\B[16]_OTERM283  & \B[17]_OTERM285 ) ) ) ) # ( \A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( \B[17]_OTERM285  ) ) ) # ( !\A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( (\B[17]_OTERM285 ) # 
// (\B[16]_OTERM283 ) ) ) )

	.dataa(!\B[16]_OTERM283 ),
	.datab(gnd),
	.datac(!\B[17]_OTERM285 ),
	.datad(gnd),
	.datae(!\A[16]_OTERM227 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h5F5F0F0F05050000;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N20
dffeas \LessThan0~13_NEW_REG724 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~13_OTERM725 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~13_NEW_REG724 .is_wysiwyg = "true";
defparam \LessThan0~13_NEW_REG724 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N3
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \B[19]~_Duplicate_17  & ( \LessThan0~13_OTERM725  & ( (!\LessThan0~0_OTERM733  & ((!\A[18]~DUPLICATE_q ) # ((!\A[19]~_Duplicate_13 ) # (B[18])))) ) ) ) # ( !\B[19]~_Duplicate_17  & ( \LessThan0~13_OTERM725  & ( 
// (!\A[19]~_Duplicate_13  & (!\LessThan0~0_OTERM733  & ((!\A[18]~DUPLICATE_q ) # (B[18])))) ) ) ) # ( \B[19]~_Duplicate_17  & ( !\LessThan0~13_OTERM725  & ( (!\LessThan0~0_OTERM733  & ((!\A[19]~_Duplicate_13 ) # ((!\A[18]~DUPLICATE_q  & B[18])))) ) ) ) # ( 
// !\B[19]~_Duplicate_17  & ( !\LessThan0~13_OTERM725  & ( (!\A[18]~DUPLICATE_q  & (!\A[19]~_Duplicate_13  & (B[18] & !\LessThan0~0_OTERM733 ))) ) ) )

	.dataa(!\A[18]~DUPLICATE_q ),
	.datab(!\A[19]~_Duplicate_13 ),
	.datac(!B[18]),
	.datad(!\LessThan0~0_OTERM733 ),
	.datae(!\B[19]~_Duplicate_17 ),
	.dataf(!\LessThan0~13_OTERM725 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0800CE008C00EF00;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N51
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( !\LessThan0~0_OTERM733  & ( (!\LessThan0~2_OTERM721  & !\LessThan0~1_OTERM729 ) ) )

	.dataa(!\LessThan0~2_OTERM721 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~1_OTERM729 ),
	.datae(gnd),
	.dataf(!\LessThan0~0_OTERM733 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'hAA00AA0000000000;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N24
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( !\LessThan0~14_combout  & ( \LessThan0~10_combout  & ( (!\LessThan0~16_OTERM717  & (!\LessThan0~17_OTERM737  & ((!\LessThan0~11_combout ) # (!\LessThan0~12_OTERM701 )))) ) ) ) # ( !\LessThan0~14_combout  & ( 
// !\LessThan0~10_combout  & ( (!\LessThan0~17_OTERM737  & ((!\LessThan0~11_combout ) # (!\LessThan0~12_OTERM701 ))) ) ) )

	.dataa(!\LessThan0~11_combout ),
	.datab(!\LessThan0~16_OTERM717 ),
	.datac(!\LessThan0~12_OTERM701 ),
	.datad(!\LessThan0~17_OTERM737 ),
	.datae(!\LessThan0~14_combout ),
	.dataf(!\LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'hFA000000C8000000;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N37
dffeas \Equal1~0_OTERM791DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_RTM0793_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~0_OTERM791DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~0_OTERM791DUPLICATE .is_wysiwyg = "true";
defparam \Equal1~0_OTERM791DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = ( \A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & ( (\B[30]_OTERM323  & (\B[29]_OTERM321  & (!\A[29]_OTERM253~_Duplicate  & \A[31]_OTERM257~_Duplicate ))) ) ) ) # ( !\A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & ( 
// (\A[31]_OTERM257~_Duplicate  & (((\B[29]_OTERM321  & !\A[29]_OTERM253~_Duplicate )) # (\B[30]_OTERM323 ))) ) ) ) # ( \A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( ((\B[30]_OTERM323  & (\B[29]_OTERM321  & !\A[29]_OTERM253~_Duplicate ))) # 
// (\A[31]_OTERM257~_Duplicate ) ) ) ) # ( !\A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( (((\B[29]_OTERM321  & !\A[29]_OTERM253~_Duplicate )) # (\A[31]_OTERM257~_Duplicate )) # (\B[30]_OTERM323 ) ) ) )

	.dataa(!\B[30]_OTERM323 ),
	.datab(!\B[29]_OTERM321 ),
	.datac(!\A[29]_OTERM253~_Duplicate ),
	.datad(!\A[31]_OTERM257~_Duplicate ),
	.datae(!\A[30]_OTERM255 ),
	.dataf(!\B[31]_OTERM325~_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h75FF10FF00750010;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N49
dffeas \LessThan0~23_NEW_REG794 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~23_OTERM795 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~23_NEW_REG794 .is_wysiwyg = "true";
defparam \LessThan0~23_NEW_REG794 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \A[1]_OTERM225  & ( (\B[0]_OTERM223  & (\B[1]_OTERM265  & !\A[0]_OTERM221 )) ) ) # ( !\A[1]_OTERM225  & ( ((\B[0]_OTERM223  & !\A[0]_OTERM221 )) # (\B[1]_OTERM265 ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(gnd),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[0]_OTERM221 ),
	.datae(gnd),
	.dataf(!\A[1]_OTERM225 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h5F0F5F0F05000500;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N3
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~4_combout  & ( (!\B[3]_OTERM267  & (!\A[3]_OTERM189  & ((!\A[2]_OTERM185 ) # (\B[2]_OTERM269 )))) # (\B[3]_OTERM267  & (((!\A[2]_OTERM185 ) # (!\A[3]_OTERM189 )) # (\B[2]_OTERM269 ))) ) ) # ( !\LessThan0~4_combout  & ( 
// (!\B[3]_OTERM267  & (\B[2]_OTERM269  & (!\A[2]_OTERM185  & !\A[3]_OTERM189 ))) # (\B[3]_OTERM267  & ((!\A[3]_OTERM189 ) # ((\B[2]_OTERM269  & !\A[2]_OTERM185 )))) ) )

	.dataa(!\B[2]_OTERM269 ),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\A[3]_OTERM189 ),
	.datae(gnd),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h73107310F731F731;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \LessThan0~5_NEW_REG604 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~5_OTERM605 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~5_NEW_REG604 .is_wysiwyg = "true";
defparam \LessThan0~5_NEW_REG604 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \A[9]_OTERM201  & ( (\B[8]_OTERM299  & (\B[9]_OTERM301  & !\A[8]_OTERM181 )) ) ) # ( !\A[9]_OTERM201  & ( ((\B[8]_OTERM299  & !\A[8]_OTERM181 )) # (\B[9]_OTERM301 ) ) )

	.dataa(!\B[8]_OTERM299 ),
	.datab(gnd),
	.datac(!\B[9]_OTERM301 ),
	.datad(!\A[8]_OTERM181 ),
	.datae(gnd),
	.dataf(!\A[9]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h5F0F5F0F05000500;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N4
dffeas \LessThan0~6_NEW_REG750 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~6_OTERM751 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~6_NEW_REG750 .is_wysiwyg = "true";
defparam \LessThan0~6_NEW_REG750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N39
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \B[5]_OTERM305  & ( (!\A[5]_OTERM195 ) # ((!\A[4]_OTERM193  & \B[4]_OTERM177 )) ) ) # ( !\B[5]_OTERM305  & ( (!\A[4]_OTERM193  & (!\A[5]_OTERM195  & \B[4]_OTERM177 )) ) )

	.dataa(!\A[4]_OTERM193 ),
	.datab(gnd),
	.datac(!\A[5]_OTERM195 ),
	.datad(!\B[4]_OTERM177 ),
	.datae(gnd),
	.dataf(!\B[5]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h00A000A0F0FAF0FA;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N41
dffeas \LessThan0~7_NEW_REG758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan0~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan0~7_OTERM759 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan0~7_NEW_REG758 .is_wysiwyg = "true";
defparam \LessThan0~7_NEW_REG758 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N2
dffeas \B[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[7]_OTERM295 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~DUPLICATE .is_wysiwyg = "true";
defparam \B[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N9
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( A[6] & ( B[6] & ( (!\LessThan1~2_OTERM747  & ((!A[7] & ((\B[7]~DUPLICATE_q ) # (\LessThan0~7_OTERM759 ))) # (A[7] & (\LessThan0~7_OTERM759  & \B[7]~DUPLICATE_q )))) ) ) ) # ( !A[6] & ( B[6] & ( (!\LessThan1~2_OTERM747  & ((!A[7]) 
// # (\B[7]~DUPLICATE_q ))) ) ) ) # ( A[6] & ( !B[6] & ( (!\LessThan1~2_OTERM747  & (!A[7] & \B[7]~DUPLICATE_q )) ) ) ) # ( !A[6] & ( !B[6] & ( (!\LessThan1~2_OTERM747  & ((!A[7] & ((\B[7]~DUPLICATE_q ) # (\LessThan0~7_OTERM759 ))) # (A[7] & 
// (\LessThan0~7_OTERM759  & \B[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\LessThan1~2_OTERM747 ),
	.datab(!A[7]),
	.datac(!\LessThan0~7_OTERM759 ),
	.datad(!\B[7]~DUPLICATE_q ),
	.datae(!A[6]),
	.dataf(!B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h088A008888AA088A;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N39
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \Equal1~4_combout  & ( (\Equal1~7_combout  & (((\LessThan0~8_combout ) # (\LessThan0~6_OTERM751 )) # (\LessThan0~5_OTERM605 ))) ) ) # ( !\Equal1~4_combout  & ( (\Equal1~7_combout  & ((\LessThan0~8_combout ) # 
// (\LessThan0~6_OTERM751 ))) ) )

	.dataa(!\LessThan0~5_OTERM605 ),
	.datab(!\LessThan0~6_OTERM751 ),
	.datac(!\LessThan0~8_combout ),
	.datad(!\Equal1~7_combout ),
	.datae(gnd),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h003F003F007F007F;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N51
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( !\LessThan0~23_OTERM795  & ( \LessThan0~9_combout  & ( ((!\Equal1~2_combout  & \LessThan0~22_combout )) # (\Equal1~0_OTERM791DUPLICATE_q ) ) ) ) # ( !\LessThan0~23_OTERM795  & ( !\LessThan0~9_combout  & ( ((\LessThan0~22_combout 
//  & ((!\Equal1~2_combout ) # (\LessThan0~18_combout )))) # (\Equal1~0_OTERM791DUPLICATE_q ) ) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!\LessThan0~22_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\Equal1~0_OTERM791DUPLICATE_q ),
	.datae(!\LessThan0~23_OTERM795 ),
	.dataf(!\LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'h23FF000022FF0000;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \Selector63~21 (
// Equation(s):
// \Selector63~21_combout  = ( \Equal1~10_combout  & ( \LessThan0~24_combout  & ( (!\Selector63~19_combout  & ((!\Selector63~20_combout ) # (!\Decoder9~0_combout ))) ) ) ) # ( !\Equal1~10_combout  & ( \LessThan0~24_combout  & ( (!\Selector63~19_combout  & 
// ((!\Selector63~20_combout ) # ((!\Decoder9~0_combout  & IR[27])))) ) ) ) # ( \Equal1~10_combout  & ( !\LessThan0~24_combout  & ( (!\Selector63~19_combout  & ((!\Selector63~20_combout ) # ((!\Decoder9~0_combout  & !IR[27])))) ) ) ) # ( !\Equal1~10_combout  
// & ( !\LessThan0~24_combout  & ( (!\Selector63~20_combout  & !\Selector63~19_combout ) ) ) )

	.dataa(!\Selector63~20_combout ),
	.datab(!\Decoder9~0_combout ),
	.datac(!IR[27]),
	.datad(!\Selector63~19_combout ),
	.datae(!\Equal1~10_combout ),
	.dataf(!\LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~21 .extended_lut = "off";
defparam \Selector63~21 .lut_mask = 64'hAA00EA00AE00EE00;
defparam \Selector63~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = !\memin[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[0]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N32
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N22
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \memin[0]~1 (
// Equation(s):
// \memin[0]~1_combout  = ( \WideOr22~0_combout  & ( (\DrPC~0_combout  & PC[0]) ) ) # ( !\WideOr22~0_combout  & ( (!\WideOr21~0_combout  & (((\DrPC~0_combout  & PC[0])))) # (\WideOr21~0_combout  & (((\DrPC~0_combout  & PC[0])) # (\IR[8]~DUPLICATE_q ))) ) )

	.dataa(!\WideOr21~0_combout ),
	.datab(!\IR[8]~DUPLICATE_q ),
	.datac(!\DrPC~0_combout ),
	.datad(!PC[0]),
	.datae(gnd),
	.dataf(!\WideOr22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~1 .extended_lut = "off";
defparam \memin[0]~1 .lut_mask = 64'h111F111F000F000F;
defparam \memin[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N3
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( !\memin[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N4
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~3_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE11A26E3363463F47250F81DE94A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~3_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \memin[0]~0 (
// Equation(s):
// \memin[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~1_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~0 .extended_lut = "off";
defparam \memin[0]~0 .lut_mask = 64'hC0CAC0CAC5CFC5CF;
defparam \memin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \memin[0]~2 (
// Equation(s):
// \memin[0]~2_combout  = ( \Decoder4~0_combout  & ( \memin[0]~0_combout  & ( (dmem_rtl_0_bypass[29] & (!\memin[0]~1_combout  & ((!dmem_rtl_0_bypass[30]) # (\dmem~40_combout )))) ) ) ) # ( !\Decoder4~0_combout  & ( \memin[0]~0_combout  & ( 
// !\memin[0]~1_combout  ) ) ) # ( \Decoder4~0_combout  & ( !\memin[0]~0_combout  & ( (!\memin[0]~1_combout  & (((dmem_rtl_0_bypass[30] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[29]))) ) ) ) # ( !\Decoder4~0_combout  & ( !\memin[0]~0_combout  & ( 
// !\memin[0]~1_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!dmem_rtl_0_bypass[29]),
	.datac(!\memin[0]~1_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!\Decoder4~0_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~2 .extended_lut = "off";
defparam \memin[0]~2 .lut_mask = 64'hF0F07030F0F02030;
defparam \memin[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \Selector63~14 (
// Equation(s):
// \Selector63~14_combout  = ( IR[31] & ( (IR[29] & (!B[0] $ (!\A[0]~DUPLICATE_q ))) ) ) # ( !IR[31] & ( (B[0] & (\A[0]~DUPLICATE_q  & !IR[29])) ) )

	.dataa(gnd),
	.datab(!B[0]),
	.datac(!\A[0]~DUPLICATE_q ),
	.datad(!IR[29]),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~14 .extended_lut = "off";
defparam \Selector63~14 .lut_mask = 64'h03000300003C003C;
defparam \Selector63~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N39
cyclonev_lcell_comb \Selector63~7 (
// Equation(s):
// \Selector63~7_combout  = ( B[0] & ( (!\IR[31]~DUPLICATE_q  & (!\IR[29]~DUPLICATE_q  & !A[0])) ) ) # ( !B[0] & ( (!\IR[31]~DUPLICATE_q  & (!\IR[29]~DUPLICATE_q  & A[0])) ) )

	.dataa(!\IR[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IR[29]~DUPLICATE_q ),
	.datad(!A[0]),
	.datae(gnd),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~7 .extended_lut = "off";
defparam \Selector63~7 .lut_mask = 64'h00A000A0A000A000;
defparam \Selector63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & ( (!\B[30]_OTERM323 ) # ((!\A[31]_OTERM257~_Duplicate ) # ((!\B[29]_OTERM321  & \A[29]_OTERM253~_Duplicate ))) ) ) ) # ( !\A[30]_OTERM255  & ( \B[31]_OTERM325~_Duplicate  & ( 
// (!\A[31]_OTERM257~_Duplicate ) # ((!\B[30]_OTERM323  & (!\B[29]_OTERM321  & \A[29]_OTERM253~_Duplicate ))) ) ) ) # ( \A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( (!\A[31]_OTERM257~_Duplicate  & ((!\B[30]_OTERM323 ) # ((!\B[29]_OTERM321  & 
// \A[29]_OTERM253~_Duplicate )))) ) ) ) # ( !\A[30]_OTERM255  & ( !\B[31]_OTERM325~_Duplicate  & ( (!\B[30]_OTERM323  & (!\B[29]_OTERM321  & (\A[29]_OTERM253~_Duplicate  & !\A[31]_OTERM257~_Duplicate ))) ) ) )

	.dataa(!\B[30]_OTERM323 ),
	.datab(!\B[29]_OTERM321 ),
	.datac(!\A[29]_OTERM253~_Duplicate ),
	.datad(!\A[31]_OTERM257~_Duplicate ),
	.datae(!\A[30]_OTERM255 ),
	.dataf(!\B[31]_OTERM325~_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0800AE00FF08FFAE;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N43
dffeas \LessThan1~3_NEW_REG796 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~3_OTERM797 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~3_NEW_REG796 .is_wysiwyg = "true";
defparam \LessThan1~3_NEW_REG796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N36
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \A[23]_OTERM241  & ( (!\B[23]_OTERM309 ) # ((!\B[22]_OTERM307  & \A[22]_OTERM239 )) ) ) # ( !\A[23]_OTERM241  & ( (!\B[23]_OTERM309  & (!\B[22]_OTERM307  & \A[22]_OTERM239 )) ) )

	.dataa(!\B[23]_OTERM309 ),
	.datab(gnd),
	.datac(!\B[22]_OTERM307 ),
	.datad(!\A[22]_OTERM239 ),
	.datae(gnd),
	.dataf(!\A[23]_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N38
dffeas \LessThan1~6_NEW_REG772 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~6_OTERM773 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~6_NEW_REG772 .is_wysiwyg = "true";
defparam \LessThan1~6_NEW_REG772 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N39
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \B[24]_OTERM311  & ( (\A[25]_OTERM245  & !\B[25]_OTERM313 ) ) ) # ( !\B[24]_OTERM311  & ( (!\A[25]_OTERM245  & (!\B[25]_OTERM313  & \A[24]_OTERM243 )) # (\A[25]_OTERM245  & ((!\B[25]_OTERM313 ) # (\A[24]_OTERM243 ))) ) )

	.dataa(gnd),
	.datab(!\A[25]_OTERM245 ),
	.datac(!\B[25]_OTERM313 ),
	.datad(!\A[24]_OTERM243 ),
	.datae(gnd),
	.dataf(!\B[24]_OTERM311 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h30F330F330303030;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N40
dffeas \LessThan1~5_NEW_REG780 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~5_OTERM781 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~5_NEW_REG780 .is_wysiwyg = "true";
defparam \LessThan1~5_NEW_REG780 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N42
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \A[27]_OTERM249  & ( \B[26]_OTERM315  & ( (!\B[28]_OTERM319  & ((!\B[27]_OTERM317 ) # (\A[28]_OTERM251 ))) # (\B[28]_OTERM319  & (\A[28]_OTERM251  & !\B[27]_OTERM317 )) ) ) ) # ( !\A[27]_OTERM249  & ( \B[26]_OTERM315  & ( 
// (!\B[28]_OTERM319  & \A[28]_OTERM251 ) ) ) ) # ( \A[27]_OTERM249  & ( !\B[26]_OTERM315  & ( (!\B[28]_OTERM319  & (((!\B[27]_OTERM317 ) # (\A[26]_OTERM247 )) # (\A[28]_OTERM251 ))) # (\B[28]_OTERM319  & (\A[28]_OTERM251  & ((!\B[27]_OTERM317 ) # 
// (\A[26]_OTERM247 )))) ) ) ) # ( !\A[27]_OTERM249  & ( !\B[26]_OTERM315  & ( (!\B[28]_OTERM319  & (((!\B[27]_OTERM317  & \A[26]_OTERM247 )) # (\A[28]_OTERM251 ))) # (\B[28]_OTERM319  & (\A[28]_OTERM251  & (!\B[27]_OTERM317  & \A[26]_OTERM247 ))) ) ) )

	.dataa(!\B[28]_OTERM319 ),
	.datab(!\A[28]_OTERM251 ),
	.datac(!\B[27]_OTERM317 ),
	.datad(!\A[26]_OTERM247 ),
	.datae(!\A[27]_OTERM249 ),
	.dataf(!\B[26]_OTERM315 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h22B2B2BB2222B2B2;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N44
dffeas \LessThan1~4_NEW_REG788 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~4_OTERM789 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~4_NEW_REG788 .is_wysiwyg = "true";
defparam \LessThan1~4_NEW_REG788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N48
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( !\LessThan1~4_OTERM789  & ( ((!\LessThan1~5_OTERM781  & ((!\LessThan1~6_OTERM773 ) # (\LessThan1~1_OTERM775 )))) # (\LessThan1~0_OTERM783DUPLICATE_q ) ) )

	.dataa(!\LessThan1~6_OTERM773 ),
	.datab(!\LessThan1~1_OTERM775 ),
	.datac(!\LessThan1~0_OTERM783DUPLICATE_q ),
	.datad(!\LessThan1~5_OTERM781 ),
	.datae(gnd),
	.dataf(!\LessThan1~4_OTERM789 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'hBF0FBF0F00000000;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N9
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \LessThan1~7_combout  & ( !\LessThan1~3_OTERM797  ) ) # ( !\LessThan1~7_combout  & ( (\Equal1~0_OTERM791  & !\LessThan1~3_OTERM797 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~0_OTERM791 ),
	.datad(!\LessThan1~3_OTERM797 ),
	.datae(gnd),
	.dataf(!\LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h0F000F00FF00FF00;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N15
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \B[12]_OTERM275  & ( (!\B[13]_OTERM277  & \A[13]_OTERM209 ) ) ) # ( !\B[12]_OTERM275  & ( (!\B[13]_OTERM277  & ((\A[13]_OTERM209 ) # (\A[12]_OTERM207 ))) # (\B[13]_OTERM277  & (\A[12]_OTERM207  & \A[13]_OTERM209 )) ) )

	.dataa(!\B[13]_OTERM277 ),
	.datab(gnd),
	.datac(!\A[12]_OTERM207 ),
	.datad(!\A[13]_OTERM209 ),
	.datae(gnd),
	.dataf(!\B[12]_OTERM275 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h0AAF0AAF00AA00AA;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N15
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \B[14]_OTERM281  & ( \A[15]_OTERM211  & ( (!\B[15]_OTERM279 ) # ((\LessThan1~18_combout  & \A[14]_OTERM263 )) ) ) ) # ( !\B[14]_OTERM281  & ( \A[15]_OTERM211  & ( (!\B[15]_OTERM279 ) # ((\A[14]_OTERM263 ) # 
// (\LessThan1~18_combout )) ) ) ) # ( \B[14]_OTERM281  & ( !\A[15]_OTERM211  & ( (!\B[15]_OTERM279  & (\LessThan1~18_combout  & \A[14]_OTERM263 )) ) ) ) # ( !\B[14]_OTERM281  & ( !\A[15]_OTERM211  & ( (!\B[15]_OTERM279  & ((\A[14]_OTERM263 ) # 
// (\LessThan1~18_combout ))) ) ) )

	.dataa(!\B[15]_OTERM279 ),
	.datab(!\LessThan1~18_combout ),
	.datac(!\A[14]_OTERM263 ),
	.datad(gnd),
	.datae(!\B[14]_OTERM281 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h2A2A0202BFBFABAB;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N16
dffeas \LessThan1~19_NEW_REG718 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~19_OTERM719 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~19_NEW_REG718 .is_wysiwyg = "true";
defparam \LessThan1~19_NEW_REG718 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \A[10]_OTERM259  & ( \B[11]_OTERM273  & ( (!\B[10]_OTERM271  & \A[11]_OTERM261 ) ) ) ) # ( \A[10]_OTERM259  & ( !\B[11]_OTERM273  & ( (!\B[10]_OTERM271 ) # (\A[11]_OTERM261 ) ) ) ) # ( !\A[10]_OTERM259  & ( !\B[11]_OTERM273  & ( 
// \A[11]_OTERM261  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[10]_OTERM271 ),
	.datad(!\A[11]_OTERM261 ),
	.datae(!\A[10]_OTERM259 ),
	.dataf(!\B[11]_OTERM273 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h00FFF0FF000000F0;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N26
dffeas \LessThan1~15_NEW_REG702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~15_OTERM703 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~15_NEW_REG702 .is_wysiwyg = "true";
defparam \LessThan1~15_NEW_REG702 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N42
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \A[17]_OTERM229  & ( (!\B[17]_OTERM285 ) # ((\A[16]_OTERM227  & !\B[16]_OTERM283 )) ) ) # ( !\A[17]_OTERM229  & ( (!\B[17]_OTERM285  & (\A[16]_OTERM227  & !\B[16]_OTERM283 )) ) )

	.dataa(gnd),
	.datab(!\B[17]_OTERM285 ),
	.datac(!\A[16]_OTERM227 ),
	.datad(!\B[16]_OTERM283 ),
	.datae(gnd),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0C000C00CFCCCFCC;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N44
dffeas \LessThan1~16_NEW_REG726 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~16_OTERM727 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~16_NEW_REG726 .is_wysiwyg = "true";
defparam \LessThan1~16_NEW_REG726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N39
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \A[18]~DUPLICATE_q  & ( B[18] & ( (!\LessThan0~0_OTERM733  & ((!\B[19]~_Duplicate_17  & ((\A[19]~_Duplicate_13 ) # (\LessThan1~16_OTERM727 ))) # (\B[19]~_Duplicate_17  & (\LessThan1~16_OTERM727  & \A[19]~_Duplicate_13 )))) ) ) ) 
// # ( !\A[18]~DUPLICATE_q  & ( B[18] & ( (!\B[19]~_Duplicate_17  & (\A[19]~_Duplicate_13  & !\LessThan0~0_OTERM733 )) ) ) ) # ( \A[18]~DUPLICATE_q  & ( !B[18] & ( (!\LessThan0~0_OTERM733  & ((!\B[19]~_Duplicate_17 ) # (\A[19]~_Duplicate_13 ))) ) ) ) # ( 
// !\A[18]~DUPLICATE_q  & ( !B[18] & ( (!\LessThan0~0_OTERM733  & ((!\B[19]~_Duplicate_17  & ((\A[19]~_Duplicate_13 ) # (\LessThan1~16_OTERM727 ))) # (\B[19]~_Duplicate_17  & (\LessThan1~16_OTERM727  & \A[19]~_Duplicate_13 )))) ) ) )

	.dataa(!\B[19]~_Duplicate_17 ),
	.datab(!\LessThan1~16_OTERM727 ),
	.datac(!\A[19]~_Duplicate_13 ),
	.datad(!\LessThan0~0_OTERM733 ),
	.datae(!\A[18]~DUPLICATE_q ),
	.dataf(!B[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h2B00AF000A002B00;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N21
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( \B[20]_OTERM291  & ( (!\B[21]_OTERM293  & \A[21]_OTERM237 ) ) ) # ( !\B[20]_OTERM291  & ( (!\A[20]_OTERM235  & (!\B[21]_OTERM293  & \A[21]_OTERM237 )) # (\A[20]_OTERM235  & ((!\B[21]_OTERM293 ) # (\A[21]_OTERM237 ))) ) )

	.dataa(!\A[20]_OTERM235 ),
	.datab(gnd),
	.datac(!\B[21]_OTERM293 ),
	.datad(!\A[21]_OTERM237 ),
	.datae(gnd),
	.dataf(!\B[20]_OTERM291 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h50F550F500F000F0;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N23
dffeas \LessThan1~20_NEW_REG738 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~20_OTERM739 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~20_NEW_REG738 .is_wysiwyg = "true";
defparam \LessThan1~20_NEW_REG738 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N12
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( !\LessThan1~20_OTERM739  & ( \LessThan0~11_combout  & ( (!\LessThan1~15_OTERM703  & (!\LessThan1~17_combout  & ((!\LessThan1~19_OTERM719 ) # (!\LessThan0~10_combout )))) ) ) ) # ( !\LessThan1~20_OTERM739  & ( 
// !\LessThan0~11_combout  & ( (!\LessThan1~17_combout  & ((!\LessThan1~19_OTERM719 ) # (!\LessThan0~10_combout ))) ) ) )

	.dataa(!\LessThan1~19_OTERM719 ),
	.datab(!\LessThan1~15_OTERM703 ),
	.datac(!\LessThan0~10_combout ),
	.datad(!\LessThan1~17_combout ),
	.datae(!\LessThan1~20_OTERM739 ),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'hFA000000C8000000;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N55
dffeas \LessThan1~0_NEW_REG782 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~0_RTM0785_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~0_OTERM783 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~0_NEW_REG782 .is_wysiwyg = "true";
defparam \LessThan1~0_NEW_REG782 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N16
dffeas \Equal1~1_NEW_REG766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~1_RTM0769_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal1~1_OTERM767 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal1~1_NEW_REG766 .is_wysiwyg = "true";
defparam \Equal1~1_NEW_REG766 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N57
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( !\LessThan1~1_OTERM775  & ( (!\LessThan1~0_OTERM783  & (!\Equal1~1_OTERM767  & !\Equal1~0_OTERM791 )) ) )

	.dataa(!\LessThan1~0_OTERM783 ),
	.datab(gnd),
	.datac(!\Equal1~1_OTERM767 ),
	.datad(!\Equal1~0_OTERM791 ),
	.datae(gnd),
	.dataf(!\LessThan1~1_OTERM775 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'hA000A00000000000;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \Selector63~8 (
// Equation(s):
// \Selector63~8_combout  = ( \Decoder9~0_combout  & ( (\IR[31]~DUPLICATE_q  & (\IR[29]~DUPLICATE_q  & (!\B[0]~DUPLICATE_q  $ (!A[0])))) ) ) # ( !\Decoder9~0_combout  & ( (\IR[31]~DUPLICATE_q  & \IR[29]~DUPLICATE_q ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[0]),
	.datac(!\IR[31]~DUPLICATE_q ),
	.datad(!\IR[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Decoder9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~8 .extended_lut = "off";
defparam \Selector63~8 .lut_mask = 64'h000F000F00060006;
defparam \Selector63~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265  & \A[1]_OTERM225 ) ) ) # ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265  & ((\A[0]_OTERM221 ) # (\A[1]_OTERM225 ))) # (\B[1]_OTERM265  & (\A[1]_OTERM225  & \A[0]_OTERM221 )) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[1]_OTERM225 ),
	.datac(gnd),
	.datad(!\A[0]_OTERM221 ),
	.datae(gnd),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h22BB22BB22222222;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N12
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \B[2]_OTERM269  & ( (!\A[3]_OTERM189  & (!\B[3]_OTERM267  & (\LessThan1~9_combout  & \A[2]_OTERM185 ))) # (\A[3]_OTERM189  & ((!\B[3]_OTERM267 ) # ((\LessThan1~9_combout  & \A[2]_OTERM185 )))) ) ) # ( !\B[2]_OTERM269  & ( 
// (!\A[3]_OTERM189  & (!\B[3]_OTERM267  & ((\A[2]_OTERM185 ) # (\LessThan1~9_combout )))) # (\A[3]_OTERM189  & ((!\B[3]_OTERM267 ) # ((\A[2]_OTERM185 ) # (\LessThan1~9_combout )))) ) )

	.dataa(!\A[3]_OTERM189 ),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\A[2]_OTERM185 ),
	.datae(gnd),
	.dataf(!\B[2]_OTERM269 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h4DDD4DDD444D444D;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N14
dffeas \LessThan1~10_NEW_REG606 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~10_OTERM607 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~10_NEW_REG606 .is_wysiwyg = "true";
defparam \LessThan1~10_NEW_REG606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \B[5]_OTERM305  & ( (!\B[4]_OTERM177  & (\A[4]_OTERM193  & \A[5]_OTERM195 )) ) ) # ( !\B[5]_OTERM305  & ( ((!\B[4]_OTERM177  & \A[4]_OTERM193 )) # (\A[5]_OTERM195 ) ) )

	.dataa(gnd),
	.datab(!\B[4]_OTERM177 ),
	.datac(!\A[4]_OTERM193 ),
	.datad(!\A[5]_OTERM195 ),
	.datae(gnd),
	.dataf(!\B[5]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0CFF0CFF000C000C;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N56
dffeas \LessThan1~12_NEW_REG760 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~12_OTERM761 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~12_NEW_REG760 .is_wysiwyg = "true";
defparam \LessThan1~12_NEW_REG760 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N3
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \B[7]~DUPLICATE_q  & ( B[6] & ( (\LessThan1~12_OTERM761  & (A[6] & (A[7] & !\LessThan1~2_OTERM747 ))) ) ) ) # ( !\B[7]~DUPLICATE_q  & ( B[6] & ( (!\LessThan1~2_OTERM747  & (((\LessThan1~12_OTERM761  & A[6])) # (A[7]))) ) ) ) # ( 
// \B[7]~DUPLICATE_q  & ( !B[6] & ( (A[7] & (!\LessThan1~2_OTERM747  & ((A[6]) # (\LessThan1~12_OTERM761 )))) ) ) ) # ( !\B[7]~DUPLICATE_q  & ( !B[6] & ( (!\LessThan1~2_OTERM747  & (((A[7]) # (A[6])) # (\LessThan1~12_OTERM761 ))) ) ) )

	.dataa(!\LessThan1~12_OTERM761 ),
	.datab(!A[6]),
	.datac(!A[7]),
	.datad(!\LessThan1~2_OTERM747 ),
	.datae(!\B[7]~DUPLICATE_q ),
	.dataf(!B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h7F0007001F000100;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \A[9]_OTERM201  & ( (!\B[9]_OTERM301 ) # ((\A[8]_OTERM181  & !\B[8]_OTERM299 )) ) ) # ( !\A[9]_OTERM201  & ( (!\B[9]_OTERM301  & (\A[8]_OTERM181  & !\B[8]_OTERM299 )) ) )

	.dataa(gnd),
	.datab(!\B[9]_OTERM301 ),
	.datac(!\A[8]_OTERM181 ),
	.datad(!\B[8]_OTERM299 ),
	.datae(gnd),
	.dataf(!\A[9]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0C000C00CFCCCFCC;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \LessThan1~11_NEW_REG752 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LessThan1~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LessThan1~11_OTERM753 ),
	.prn(vcc));
// synopsys translate_off
defparam \LessThan1~11_NEW_REG752 .is_wysiwyg = "true";
defparam \LessThan1~11_NEW_REG752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \Equal1~4_combout  & ( (\Equal1~7_combout  & (((\LessThan1~11_OTERM753 ) # (\LessThan1~13_combout )) # (\LessThan1~10_OTERM607 ))) ) ) # ( !\Equal1~4_combout  & ( (\Equal1~7_combout  & ((\LessThan1~11_OTERM753 ) # 
// (\LessThan1~13_combout ))) ) )

	.dataa(!\LessThan1~10_OTERM607 ),
	.datab(!\LessThan1~13_combout ),
	.datac(!\LessThan1~11_OTERM753 ),
	.datad(!\Equal1~7_combout ),
	.datae(gnd),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h003F003F007F007F;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \Selector63~13 (
// Equation(s):
// \Selector63~13_combout  = ( \Selector63~8_combout  & ( \LessThan1~14_combout  & ( ((\LessThan1~8_combout  & !\LessThan1~22_combout )) # (\Decoder9~0_combout ) ) ) ) # ( \Selector63~8_combout  & ( !\LessThan1~14_combout  & ( ((\LessThan1~8_combout  & 
// ((!\LessThan1~22_combout ) # (\LessThan1~21_combout )))) # (\Decoder9~0_combout ) ) ) )

	.dataa(!\Decoder9~0_combout ),
	.datab(!\LessThan1~8_combout ),
	.datac(!\LessThan1~21_combout ),
	.datad(!\LessThan1~22_combout ),
	.datae(!\Selector63~8_combout ),
	.dataf(!\LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~13 .extended_lut = "off";
defparam \Selector63~13 .lut_mask = 64'h0000775700007755;
defparam \Selector63~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\IR[19]~DUPLICATE_q  & !IR[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[19]~DUPLICATE_q ),
	.datad(!IR[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \Selector63~5 (
// Equation(s):
// \Selector63~5_combout  = ( !IR[23] & ( (\IR[31]~DUPLICATE_q  & (\IR[25]~DUPLICATE_q  & !\IR[29]~DUPLICATE_q )) ) )

	.dataa(!\IR[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IR[25]~DUPLICATE_q ),
	.datad(!\IR[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~5 .extended_lut = "off";
defparam \Selector63~5 .lut_mask = 64'h0500050000000000;
defparam \Selector63~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N48
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \A[9]_OTERM201  & ( \A[10]_OTERM259  & ( (!\B[0]_OTERM223  & (((\A[8]_OTERM181 ) # (\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[11]_OTERM261 ))) ) ) ) # ( !\A[9]_OTERM201  & ( \A[10]_OTERM259  & ( 
// (!\B[0]_OTERM223  & (((\A[8]_OTERM181 ) # (\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (\A[11]_OTERM261  & (\B[1]_OTERM265 ))) ) ) ) # ( \A[9]_OTERM201  & ( !\A[10]_OTERM259  & ( (!\B[0]_OTERM223  & (((!\B[1]_OTERM265  & \A[8]_OTERM181 )))) # (\B[0]_OTERM223 
//  & (((!\B[1]_OTERM265 )) # (\A[11]_OTERM261 ))) ) ) ) # ( !\A[9]_OTERM201  & ( !\A[10]_OTERM259  & ( (!\B[0]_OTERM223  & (((!\B[1]_OTERM265  & \A[8]_OTERM181 )))) # (\B[0]_OTERM223  & (\A[11]_OTERM261  & (\B[1]_OTERM265 ))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[11]_OTERM261 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[8]_OTERM181 ),
	.datae(!\A[9]_OTERM201 ),
	.dataf(!\A[10]_OTERM259 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N30
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \A[14]_OTERM263  & ( \A[15]_OTERM211  & ( ((!\B[0]_OTERM223  & ((\A[12]_OTERM207 ))) # (\B[0]_OTERM223  & (\A[13]_OTERM209 ))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[14]_OTERM263  & ( \A[15]_OTERM211  & ( (!\B[0]_OTERM223  & 
// (((!\B[1]_OTERM265  & \A[12]_OTERM207 )))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265 )) # (\A[13]_OTERM209 ))) ) ) ) # ( \A[14]_OTERM263  & ( !\A[15]_OTERM211  & ( (!\B[0]_OTERM223  & (((\A[12]_OTERM207 ) # (\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & 
// (\A[13]_OTERM209  & (!\B[1]_OTERM265 ))) ) ) ) # ( !\A[14]_OTERM263  & ( !\A[15]_OTERM211  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[12]_OTERM207 ))) # (\B[0]_OTERM223  & (\A[13]_OTERM209 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[13]_OTERM209 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[12]_OTERM207 ),
	.datae(!\A[14]_OTERM263 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N54
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \A[3]_OTERM189  & ( \A[0]_OTERM221  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 )) # (\A[1]_OTERM225 ))) # (\B[1]_OTERM265  & (((\A[2]_OTERM185 ) # (\B[0]_OTERM223 )))) ) ) ) # ( !\A[3]_OTERM189  & ( \A[0]_OTERM221  & ( 
// (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 )) # (\A[1]_OTERM225 ))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223  & \A[2]_OTERM185 )))) ) ) ) # ( \A[3]_OTERM189  & ( !\A[0]_OTERM221  & ( (!\B[1]_OTERM265  & (\A[1]_OTERM225  & (\B[0]_OTERM223 ))) # (\B[1]_OTERM265  
// & (((\A[2]_OTERM185 ) # (\B[0]_OTERM223 )))) ) ) ) # ( !\A[3]_OTERM189  & ( !\A[0]_OTERM221  & ( (!\B[1]_OTERM265  & (\A[1]_OTERM225  & (\B[0]_OTERM223 ))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223  & \A[2]_OTERM185 )))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[1]_OTERM225 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[2]_OTERM185 ),
	.datae(!\A[3]_OTERM189 ),
	.dataf(!\A[0]_OTERM221 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N39
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \A[4]_OTERM193  & ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265  & (\A[5]_OTERM195 )) # (\B[1]_OTERM265  & ((\A[7]_OTERM213 ))) ) ) ) # ( !\A[4]_OTERM193  & ( \B[0]_OTERM223  & ( (!\B[1]_OTERM265  & (\A[5]_OTERM195 )) # 
// (\B[1]_OTERM265  & ((\A[7]_OTERM213 ))) ) ) ) # ( \A[4]_OTERM193  & ( !\B[0]_OTERM223  & ( (!\B[1]_OTERM265 ) # (\A[6]_OTERM197 ) ) ) ) # ( !\A[4]_OTERM193  & ( !\B[0]_OTERM223  & ( (\A[6]_OTERM197  & \B[1]_OTERM265 ) ) ) )

	.dataa(!\A[6]_OTERM197 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[5]_OTERM195 ),
	.datad(!\A[7]_OTERM213 ),
	.datae(!\A[4]_OTERM193 ),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N36
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!\B[3]_OTERM267 ) # ((!\B[2]_OTERM269  & (\ShiftRight0~14_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~15_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( 
// \ShiftRight0~13_combout  & ( (!\B[2]_OTERM269  & (\B[3]_OTERM267  & (\ShiftRight0~14_combout ))) # (\B[2]_OTERM269  & ((!\B[3]_OTERM267 ) # ((\ShiftRight0~15_combout )))) ) ) ) # ( \ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( 
// (!\B[2]_OTERM269  & ((!\B[3]_OTERM267 ) # ((\ShiftRight0~14_combout )))) # (\B[2]_OTERM269  & (\B[3]_OTERM267  & ((\ShiftRight0~15_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( (\B[3]_OTERM267  & ((!\B[2]_OTERM269  & 
// (\ShiftRight0~14_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~15_combout ))))) ) ) )

	.dataa(!\B[2]_OTERM269 ),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\ShiftRight0~14_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N37
dffeas \ShiftRight0~16_NEW_REG614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~16_OTERM615 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~16_NEW_REG614 .is_wysiwyg = "true";
defparam \ShiftRight0~16_NEW_REG614 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N54
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \A[16]_OTERM227  & ( \A[17]_OTERM229  & ( (!\B[1]_OTERM265 ) # ((!\B[0]_OTERM223  & (\A[18]_OTERM231 )) # (\B[0]_OTERM223  & ((\A[19]_OTERM233 )))) ) ) ) # ( !\A[16]_OTERM227  & ( \A[17]_OTERM229  & ( (!\B[1]_OTERM265  & 
// (((\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & (\A[18]_OTERM231 )) # (\B[0]_OTERM223  & ((\A[19]_OTERM233 ))))) ) ) ) # ( \A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & 
// ((!\B[0]_OTERM223  & (\A[18]_OTERM231 )) # (\B[0]_OTERM223  & ((\A[19]_OTERM233 ))))) ) ) ) # ( !\A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & (\A[18]_OTERM231 )) # (\B[0]_OTERM223  & ((\A[19]_OTERM233 ))))) ) ) )

	.dataa(!\A[18]_OTERM231 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[19]_OTERM233 ),
	.datae(!\A[16]_OTERM227 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N36
cyclonev_lcell_comb \ShiftRight0~8_Duplicate (
// Equation(s):
// \ShiftRight0~8_Duplicate_63  = ( \B[0]_OTERM223  & ( \B[1]_OTERM265  & ( \A[23]_OTERM241  ) ) ) # ( !\B[0]_OTERM223  & ( \B[1]_OTERM265  & ( \A[22]_OTERM239  ) ) ) # ( \B[0]_OTERM223  & ( !\B[1]_OTERM265  & ( \A[21]_OTERM237  ) ) ) # ( !\B[0]_OTERM223  & 
// ( !\B[1]_OTERM265  & ( \A[20]_OTERM235  ) ) )

	.dataa(!\A[22]_OTERM239 ),
	.datab(!\A[21]_OTERM237 ),
	.datac(!\A[20]_OTERM235 ),
	.datad(!\A[23]_OTERM241 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\B[1]_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_Duplicate_63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8_Duplicate .extended_lut = "off";
defparam \ShiftRight0~8_Duplicate .lut_mask = 64'h0F0F3333555500FF;
defparam \ShiftRight0~8_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \A[25]_OTERM245  & ( \A[26]_OTERM247  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[24]_OTERM243 ))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[27]_OTERM249 )))) ) ) ) # ( !\A[25]_OTERM245  & ( \A[26]_OTERM247  & ( 
// (!\B[1]_OTERM265  & (\A[24]_OTERM243  & ((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[27]_OTERM249 )))) ) ) ) # ( \A[25]_OTERM245  & ( !\A[26]_OTERM247  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[24]_OTERM243 ))) # 
// (\B[1]_OTERM265  & (((\A[27]_OTERM249  & \B[0]_OTERM223 )))) ) ) ) # ( !\A[25]_OTERM245  & ( !\A[26]_OTERM247  & ( (!\B[1]_OTERM265  & (\A[24]_OTERM243  & ((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((\A[27]_OTERM249  & \B[0]_OTERM223 )))) ) ) )

	.dataa(!\A[24]_OTERM243 ),
	.datab(!\A[27]_OTERM249 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[25]_OTERM245 ),
	.dataf(!\A[26]_OTERM247 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \ShiftRight0~10_combout  & ( \ShiftRight0~9_combout  & ( ((!\B[2]_OTERM269  & (\ShiftRight0~7_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~8_Duplicate_63 )))) # (\B[3]_OTERM267 ) ) ) ) # ( !\ShiftRight0~10_combout  & ( 
// \ShiftRight0~9_combout  & ( (!\B[3]_OTERM267  & ((!\B[2]_OTERM269  & (\ShiftRight0~7_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~8_Duplicate_63 ))))) # (\B[3]_OTERM267  & (((!\B[2]_OTERM269 )))) ) ) ) # ( \ShiftRight0~10_combout  & ( 
// !\ShiftRight0~9_combout  & ( (!\B[3]_OTERM267  & ((!\B[2]_OTERM269  & (\ShiftRight0~7_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~8_Duplicate_63 ))))) # (\B[3]_OTERM267  & (((\B[2]_OTERM269 )))) ) ) ) # ( !\ShiftRight0~10_combout  & ( 
// !\ShiftRight0~9_combout  & ( (!\B[3]_OTERM267  & ((!\B[2]_OTERM269  & (\ShiftRight0~7_combout )) # (\B[2]_OTERM269  & ((\ShiftRight0~8_Duplicate_63 ))))) ) ) )

	.dataa(!\B[3]_OTERM267 ),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!\ShiftRight0~8_Duplicate_63 ),
	.datad(!\B[2]_OTERM269 ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N32
dffeas \ShiftRight0~11_NEW_REG612 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~11_OTERM613 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~11_NEW_REG612 .is_wysiwyg = "true";
defparam \ShiftRight0~11_NEW_REG612 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N3
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \IR[18]~DUPLICATE_q  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\B[4]~DUPLICATE_q  & (\ShiftRight0~16_OTERM615 )) # (\B[4]~DUPLICATE_q  & ((\ShiftRight0~11_OTERM613 ))))) ) )

	.dataa(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datab(!\ShiftRight0~16_OTERM615 ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\ShiftRight0~11_OTERM613 ),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h00000000202A202A;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N20
dffeas \B[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[4]_OTERM177 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B[4] .is_wysiwyg = "true";
defparam \B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \ShiftLeft1~0_OTERM127DUPLICATE_q  & ( \ShiftLeft1~1_OTERM491  & ( (A[31] & (IR[18] & \ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) ) # ( !\ShiftLeft1~0_OTERM127DUPLICATE_q  & ( \ShiftLeft1~1_OTERM491  & ( (!IR[18] & (((!B[4] & 
// !\ShiftRight0~6_OTERM809DUPLICATE_q )))) # (IR[18] & (A[31] & ((\ShiftRight0~6_OTERM809DUPLICATE_q )))) ) ) ) # ( \ShiftLeft1~0_OTERM127DUPLICATE_q  & ( !\ShiftLeft1~1_OTERM491  & ( (A[31] & (IR[18] & \ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) ) # ( 
// !\ShiftLeft1~0_OTERM127DUPLICATE_q  & ( !\ShiftLeft1~1_OTERM491  & ( (A[31] & (IR[18] & \ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) )

	.dataa(!A[31]),
	.datab(!IR[18]),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.dataf(!\ShiftLeft1~1_OTERM491 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h00110011C0110011;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \Selector63~6 (
// Equation(s):
// \Selector63~6_combout  = ( \Selector31~2_combout  & ( (\Selector63~5_combout  & \Selector63~4_OTERM85 ) ) ) # ( !\Selector31~2_combout  & ( (\Selector63~5_combout  & (\Selector63~4_OTERM85  & \Selector31~3_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector63~5_combout ),
	.datac(!\Selector63~4_OTERM85 ),
	.datad(!\Selector31~3_combout ),
	.datae(gnd),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~6 .extended_lut = "off";
defparam \Selector63~6 .lut_mask = 64'h0003000303030303;
defparam \Selector63~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \IR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[25] .is_wysiwyg = "true";
defparam \IR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = ( !IR[20] & ( (!IR[29] & (!\IR[21]~DUPLICATE_q  & IR[25])) ) )

	.dataa(gnd),
	.datab(!IR[29]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!IR[25]),
	.datae(gnd),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~0 .extended_lut = "off";
defparam \Selector63~0 .lut_mask = 64'h00C000C000000000;
defparam \Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \Selector63~1 (
// Equation(s):
// \Selector63~1_combout  = ( \Selector63~0_combout  & ( (!IR[22] & (IR[31] & IR[23])) ) )

	.dataa(!IR[22]),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(!IR[23]),
	.datae(gnd),
	.dataf(!\Selector63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~1 .extended_lut = "off";
defparam \Selector63~1 .lut_mask = 64'h00000000000A000A;
defparam \Selector63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( !\imem~82_combout  & ( !\imem~133_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~133_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N43
dffeas \Selector31~1_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector31~1_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector31~1_NEW_REG110 .is_wysiwyg = "true";
defparam \Selector31~1_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \Selector63~2 (
// Equation(s):
// \Selector63~2_combout  = ( \Equal1~2_combout  & ( \Equal1~7_combout  & ( (!\IR[19]~DUPLICATE_q  & (!IR[18] & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))) # (\IR[19]~DUPLICATE_q  & (IR[18] & (\Equal1~4_combout  & \Equal1~9_combout ))) ) ) ) # ( 
// !\Equal1~2_combout  & ( \Equal1~7_combout  & ( (!\IR[19]~DUPLICATE_q  & !IR[18]) ) ) ) # ( \Equal1~2_combout  & ( !\Equal1~7_combout  & ( (!\IR[19]~DUPLICATE_q  & !IR[18]) ) ) ) # ( !\Equal1~2_combout  & ( !\Equal1~7_combout  & ( (!\IR[19]~DUPLICATE_q  & 
// !IR[18]) ) ) )

	.dataa(!\IR[19]~DUPLICATE_q ),
	.datab(!IR[18]),
	.datac(!\Equal1~4_combout ),
	.datad(!\Equal1~9_combout ),
	.datae(!\Equal1~2_combout ),
	.dataf(!\Equal1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~2 .extended_lut = "off";
defparam \Selector63~2 .lut_mask = 64'h8888888888888881;
defparam \Selector63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \Selector63~3 (
// Equation(s):
// \Selector63~3_combout  = ( \LessThan1~21_combout  & ( \LessThan1~14_combout  & ( (!\Selector63~2_combout  & ((!\Selector31~1_OTERM111 ) # ((!\LessThan1~8_combout ) # (\LessThan1~22_combout )))) ) ) ) # ( !\LessThan1~21_combout  & ( \LessThan1~14_combout  
// & ( (!\Selector63~2_combout  & ((!\Selector31~1_OTERM111 ) # ((!\LessThan1~8_combout ) # (\LessThan1~22_combout )))) ) ) ) # ( \LessThan1~21_combout  & ( !\LessThan1~14_combout  & ( (!\Selector63~2_combout  & ((!\Selector31~1_OTERM111 ) # 
// (!\LessThan1~8_combout ))) ) ) ) # ( !\LessThan1~21_combout  & ( !\LessThan1~14_combout  & ( (!\Selector63~2_combout  & ((!\Selector31~1_OTERM111 ) # ((!\LessThan1~8_combout ) # (\LessThan1~22_combout )))) ) ) )

	.dataa(!\Selector31~1_OTERM111 ),
	.datab(!\LessThan1~8_combout ),
	.datac(!\LessThan1~22_combout ),
	.datad(!\Selector63~2_combout ),
	.datae(!\LessThan1~21_combout ),
	.dataf(!\LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~3 .extended_lut = "off";
defparam \Selector63~3 .lut_mask = 64'hEF00EE00EF00EF00;
defparam \Selector63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N33
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \B[0]_OTERM223  & ( !\A[0]_OTERM221  $ (((\IR[20]_OTERM183  & \IR[21]_OTERM199 ))) ) ) # ( !\B[0]_OTERM223  & ( (!\IR[20]_OTERM183  & (\A[0]_OTERM221 )) # (\IR[20]_OTERM183  & ((!\IR[21]_OTERM199 ))) ) )

	.dataa(!\IR[20]_OTERM183 ),
	.datab(gnd),
	.datac(!\A[0]_OTERM221 ),
	.datad(!\IR[21]_OTERM199 ),
	.datae(gnd),
	.dataf(!\B[0]_OTERM223 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h5F0A5F0AF0A5F0A5;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N35
dffeas \Selector31~5_NEW_REG600 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector31~5_OTERM601 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector31~5_NEW_REG600 .is_wysiwyg = "true";
defparam \Selector31~5_NEW_REG600 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N57
cyclonev_lcell_comb \Selector21~0_NEW_REG88_NEW202 (
// Equation(s):
// \Selector21~0_NEW_REG88_OTERM203  = ( \imem~38_combout  & ( (!\Decoder9~1_combout  & \Selector21~0_OTERM89 ) ) ) # ( !\imem~38_combout  & ( (!\Decoder9~1_combout  & ((\Selector21~0_OTERM89 ))) # (\Decoder9~1_combout  & (\imem~43_combout )) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(!\imem~43_combout ),
	.datac(gnd),
	.datad(!\Selector21~0_OTERM89 ),
	.datae(gnd),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_NEW_REG88_OTERM203 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0_NEW_REG88_NEW202 .extended_lut = "off";
defparam \Selector21~0_NEW_REG88_NEW202 .lut_mask = 64'h11BB11BB00AA00AA;
defparam \Selector21~0_NEW_REG88_NEW202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N59
dffeas \Selector21~0_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~0_NEW_REG88_OTERM203 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector21~0_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector21~0_NEW_REG88 .is_wysiwyg = "true";
defparam \Selector21~0_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \Selector63~9_NEW_REG86_NEW830 (
// Equation(s):
// \Selector63~9_NEW_REG86_OTERM831  = ( \imem~133_combout  & ( (!\Decoder9~1_combout  & \Selector63~9_OTERM87 ) ) ) # ( !\imem~133_combout  & ( (!\Decoder9~1_combout  & (((\Selector63~9_OTERM87 )))) # (\Decoder9~1_combout  & (!\imem~38_combout  & 
// (\imem~82_combout ))) ) )

	.dataa(!\imem~38_combout ),
	.datab(!\imem~82_combout ),
	.datac(!\Decoder9~1_combout ),
	.datad(!\Selector63~9_OTERM87 ),
	.datae(gnd),
	.dataf(!\imem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~9_NEW_REG86_OTERM831 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~9_NEW_REG86_NEW830 .extended_lut = "off";
defparam \Selector63~9_NEW_REG86_NEW830 .lut_mask = 64'h02F202F200F000F0;
defparam \Selector63~9_NEW_REG86_NEW830 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N14
dffeas \Selector63~9_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector63~9_NEW_REG86_OTERM831 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector63~9_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector63~9_NEW_REG86 .is_wysiwyg = "true";
defparam \Selector63~9_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \A[0]_OTERM221  & ( (!\IR[19]_OTERM215  & (\IR[18]_OTERM327  & (!\B[0]_OTERM223  $ (!\IR[21]_OTERM199 )))) # (\IR[19]_OTERM215  & (((\IR[21]_OTERM199  & !\IR[18]_OTERM327 )))) ) ) # ( !\A[0]_OTERM221  & ( (!\B[0]_OTERM223  & 
// (!\IR[21]_OTERM199  & (!\IR[19]_OTERM215  $ (!\IR[18]_OTERM327 )))) # (\B[0]_OTERM223  & (\IR[21]_OTERM199  & (!\IR[19]_OTERM215  $ (!\IR[18]_OTERM327 )))) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\IR[19]_OTERM215 ),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\IR[18]_OTERM327 ),
	.datae(gnd),
	.dataf(!\A[0]_OTERM221 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h2184218403480348;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N38
dffeas \Selector31~4_NEW_REG348 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector31~4_OTERM349 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector31~4_NEW_REG348 .is_wysiwyg = "true";
defparam \Selector31~4_NEW_REG348 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N45
cyclonev_lcell_comb \Selector63~10_Duplicate (
// Equation(s):
// \Selector63~10_Duplicate_24  = ( \Selector63~5_combout  & ( (!\Selector31~5_OTERM601  & (\Selector21~0_OTERM89  & ((\Selector31~4_OTERM349 )))) # (\Selector31~5_OTERM601  & (((\Selector21~0_OTERM89  & \Selector31~4_OTERM349 )) # (\Selector63~9_OTERM87 ))) 
// ) )

	.dataa(!\Selector31~5_OTERM601 ),
	.datab(!\Selector21~0_OTERM89 ),
	.datac(!\Selector63~9_OTERM87 ),
	.datad(!\Selector31~4_OTERM349 ),
	.datae(gnd),
	.dataf(!\Selector63~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~10_Duplicate_24 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~10_Duplicate .extended_lut = "off";
defparam \Selector63~10_Duplicate .lut_mask = 64'h0000000005370537;
defparam \Selector63~10_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \Selector63~11 (
// Equation(s):
// \Selector63~11_combout  = ( \Equal1~10_combout  & ( !\Selector63~7_combout  & ( (!\Selector63~10_Duplicate_24  & !\Selector63~8_combout ) ) ) ) # ( !\Equal1~10_combout  & ( !\Selector63~7_combout  & ( (!\Selector63~10_Duplicate_24  & 
// ((!\Decoder9~0_combout ) # (!\Selector63~8_combout ))) ) ) )

	.dataa(!\Decoder9~0_combout ),
	.datab(!\Selector63~10_Duplicate_24 ),
	.datac(!\Selector63~8_combout ),
	.datad(gnd),
	.datae(!\Equal1~10_combout ),
	.dataf(!\Selector63~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~11 .extended_lut = "off";
defparam \Selector63~11 .lut_mask = 64'hC8C8C0C000000000;
defparam \Selector63~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \Selector63~12 (
// Equation(s):
// \Selector63~12_combout  = ( \Selector63~3_combout  & ( \Selector63~11_combout  & ( (!\Selector63~6_combout  & ((!\Selector31~0_combout ) # ((!\Selector63~1_combout ) # (\LessThan0~24_combout )))) ) ) ) # ( !\Selector63~3_combout  & ( 
// \Selector63~11_combout  & ( (!\Selector63~6_combout  & !\Selector63~1_combout ) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector63~6_combout ),
	.datac(!\LessThan0~24_combout ),
	.datad(!\Selector63~1_combout ),
	.datae(!\Selector63~3_combout ),
	.dataf(!\Selector63~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~12 .extended_lut = "off";
defparam \Selector63~12 .lut_mask = 64'h00000000CC00CC8C;
defparam \Selector63~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \Selector63~15 (
// Equation(s):
// \Selector63~15_combout  = ( \Selector63~13_combout  & ( \Selector63~12_combout  & ( (!\IR[28]~DUPLICATE_q  & ((!IR[27] & ((\Selector63~7_combout ))) # (IR[27] & (\Selector63~14_combout )))) # (\IR[28]~DUPLICATE_q  & (((!IR[27])))) ) ) ) # ( 
// !\Selector63~13_combout  & ( \Selector63~12_combout  & ( (!\IR[28]~DUPLICATE_q  & ((!IR[27] & ((\Selector63~7_combout ))) # (IR[27] & (\Selector63~14_combout )))) ) ) ) # ( \Selector63~13_combout  & ( !\Selector63~12_combout  & ( ((!IR[27] & 
// ((\Selector63~7_combout ))) # (IR[27] & (\Selector63~14_combout ))) # (\IR[28]~DUPLICATE_q ) ) ) ) # ( !\Selector63~13_combout  & ( !\Selector63~12_combout  & ( (!\IR[28]~DUPLICATE_q  & ((!IR[27] & ((\Selector63~7_combout ))) # (IR[27] & 
// (\Selector63~14_combout )))) # (\IR[28]~DUPLICATE_q  & (((IR[27])))) ) ) )

	.dataa(!\IR[28]~DUPLICATE_q ),
	.datab(!\Selector63~14_combout ),
	.datac(!\Selector63~7_combout ),
	.datad(!IR[27]),
	.datae(!\Selector63~13_combout ),
	.dataf(!\Selector63~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~15 .extended_lut = "off";
defparam \Selector63~15 .lut_mask = 64'h0A775F770A225F22;
defparam \Selector63~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N9
cyclonev_lcell_comb \regs~0 (
// Equation(s):
// \regs~0_combout  = ( \memin[0]~3_combout  & ( (\always2~0_combout ) # (\keyval~0_combout ) ) ) # ( !\memin[0]~3_combout  & ( (\keyval~0_combout  & !\always2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\keyval~0_combout ),
	.datad(!\always2~0_combout ),
	.datae(gnd),
	.dataf(!\memin[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0 .extended_lut = "off";
defparam \regs~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \regs~15 (
// Equation(s):
// \regs~15_combout  = ( \regs~4_combout  & ( !\Equal0~0_combout  & ( (IR[3] & (!IR[2] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\WideOr18~0_combout ))) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\WideOr18~0_combout ),
	.datae(!\regs~4_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~15 .extended_lut = "off";
defparam \regs~15 .lut_mask = 64'h0000040000000000;
defparam \regs~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \regs~16 (
// Equation(s):
// \regs~16_combout  = ( \Selector70~4_combout  & ( \Selector72~4_combout  & ( ((!\Selector71~4_combout  & (!\Selector69~4_combout  & \always2~0_combout ))) # (\regs~15_combout ) ) ) ) # ( !\Selector70~4_combout  & ( \Selector72~4_combout  & ( 
// \regs~15_combout  ) ) ) # ( \Selector70~4_combout  & ( !\Selector72~4_combout  & ( \regs~15_combout  ) ) ) # ( !\Selector70~4_combout  & ( !\Selector72~4_combout  & ( \regs~15_combout  ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\regs~15_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~16 .extended_lut = "off";
defparam \regs~16 .lut_mask = 64'h0F0F0F0F0F0F0F8F;
defparam \regs~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N49
dffeas \regs[5][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \regs~13 (
// Equation(s):
// \regs~13_combout  = ( !\WideOr18~0_combout  & ( \regs~1_combout  & ( (!IR[2] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Equal0~0_combout  & IR[3]))) ) ) )

	.dataa(!IR[2]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!IR[3]),
	.datae(!\WideOr18~0_combout ),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13 .extended_lut = "off";
defparam \regs~13 .lut_mask = 64'h0000000000200000;
defparam \regs~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \regs~14 (
// Equation(s):
// \regs~14_combout  = ( \Selector70~4_combout  & ( \Selector72~4_combout  & ( \regs~13_combout  ) ) ) # ( !\Selector70~4_combout  & ( \Selector72~4_combout  & ( \regs~13_combout  ) ) ) # ( \Selector70~4_combout  & ( !\Selector72~4_combout  & ( 
// ((\always2~0_combout  & (!\Selector71~4_combout  & !\Selector69~4_combout ))) # (\regs~13_combout ) ) ) ) # ( !\Selector70~4_combout  & ( !\Selector72~4_combout  & ( \regs~13_combout  ) ) )

	.dataa(!\regs~13_combout ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14 .extended_lut = "off";
defparam \regs~14 .lut_mask = 64'h5555755555555555;
defparam \regs~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N4
dffeas \regs[4][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \regs~19 (
// Equation(s):
// \regs~19_combout  = ( !IR[2] & ( !\Equal0~0_combout  & ( (IR[3] & (!\WideOr18~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~10_combout ))) ) ) )

	.dataa(!IR[3]),
	.datab(!\WideOr18~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\regs~10_combout ),
	.datae(!IR[2]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~19 .extended_lut = "off";
defparam \regs~19 .lut_mask = 64'h0004000000000000;
defparam \regs~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \regs~20 (
// Equation(s):
// \regs~20_combout  = ( \Selector70~4_combout  & ( \Selector72~4_combout  & ( ((\Selector71~4_combout  & (!\Selector69~4_combout  & \always2~0_combout ))) # (\regs~19_combout ) ) ) ) # ( !\Selector70~4_combout  & ( \Selector72~4_combout  & ( 
// \regs~19_combout  ) ) ) # ( \Selector70~4_combout  & ( !\Selector72~4_combout  & ( \regs~19_combout  ) ) ) # ( !\Selector70~4_combout  & ( !\Selector72~4_combout  & ( \regs~19_combout  ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\regs~19_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~20 .extended_lut = "off";
defparam \regs~20 .lut_mask = 64'h0F0F0F0F0F0F0F4F;
defparam \regs~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \regs[7][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N24
cyclonev_lcell_comb \regs~17 (
// Equation(s):
// \regs~17_combout  = ( !IR[2] & ( IR[3] & ( (\regs~7_combout  & (!\Equal0~0_combout  & (!\WideOr18~0_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\regs~7_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!IR[2]),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~17 .extended_lut = "off";
defparam \regs~17 .lut_mask = 64'h0000000000400000;
defparam \regs~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \regs~18 (
// Equation(s):
// \regs~18_combout  = ( \Selector71~4_combout  & ( \regs~17_combout  ) ) # ( !\Selector71~4_combout  & ( \regs~17_combout  ) ) # ( \Selector71~4_combout  & ( !\regs~17_combout  & ( (\always2~0_combout  & (\Selector70~4_combout  & (!\Selector69~4_combout  & 
// !\Selector72~4_combout ))) ) ) )

	.dataa(!\always2~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\regs~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~18 .extended_lut = "off";
defparam \regs~18 .lut_mask = 64'h00001000FFFFFFFF;
defparam \regs~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \regs[6][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[6][0]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[5][0]~q )) # (\Selector71~4_combout  & ((\regs[7][0]~DUPLICATE_q ))) ) ) ) # ( !\regs[6][0]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[5][0]~q )) # (\Selector71~4_combout  & ((\regs[7][0]~DUPLICATE_q ))) ) ) ) # ( \regs[6][0]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[4][0]~DUPLICATE_q ) ) ) ) # ( !\regs[6][0]~q  & ( !\Selector72~4_combout  & ( 
// (\regs[4][0]~DUPLICATE_q  & !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\regs[4][0]~DUPLICATE_q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[7][0]~DUPLICATE_q ),
	.datae(!\regs[6][0]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \regs~23 (
// Equation(s):
// \regs~23_combout  = ( !\Equal0~0_combout  & ( \regs~4_combout  & ( (!\WideOr18~0_combout  & (!IR[3] & (IR[2] & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~23 .extended_lut = "off";
defparam \regs~23 .lut_mask = 64'h0000000000080000;
defparam \regs~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \regs~24 (
// Equation(s):
// \regs~24_combout  = ( \Selector69~4_combout  & ( \Selector72~4_combout  & ( ((\always2~0_combout  & (!\Selector70~4_combout  & !\Selector71~4_combout ))) # (\regs~23_combout ) ) ) ) # ( !\Selector69~4_combout  & ( \Selector72~4_combout  & ( 
// \regs~23_combout  ) ) ) # ( \Selector69~4_combout  & ( !\Selector72~4_combout  & ( \regs~23_combout  ) ) ) # ( !\Selector69~4_combout  & ( !\Selector72~4_combout  & ( \regs~23_combout  ) ) )

	.dataa(!\always2~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs~23_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~24 .extended_lut = "off";
defparam \regs~24 .lut_mask = 64'h00FF00FF00FF40FF;
defparam \regs~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N28
dffeas \regs[9][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N16
dffeas \regs[10][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N4
dffeas \regs[8][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N33
cyclonev_lcell_comb \regs~27 (
// Equation(s):
// \regs~27_combout  = ( \regs~10_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Equal0~0_combout  & (IR[2] & (!\WideOr18~0_combout  & !IR[3]))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!IR[2]),
	.datac(!\WideOr18~0_combout ),
	.datad(!IR[3]),
	.datae(!\regs~10_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27 .extended_lut = "off";
defparam \regs~27 .lut_mask = 64'h0000000000002000;
defparam \regs~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \regs~28 (
// Equation(s):
// \regs~28_combout  = ( \Selector69~4_combout  & ( \regs~27_combout  ) ) # ( !\Selector69~4_combout  & ( \regs~27_combout  ) ) # ( \Selector69~4_combout  & ( !\regs~27_combout  & ( (\Selector72~4_Duplicate_6  & (\always2~0_combout  & (!\Selector70~4_combout 
//  & \Selector71~4_combout ))) ) ) )

	.dataa(!\Selector72~4_Duplicate_6 ),
	.datab(!\always2~0_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\regs~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~28 .extended_lut = "off";
defparam \regs~28 .lut_mask = 64'h00000010FFFFFFFF;
defparam \regs~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N59
dffeas \regs[11][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][0]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][0]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][0]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][0]~q  ) ) )

	.dataa(!\regs[9][0]~q ),
	.datab(!\regs[10][0]~q ),
	.datac(!\regs[8][0]~q ),
	.datad(!\regs[11][0]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N54
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( \regs~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N55
dffeas \regs[12][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N10
dffeas \regs[15][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N46
dffeas \regs[14][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \regs[13][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_Duplicate_6  & ( \regs[15][0]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_Duplicate_6  & ( \regs[13][0]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_Duplicate_6  & ( 
// \regs[14][0]~q  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_Duplicate_6  & ( \regs[12][0]~q  ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\regs[15][0]~q ),
	.datac(!\regs[14][0]~q ),
	.datad(!\regs[13][0]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N49
dffeas \regs[2][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N59
dffeas \regs[3][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N15
cyclonev_lcell_comb \regs~5 (
// Equation(s):
// \regs~5_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~4_combout  & ( (!\WideOr18~0_combout  & (!\Equal0~0_combout  & (IR[2] & IR[3]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!IR[2]),
	.datad(!IR[3]),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5 .extended_lut = "off";
defparam \regs~5 .lut_mask = 64'h0000000000000008;
defparam \regs~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N18
cyclonev_lcell_comb \regs~6 (
// Equation(s):
// \regs~6_combout  = ( \regs~5_combout  & ( \Selector71~4_combout  ) ) # ( \regs~5_combout  & ( !\Selector71~4_combout  ) ) # ( !\regs~5_combout  & ( !\Selector71~4_combout  & ( (!\Selector70~4_combout  & (\Selector72~4_combout  & (!\Selector69~4_combout  & 
// \always2~0_combout ))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\regs~5_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6 .extended_lut = "off";
defparam \regs~6 .lut_mask = 64'h0020FFFF0000FFFF;
defparam \regs~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N53
dffeas \regs[1][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N6
cyclonev_lcell_comb \regs~2 (
// Equation(s):
// \regs~2_combout  = ( \regs~1_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\WideOr18~0_combout  & (!\Equal0~0_combout  & (IR[3] & IR[2]))) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\regs~1_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2 .extended_lut = "off";
defparam \regs~2 .lut_mask = 64'h0000000000000008;
defparam \regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N48
cyclonev_lcell_comb \regs~3 (
// Equation(s):
// \regs~3_combout  = ( \always2~0_combout  & ( \regs~2_combout  ) ) # ( !\always2~0_combout  & ( \regs~2_combout  ) ) # ( \always2~0_combout  & ( !\regs~2_combout  & ( (!\Selector72~4_combout  & (!\Selector69~4_combout  & (!\Selector70~4_combout  & 
// !\Selector71~4_combout ))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\always2~0_combout ),
	.dataf(!\regs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3 .extended_lut = "off";
defparam \regs~3 .lut_mask = 64'h00008000FFFFFFFF;
defparam \regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N40
dffeas \regs[0][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][0]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][0]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][0]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][0]~q  ) ) )

	.dataa(!\regs[2][0]~q ),
	.datab(!\regs[3][0]~q ),
	.datac(!\regs[1][0]~q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \memin[0]~129 (
// Equation(s):
// \memin[0]~129_combout  = ( !\Selector69~4_combout  & ( (\WideOr24~0_combout  & ((!\Selector70~4_combout  & (((\Mux31~0_combout )))) # (\Selector70~4_combout  & (\Mux31~1_combout )))) ) ) # ( \Selector69~4_combout  & ( ((\WideOr24~0_combout  & 
// ((!\Selector70~4_combout  & (\Mux31~2_combout )) # (\Selector70~4_combout  & ((\Mux31~3_combout )))))) ) )

	.dataa(!\Mux31~1_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\Mux31~2_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Mux31~3_combout ),
	.datag(!\Mux31~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~129 .extended_lut = "on";
defparam \memin[0]~129 .lut_mask = 64'h0311030003110333;
defparam \memin[0]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \memin[0]~3 (
// Equation(s):
// \memin[0]~3_combout  = ( \Selector63~15_combout  & ( \memin[0]~129_combout  ) ) # ( !\Selector63~15_combout  & ( \memin[0]~129_combout  ) ) # ( \Selector63~15_combout  & ( !\memin[0]~129_combout  & ( (!\memin[0]~2_combout ) # ((\WideOr19~0_combout  & 
// ((!\Selector63~21_combout ) # (\Selector63~16_combout )))) ) ) ) # ( !\Selector63~15_combout  & ( !\memin[0]~129_combout  & ( (!\memin[0]~2_combout ) # ((\WideOr19~0_combout  & !\Selector63~21_combout )) ) ) )

	.dataa(!\Selector63~16_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector63~21_combout ),
	.datad(!\memin[0]~2_combout ),
	.datae(!\Selector63~15_combout ),
	.dataf(!\memin[0]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~3 .extended_lut = "off";
defparam \memin[0]~3 .lut_mask = 64'hFF30FF31FFFFFFFF;
defparam \memin[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N9
cyclonev_lcell_comb \A[0]_NEW220 (
// Equation(s):
// \A[0]_OTERM221  = ( \memin[0]~3_combout  & ( (\WideOr23~0_combout ) # (\A[0]~DUPLICATE_q ) ) ) # ( !\memin[0]~3_combout  & ( (\A[0]~DUPLICATE_q  & !\WideOr23~0_combout ) ) )

	.dataa(!\A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[0]_OTERM221 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[0]_NEW220 .extended_lut = "off";
defparam \A[0]_NEW220 .lut_mask = 64'h5500550055FF55FF;
defparam \A[0]_NEW220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \ShiftLeft1~19 (
// Equation(s):
// \ShiftLeft1~19_combout  = ( \A[1]_OTERM225  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223 ) # (\A[0]_OTERM221 ))) ) ) # ( !\A[1]_OTERM225  & ( (\A[0]_OTERM221  & (\B[0]_OTERM223  & !\B[1]_OTERM265 )) ) )

	.dataa(!\A[0]_OTERM221 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(gnd),
	.datad(!\B[1]_OTERM265 ),
	.datae(gnd),
	.dataf(!\A[1]_OTERM225 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~19 .extended_lut = "off";
defparam \ShiftLeft1~19 .lut_mask = 64'h11001100DD00DD00;
defparam \ShiftLeft1~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N49
dffeas \ShiftLeft1~19_OTERM547DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~19_OTERM547DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~19_OTERM547DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~19_OTERM547DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N0
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \A[19]_OTERM233  & ( \A[17]_OTERM229  & ( (!\B[0]_OTERM223 ) # ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 )))) ) ) ) # ( !\A[19]_OTERM233  & ( \A[17]_OTERM229  & ( (!\B[0]_OTERM223  & 
// (((!\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 ))))) ) ) ) # ( \A[19]_OTERM233  & ( !\A[17]_OTERM229  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & 
// ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 ))))) ) ) ) # ( !\A[19]_OTERM233  & ( !\A[17]_OTERM229  & ( (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 ))))) ) ) )

	.dataa(!\A[18]_OTERM231 ),
	.datab(!\A[20]_OTERM235 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[19]_OTERM233 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h050305F3F503F5F3;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N2
dffeas \ShiftRight0~59_OTERM685_NEW_REG1688_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~59_OTERM685_OTERM1689_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~59_OTERM685_NEW_REG1688_Duplicate .is_wysiwyg = "true";
defparam \ShiftRight0~59_OTERM685_NEW_REG1688_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \A[31]_OTERM257  & ( ((!\B[0]_OTERM223  & ((\A[29]_OTERM253 ))) # (\B[0]_OTERM223  & (\A[30]_OTERM255 ))) # (\B[1]_OTERM265 ) ) ) # ( !\A[31]_OTERM257  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[29]_OTERM253 ))) # 
// (\B[0]_OTERM223  & (\A[30]_OTERM255 )))) ) )

	.dataa(!\A[30]_OTERM255 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[29]_OTERM253 ),
	.datae(gnd),
	.dataf(!\A[31]_OTERM257 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h04C404C437F737F7;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \ShiftRight0~34_OTERM657_NEW_REG1696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~34_OTERM657_OTERM1697 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~34_OTERM657_NEW_REG1696 .is_wysiwyg = "true";
defparam \ShiftRight0~34_OTERM657_NEW_REG1696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \A[28]_OTERM251  & ( \A[27]_OTERM249  & ( ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 ))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[28]_OTERM251  & ( \A[27]_OTERM249  & ( (!\B[1]_OTERM265  & 
// ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) # (\B[1]_OTERM265  & (!\B[0]_OTERM223 )) ) ) ) # ( \A[28]_OTERM251  & ( !\A[27]_OTERM249  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # 
// (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) # (\B[1]_OTERM265  & (\B[0]_OTERM223 )) ) ) ) # ( !\A[28]_OTERM251  & ( !\A[27]_OTERM249  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\A[26]_OTERM247 ),
	.datad(!\A[25]_OTERM245 ),
	.datae(!\A[28]_OTERM251 ),
	.dataf(!\A[27]_OTERM249 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N26
dffeas \ShiftRight0~59_OTERM685_NEW_REG1686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~59_OTERM685_OTERM1687 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~59_OTERM685_NEW_REG1686 .is_wysiwyg = "true";
defparam \ShiftRight0~59_OTERM685_NEW_REG1686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \B[0]_OTERM223  & ( \A[21]_OTERM237  & ( (!\B[1]_OTERM265  & (\A[22]_OTERM239 )) # (\B[1]_OTERM265  & ((\A[24]_OTERM243 ))) ) ) ) # ( !\B[0]_OTERM223  & ( \A[21]_OTERM237  & ( (!\B[1]_OTERM265 ) # (\A[23]_OTERM241 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[21]_OTERM237  & ( (!\B[1]_OTERM265  & (\A[22]_OTERM239 )) # (\B[1]_OTERM265  & ((\A[24]_OTERM243 ))) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[21]_OTERM237  & ( (\A[23]_OTERM241  & \B[1]_OTERM265 ) ) ) )

	.dataa(!\A[22]_OTERM239 ),
	.datab(!\A[23]_OTERM241 ),
	.datac(!\A[24]_OTERM243 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[21]_OTERM237 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N32
dffeas \ShiftRight0~59_OTERM685_NEW_REG1684 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~59_OTERM685_OTERM1685 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~59_OTERM685_NEW_REG1684 .is_wysiwyg = "true";
defparam \ShiftRight0~59_OTERM685_NEW_REG1684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \B[3]~_Duplicate_18  & ( \B[2]~_Duplicate_19  & ( \ShiftRight0~34_OTERM657_OTERM1697  ) ) ) # ( !\B[3]~_Duplicate_18  & ( \B[2]~_Duplicate_19  & ( \ShiftRight0~59_OTERM685_OTERM1685  ) ) ) # ( \B[3]~_Duplicate_18  & ( 
// !\B[2]~_Duplicate_19  & ( \ShiftRight0~59_OTERM685_OTERM1687  ) ) ) # ( !\B[3]~_Duplicate_18  & ( !\B[2]~_Duplicate_19  & ( \ShiftRight0~59_OTERM685_OTERM1689_Duplicate  ) ) )

	.dataa(!\ShiftRight0~59_OTERM685_OTERM1689_Duplicate ),
	.datab(!\ShiftRight0~34_OTERM657_OTERM1697 ),
	.datac(!\ShiftRight0~59_OTERM685_OTERM1687 ),
	.datad(!\ShiftRight0~59_OTERM685_OTERM1685 ),
	.datae(!\B[3]~_Duplicate_18 ),
	.dataf(!\B[2]~_Duplicate_19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = ( !\ShiftLeft1~0_OTERM127DUPLICATE_q  & ( !\B[4]~DUPLICATE_q  & ( (!\IR[18]~DUPLICATE_q  & \Selector63~4_OTERM85 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector63~4_OTERM85 ),
	.datae(!\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~0 .extended_lut = "off";
defparam \Selector60~0 .lut_mask = 64'h00F0000000000000;
defparam \Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \Selector62~3_NEW_REG332 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~3_OTERM333 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~3_NEW_REG332 .is_wysiwyg = "true";
defparam \Selector62~3_NEW_REG332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \Selector62~6 (
// Equation(s):
// \Selector62~6_combout  = ( \Selector62~3_OTERM333  & ( \ShiftRight0~6_OTERM809DUPLICATE_q  ) ) # ( \Selector62~3_OTERM333  & ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( (!\Selector62~5_OTERM335DUPLICATE_q  & (\ShiftLeft1~19_OTERM547DUPLICATE_q  & 
// ((\Selector60~0_combout )))) # (\Selector62~5_OTERM335DUPLICATE_q  & (((\ShiftLeft1~19_OTERM547DUPLICATE_q  & \Selector60~0_combout )) # (\ShiftRight0~34_combout ))) ) ) ) # ( !\Selector62~3_OTERM333  & ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( 
// (!\Selector62~5_OTERM335DUPLICATE_q  & (\ShiftLeft1~19_OTERM547DUPLICATE_q  & ((\Selector60~0_combout )))) # (\Selector62~5_OTERM335DUPLICATE_q  & (((\ShiftLeft1~19_OTERM547DUPLICATE_q  & \Selector60~0_combout )) # (\ShiftRight0~34_combout ))) ) ) )

	.dataa(!\Selector62~5_OTERM335DUPLICATE_q ),
	.datab(!\ShiftLeft1~19_OTERM547DUPLICATE_q ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\Selector60~0_combout ),
	.datae(!\Selector62~3_OTERM333 ),
	.dataf(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~6 .extended_lut = "off";
defparam \Selector62~6 .lut_mask = 64'h053705370000FFFF;
defparam \Selector62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N15
cyclonev_lcell_comb \B[0]_NEW222~_Duplicate (
// Equation(s):
// \B[0]_OTERM223~_Duplicate  = ( \memin[0]~3_combout  & ( (\WideOr20~0_combout ) # (B[0]) ) ) # ( !\memin[0]~3_combout  & ( (B[0] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(!B[0]),
	.datac(!\WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[0]_OTERM223~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[0]_NEW222~_Duplicate .extended_lut = "off";
defparam \B[0]_NEW222~_Duplicate .lut_mask = 64'h303030303F3F3F3F;
defparam \B[0]_NEW222~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~2  = CARRY(( \B[0]_OTERM223~_Duplicate  ) + ( \A[0]_OTERM221  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\A[0]_OTERM221 ),
	.datac(gnd),
	.datad(!\B[0]_OTERM223~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N3
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \A[1]_OTERM225  ) + ( \B[1]_OTERM265  ) + ( \Add2~2  ))
// \Add2~70  = CARRY(( \A[1]_OTERM225  ) + ( \B[1]_OTERM265  ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[1]_OTERM225 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N4
dffeas \Add2~69_NEW_REG452 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~69_OTERM453 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~69_NEW_REG452 .is_wysiwyg = "true";
defparam \Add2~69_NEW_REG452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N33
cyclonev_lcell_comb \Selector62~10 (
// Equation(s):
// \Selector62~10_combout  = ( \IR[26]~DUPLICATE_q  & ( (!B[1] & (!IR[27] & A[1])) # (B[1] & (!IR[27] $ (A[1]))) ) ) # ( !\IR[26]~DUPLICATE_q  & ( (IR[27] & ((A[1]) # (B[1]))) ) )

	.dataa(!B[1]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!A[1]),
	.datae(gnd),
	.dataf(!\IR[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~10 .extended_lut = "off";
defparam \Selector62~10 .lut_mask = 64'h050F050F50A550A5;
defparam \Selector62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \Selector62~11 (
// Equation(s):
// \Selector62~11_combout  = ( \Selector32~0_combout  & ( (\Selector62~10_combout  & \Selector63~17_OTERM117DUPLICATE_q ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector62~10_combout  & \Selector63~17_OTERM117DUPLICATE_q )) # (\Add2~69_OTERM453 ) ) )

	.dataa(gnd),
	.datab(!\Add2~69_OTERM453 ),
	.datac(!\Selector62~10_combout ),
	.datad(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~11 .extended_lut = "off";
defparam \Selector62~11 .lut_mask = 64'h333F333F000F000F;
defparam \Selector62~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N10
dffeas \Selector62~2_NEW_REG154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~2_OTERM155 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~2_NEW_REG154 .is_wysiwyg = "true";
defparam \Selector62~2_NEW_REG154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N0
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \A[12]_OTERM207  & ( \A[10]_OTERM259  & ( ((!\B[1]_OTERM265  & ((\A[9]_OTERM201 ))) # (\B[1]_OTERM265  & (\A[11]_OTERM261 ))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[12]_OTERM207  & ( \A[10]_OTERM259  & ( (!\B[0]_OTERM223  & 
// ((!\B[1]_OTERM265  & ((\A[9]_OTERM201 ))) # (\B[1]_OTERM265  & (\A[11]_OTERM261 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )))) ) ) ) # ( \A[12]_OTERM207  & ( !\A[10]_OTERM259  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & ((\A[9]_OTERM201 ))) # 
// (\B[1]_OTERM265  & (\A[11]_OTERM261 )))) # (\B[0]_OTERM223  & (((\B[1]_OTERM265 )))) ) ) ) # ( !\A[12]_OTERM207  & ( !\A[10]_OTERM259  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & ((\A[9]_OTERM201 ))) # (\B[1]_OTERM265  & (\A[11]_OTERM261 )))) ) ) )

	.dataa(!\A[11]_OTERM261 ),
	.datab(!\A[9]_OTERM201 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[12]_OTERM207 ),
	.dataf(!\A[10]_OTERM259 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h3050305F3F503F5F;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N2
dffeas \ShiftRight0~37_NEW_REG580 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~37_OTERM581 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~37_NEW_REG580 .is_wysiwyg = "true";
defparam \ShiftRight0~37_NEW_REG580 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N30
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \B[0]_OTERM223  & ( \A[15]_OTERM211  & ( (!\B[1]_OTERM265  & (\A[14]_OTERM263 )) # (\B[1]_OTERM265  & ((\A[16]_OTERM227 ))) ) ) ) # ( !\B[0]_OTERM223  & ( \A[15]_OTERM211  & ( (\B[1]_OTERM265 ) # (\A[13]_OTERM209 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[15]_OTERM211  & ( (!\B[1]_OTERM265  & (\A[14]_OTERM263 )) # (\B[1]_OTERM265  & ((\A[16]_OTERM227 ))) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[15]_OTERM211  & ( (\A[13]_OTERM209  & !\B[1]_OTERM265 ) ) ) )

	.dataa(!\A[13]_OTERM209 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\A[14]_OTERM263 ),
	.datad(!\A[16]_OTERM227 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[15]_OTERM211 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h44440C3F77770C3F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N32
dffeas \ShiftRight0~38_NEW_REG582 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~38_OTERM583 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~38_NEW_REG582 .is_wysiwyg = "true";
defparam \ShiftRight0~38_NEW_REG582 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N51
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \A[6]_OTERM197  & ( \B[1]_OTERM265  & ( (!\B[0]_OTERM223  & (\A[7]_OTERM213 )) # (\B[0]_OTERM223  & ((\A[8]_OTERM181 ))) ) ) ) # ( !\A[6]_OTERM197  & ( \B[1]_OTERM265  & ( (!\B[0]_OTERM223  & (\A[7]_OTERM213 )) # 
// (\B[0]_OTERM223  & ((\A[8]_OTERM181 ))) ) ) ) # ( \A[6]_OTERM197  & ( !\B[1]_OTERM265  & ( (\A[5]_OTERM195 ) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[6]_OTERM197  & ( !\B[1]_OTERM265  & ( (!\B[0]_OTERM223  & \A[5]_OTERM195 ) ) ) )

	.dataa(!\A[7]_OTERM213 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\A[8]_OTERM181 ),
	.datad(!\A[5]_OTERM195 ),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\B[1]_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h00CC33FF47474747;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N53
dffeas \ShiftRight0~36_NEW_REG578 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~36_OTERM579 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~36_NEW_REG578 .is_wysiwyg = "true";
defparam \ShiftRight0~36_NEW_REG578 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N10
dffeas \A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[3]_OTERM189 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N39
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \A[1]~_Duplicate_11  & ( A[4] & ( (!\B[0]~DUPLICATE_q  & (((!\B[1]~_Duplicate_16 ) # (\A[3]~DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & (((\B[1]~_Duplicate_16 )) # (A[2]))) ) ) ) # ( !\A[1]~_Duplicate_11  & ( A[4] & ( 
// (!\B[0]~DUPLICATE_q  & (((\A[3]~DUPLICATE_q  & \B[1]~_Duplicate_16 )))) # (\B[0]~DUPLICATE_q  & (((\B[1]~_Duplicate_16 )) # (A[2]))) ) ) ) # ( \A[1]~_Duplicate_11  & ( !A[4] & ( (!\B[0]~DUPLICATE_q  & (((!\B[1]~_Duplicate_16 ) # (\A[3]~DUPLICATE_q )))) # 
// (\B[0]~DUPLICATE_q  & (A[2] & ((!\B[1]~_Duplicate_16 )))) ) ) ) # ( !\A[1]~_Duplicate_11  & ( !A[4] & ( (!\B[0]~DUPLICATE_q  & (((\A[3]~DUPLICATE_q  & \B[1]~_Duplicate_16 )))) # (\B[0]~DUPLICATE_q  & (A[2] & ((!\B[1]~_Duplicate_16 )))) ) ) )

	.dataa(!A[2]),
	.datab(!\A[3]~DUPLICATE_q ),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\B[1]~_Duplicate_16 ),
	.datae(!\A[1]~_Duplicate_11 ),
	.dataf(!A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N54
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( B[2] & ( \ShiftRight0~35_combout  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~36_OTERM579 ))) # (\B[3]~DUPLICATE_q  & (\ShiftRight0~38_OTERM583 )) ) ) ) # ( !B[2] & ( \ShiftRight0~35_combout  & ( (!\B[3]~DUPLICATE_q ) # 
// (\ShiftRight0~37_OTERM581 ) ) ) ) # ( B[2] & ( !\ShiftRight0~35_combout  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~36_OTERM579 ))) # (\B[3]~DUPLICATE_q  & (\ShiftRight0~38_OTERM583 )) ) ) ) # ( !B[2] & ( !\ShiftRight0~35_combout  & ( 
// (\ShiftRight0~37_OTERM581  & \B[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~37_OTERM581 ),
	.datab(!\ShiftRight0~38_OTERM583 ),
	.datac(!\ShiftRight0~36_OTERM579 ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h00550F33FF550F33;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \Selector62~4 (
// Equation(s):
// \Selector62~4_combout  = ( !\B[4]~DUPLICATE_q  & ( \ShiftRight0~39_combout  & ( (\Selector62~2_OTERM155  & !\ShiftRight0~6_OTERM809 ) ) ) )

	.dataa(gnd),
	.datab(!\Selector62~2_OTERM155 ),
	.datac(!\ShiftRight0~6_OTERM809 ),
	.datad(gnd),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~4 .extended_lut = "off";
defparam \Selector62~4 .lut_mask = 64'h0000000030300000;
defparam \Selector62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~2  = CARRY(( !\B[0]_OTERM223  $ (!\A[0]_OTERM221 ) ) + ( !VCC ) + ( !VCC ))
// \Add1~3  = SHARE((!\B[0]_OTERM223 ) # (\A[0]_OTERM221 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[0]_OTERM221 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~2 ),
	.shareout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N3
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( !\B[1]_OTERM265  $ (\A[1]_OTERM225 ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~70  = CARRY(( !\B[1]_OTERM265  $ (\A[1]_OTERM225 ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~71  = SHARE((!\B[1]_OTERM265  & \A[1]_OTERM225 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[1]_OTERM225 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(\Add1~3 ),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout(\Add1~71 ));
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \Add1~69_NEW_REG390 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~69_OTERM391 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~69_NEW_REG390 .is_wysiwyg = "true";
defparam \Add1~69_NEW_REG390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \Selector62~8 (
// Equation(s):
// \Selector62~8_combout  = ( !IR[20] & ( \Add1~69_OTERM391  & ( (\Selector63~9_OTERM87  & !IR[21]) ) ) )

	.dataa(gnd),
	.datab(!\Selector63~9_OTERM87 ),
	.datac(!IR[21]),
	.datad(gnd),
	.datae(!IR[20]),
	.dataf(!\Add1~69_OTERM391 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~8 .extended_lut = "off";
defparam \Selector62~8 .lut_mask = 64'h0000000030300000;
defparam \Selector62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( !\imem~133_combout  & ( (!\imem~38_combout  & (!\imem~43_combout  & (\imem~40_combout  & \imem~82_combout ))) ) )

	.dataa(!\imem~38_combout ),
	.datab(!\imem~43_combout ),
	.datac(!\imem~40_combout ),
	.datad(!\imem~82_combout ),
	.datae(gnd),
	.dataf(!\imem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h0008000800000000;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N26
dffeas \Selector44~3_NEW_REG96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~3_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~3_NEW_REG96 .is_wysiwyg = "true";
defparam \Selector44~3_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N58
dffeas \A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[1]_OTERM225 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \Selector62~7 (
// Equation(s):
// \Selector62~7_combout  = ( \Selector44~1_OTERM93DUPLICATE_q  & ( \A[1]~DUPLICATE_q  & ( (!\Selector21~1_OTERM95  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q ) # (B[1]))))) # (\Selector21~1_OTERM95  & (((\IR[18]~DUPLICATE_q ) # (IR[21])) # (B[1]))) ) ) ) # ( 
// !\Selector44~1_OTERM93DUPLICATE_q  & ( \A[1]~DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!B[1] $ (!IR[21]))) ) ) ) # ( \Selector44~1_OTERM93DUPLICATE_q  & ( !\A[1]~DUPLICATE_q  & ( (!B[1] & (((!IR[21])))) # (B[1] & ((!IR[21] & ((\IR[18]~DUPLICATE_q ))) # 
// (IR[21] & ((!\IR[18]~DUPLICATE_q ) # (\Selector21~1_OTERM95 ))))) ) ) ) # ( !\Selector44~1_OTERM93DUPLICATE_q  & ( !\A[1]~DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!B[1] $ (IR[21]))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!B[1]),
	.datac(!IR[21]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\Selector44~1_OTERM93DUPLICATE_q ),
	.dataf(!\A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~7 .extended_lut = "off";
defparam \Selector62~7 .lut_mask = 64'h4141C3F114141FD7;
defparam \Selector62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N21
cyclonev_lcell_comb \Selector62~9 (
// Equation(s):
// \Selector62~9_combout  = ( !\Selector62~7_combout  & ( (!\Selector62~8_combout  & ((!\Add2~69_OTERM453 ) # (!\Selector44~3_OTERM97 ))) ) )

	.dataa(!\Selector62~8_combout ),
	.datab(gnd),
	.datac(!\Add2~69_OTERM453 ),
	.datad(!\Selector44~3_OTERM97 ),
	.datae(gnd),
	.dataf(!\Selector62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~9 .extended_lut = "off";
defparam \Selector62~9 .lut_mask = 64'hAAA0AAA000000000;
defparam \Selector62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \Selector62~12 (
// Equation(s):
// \Selector62~12_combout  = ( \Selector62~9_combout  & ( (!\Selector62~11_combout  & ((!\Selector56~0_combout ) # ((!\Selector62~6_combout  & !\Selector62~4_combout )))) ) ) # ( !\Selector62~9_combout  & ( (!\Selector62~11_combout  & !\Selector56~0_combout 
// ) ) )

	.dataa(!\Selector62~6_combout ),
	.datab(!\Selector62~11_combout ),
	.datac(!\Selector62~4_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Selector62~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~12 .extended_lut = "off";
defparam \Selector62~12 .lut_mask = 64'hCC00CC00CC80CC80;
defparam \Selector62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N6
cyclonev_lcell_comb \regs~38 (
// Equation(s):
// \regs~38_combout  = ( \memin[1]~72_combout  & ( (\keyval~4_combout ) # (\always2~0_combout ) ) ) # ( !\memin[1]~72_combout  & ( (!\always2~0_combout  & \keyval~4_combout ) ) )

	.dataa(gnd),
	.datab(!\always2~0_combout ),
	.datac(!\keyval~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~38 .extended_lut = "off";
defparam \regs~38 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \regs~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N52
dffeas \regs[13][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N4
dffeas \regs[1][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N32
dffeas \regs[5][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N10
dffeas \regs[9][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][1]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][1]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][1]~q  ) ) 
// ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][1]~q  ) ) )

	.dataa(!\regs[13][1]~q ),
	.datab(!\regs[1][1]~q ),
	.datac(!\regs[5][1]~q ),
	.datad(!\regs[9][1]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N56
dffeas \regs[7][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N36
cyclonev_lcell_comb \regs[15][1]~feeder (
// Equation(s):
// \regs[15][1]~feeder_combout  = ( \regs~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][1]~feeder .extended_lut = "off";
defparam \regs[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N37
dffeas \regs[15][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \regs[11][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N10
dffeas \regs[3][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][1]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][1]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][1]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][1]~q  ) ) )

	.dataa(!\regs[7][1]~q ),
	.datab(!\regs[15][1]~q ),
	.datac(!\regs[11][1]~q ),
	.datad(!\regs[3][1]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \regs[0][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N28
dffeas \regs[8][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \regs[12][1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N49
dffeas \regs[4][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \Mux30~0_Duplicate (
// Equation(s):
// \Mux30~0_Duplicate_7  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][1]~DUPLICATE_q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][1]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( 
// \regs[8][1]~q  ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][1]~q  ) ) )

	.dataa(!\regs[0][1]~q ),
	.datab(!\regs[8][1]~q ),
	.datac(!\regs[12][1]~DUPLICATE_q ),
	.datad(!\regs[4][1]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0_Duplicate .extended_lut = "off";
defparam \Mux30~0_Duplicate .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux30~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \regs[10][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N37
dffeas \regs[2][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N40
dffeas \regs[14][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N38
dffeas \regs[6][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \Mux30~2_Duplicate (
// Equation(s):
// \Mux30~2_Duplicate_6  = ( \regs[6][1]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[14][1]~q ) ) ) ) # ( !\regs[6][1]~q  & ( \Selector70~4_combout  & ( (\Selector69~4_combout  & \regs[14][1]~q ) ) ) ) # ( \regs[6][1]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[2][1]~q ))) # (\Selector69~4_combout  & (\regs[10][1]~q )) ) ) ) # ( !\regs[6][1]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[2][1]~q ))) # (\Selector69~4_combout  & 
// (\regs[10][1]~q )) ) ) )

	.dataa(!\regs[10][1]~q ),
	.datab(!\regs[2][1]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[14][1]~q ),
	.datae(!\regs[6][1]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2_Duplicate .extended_lut = "off";
defparam \Mux30~2_Duplicate .lut_mask = 64'h35353535000FF0FF;
defparam \Mux30~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Selector72~4_Duplicate_6  & ( \Mux30~2_Duplicate_6  & ( (!\Selector71~4_combout  & (\Mux30~1_combout )) # (\Selector71~4_combout  & ((\Mux30~3_combout ))) ) ) ) # ( !\Selector72~4_Duplicate_6  & ( \Mux30~2_Duplicate_6  & ( 
// (\Selector71~4_combout ) # (\Mux30~0_Duplicate_7 ) ) ) ) # ( \Selector72~4_Duplicate_6  & ( !\Mux30~2_Duplicate_6  & ( (!\Selector71~4_combout  & (\Mux30~1_combout )) # (\Selector71~4_combout  & ((\Mux30~3_combout ))) ) ) ) # ( !\Selector72~4_Duplicate_6  
// & ( !\Mux30~2_Duplicate_6  & ( (\Mux30~0_Duplicate_7  & !\Selector71~4_combout ) ) ) )

	.dataa(!\Mux30~1_combout ),
	.datab(!\Mux30~3_combout ),
	.datac(!\Mux30~0_Duplicate_7 ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Selector72~4_Duplicate_6 ),
	.dataf(!\Mux30~2_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h0F0055330FFF5533;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N8
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~72_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y17_N46
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~72_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DBD9DED9DBBCAB8022E01AD18120000000000000000";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N18
cyclonev_lcell_comb \memin[1]~69 (
// Equation(s):
// \memin[1]~69_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~69 .extended_lut = "off";
defparam \memin[1]~69 .lut_mask = 64'h0011CCDD2233EEFF;
defparam \memin[1]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \memin[1]~70 (
// Equation(s):
// \memin[1]~70_combout  = ( \memin[1]~69_combout  & ( (\Decoder4~0_combout  & (((!\dmem~40_combout  & dmem_rtl_0_bypass[32])) # (dmem_rtl_0_bypass[31]))) ) ) # ( !\memin[1]~69_combout  & ( (\Decoder4~0_combout  & (dmem_rtl_0_bypass[31] & 
// ((!dmem_rtl_0_bypass[32]) # (\dmem~40_combout )))) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[32]),
	.datac(!\Decoder4~0_combout ),
	.datad(!dmem_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!\memin[1]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~70 .extended_lut = "off";
defparam \memin[1]~70 .lut_mask = 64'h000D000D020F020F;
defparam \memin[1]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N39
cyclonev_lcell_comb \memin[1]~72 (
// Equation(s):
// \memin[1]~72_combout  = ( \Mux30~4_combout  & ( \memin[1]~70_combout  ) ) # ( !\Mux30~4_combout  & ( \memin[1]~70_combout  ) ) # ( \Mux30~4_combout  & ( !\memin[1]~70_combout  & ( (((\WideOr19~0_combout  & !\Selector62~12_combout )) # (\WideOr24~0_combout 
// )) # (\memin[1]~71_combout ) ) ) ) # ( !\Mux30~4_combout  & ( !\memin[1]~70_combout  & ( ((\WideOr19~0_combout  & !\Selector62~12_combout )) # (\memin[1]~71_combout ) ) ) )

	.dataa(!\memin[1]~71_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector62~12_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Mux30~4_combout ),
	.dataf(!\memin[1]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~72 .extended_lut = "off";
defparam \memin[1]~72 .lut_mask = 64'h757575FFFFFFFFFF;
defparam \memin[1]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \B[1]_NEW264 (
// Equation(s):
// \B[1]_OTERM265  = ( \memin[1]~72_combout  & ( (\WideOr20~0_combout ) # (B[1]) ) ) # ( !\memin[1]~72_combout  & ( (B[1] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[1]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[1]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[1]_OTERM265 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[1]_NEW264 .extended_lut = "off";
defparam \B[1]_NEW264 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[1]_NEW264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N6
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( !\A[2]_OTERM185  $ (\B[2]_OTERM269 ) ) + ( \Add1~71  ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( !\A[2]_OTERM185  $ (\B[2]_OTERM269 ) ) + ( \Add1~71  ) + ( \Add1~70  ))
// \Add1~75  = SHARE((\A[2]_OTERM185  & !\B[2]_OTERM269 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\B[2]_OTERM269 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(\Add1~71 ),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout(\Add1~75 ));
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N9
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( !\A[3]_OTERM189  $ (\B[3]_OTERM267 ) ) + ( \Add1~75  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( !\A[3]_OTERM189  $ (\B[3]_OTERM267 ) ) + ( \Add1~75  ) + ( \Add1~74  ))
// \Add1~79  = SHARE((\A[3]_OTERM189  & !\B[3]_OTERM267 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[3]_OTERM189 ),
	.datad(!\B[3]_OTERM267 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(\Add1~75 ),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout(\Add1~79 ));
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h00000F000000F00F;
defparam \Add1~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N12
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( !\B[4]_OTERM177  $ (\A[4]_OTERM193 ) ) + ( \Add1~79  ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( !\B[4]_OTERM177  $ (\A[4]_OTERM193 ) ) + ( \Add1~79  ) + ( \Add1~78  ))
// \Add1~83  = SHARE((!\B[4]_OTERM177  & \A[4]_OTERM193 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[4]_OTERM177 ),
	.datad(!\A[4]_OTERM193 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(\Add1~79 ),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout(\Add1~83 ));
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y20_N40
dffeas \Add1~117_NEW_REG366 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~117_OTERM367 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~117_NEW_REG366 .is_wysiwyg = "true";
defparam \Add1~117_NEW_REG366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \Selector44~0_combout  & ( !\imem~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N2
dffeas \Selector44~2_NEW_REG106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~2_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~2_NEW_REG106 .is_wysiwyg = "true";
defparam \Selector44~2_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N4
dffeas \Selector62~5_NEW_REG334 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector62~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector62~5_OTERM335 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector62~5_NEW_REG334 .is_wysiwyg = "true";
defparam \Selector62~5_NEW_REG334 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N44
dffeas \ShiftRight0~28_OTERM603DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~28_OTERM603DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~28_OTERM603DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~28_OTERM603DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N45
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( \Selector50~0_OTERM123  & ( \A[31]~DUPLICATE_q  ) ) # ( !\Selector50~0_OTERM123  & ( \ShiftRight0~28_OTERM603DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~28_OTERM603DUPLICATE_q ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector50~0_OTERM123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \Selector21~1_OTERM95  & ( !\IR[21]~DUPLICATE_q  $ (!B[13] $ (!A[13])) ) )

	.dataa(gnd),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!B[13]),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(!\Selector21~1_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'h00000000C33CC33C;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N54
cyclonev_lcell_comb \Selector50~5 (
// Equation(s):
// \Selector50~5_combout  = ( \Selector50~3_combout  & ( !\Selector50~4_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\Selector62~5_OTERM335 ))) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\Selector62~3_OTERM333 )) ) ) ) # ( !\Selector50~3_combout  
// & ( !\Selector50~4_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q ) # (!\Selector62~3_OTERM333 ) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\Selector62~3_OTERM333 ),
	.datad(!\Selector62~5_OTERM335 ),
	.datae(!\Selector50~3_combout ),
	.dataf(!\Selector50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~5 .extended_lut = "off";
defparam \Selector50~5 .lut_mask = 64'hFCFCFC3000000000;
defparam \Selector50~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N41
dffeas \ShiftRight0~59_OTERM685_NEW_REG1688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~59_OTERM685_OTERM1689 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~59_OTERM685_NEW_REG1688 .is_wysiwyg = "true";
defparam \ShiftRight0~59_OTERM685_NEW_REG1688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N18
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~59_OTERM685_OTERM1689  & ( \B[3]~_Duplicate_21  & ( (!B[2] & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (B[2] & (\ShiftRight0~59_OTERM685_OTERM1687 )) ) ) ) # ( !\ShiftRight0~59_OTERM685_OTERM1689  & ( 
// \B[3]~_Duplicate_21  & ( (!B[2] & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (B[2] & (\ShiftRight0~59_OTERM685_OTERM1687 )) ) ) ) # ( \ShiftRight0~59_OTERM685_OTERM1689  & ( !\B[3]~_Duplicate_21  & ( (B[2]) # (\ShiftRight0~38_OTERM583 ) ) ) ) # ( 
// !\ShiftRight0~59_OTERM685_OTERM1689  & ( !\B[3]~_Duplicate_21  & ( (\ShiftRight0~38_OTERM583  & !B[2]) ) ) )

	.dataa(!\ShiftRight0~38_OTERM583 ),
	.datab(!B[2]),
	.datac(!\ShiftRight0~59_OTERM685_OTERM1687 ),
	.datad(!\ShiftRight0~59_OTERM685_OTERM1685 ),
	.datae(!\ShiftRight0~59_OTERM685_OTERM1689 ),
	.dataf(!\B[3]~_Duplicate_21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h4444777703CF03CF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N48
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \ShiftRight0~59_combout  & ( \ShiftLeft1~33_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & \Selector63~4_OTERM85 )) ) ) ) # ( !\ShiftRight0~59_combout  & ( \ShiftLeft1~33_combout  & ( (!IR[18] & 
// (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & \Selector63~4_OTERM85 ))) ) ) ) # ( \ShiftRight0~59_combout  & ( !\ShiftLeft1~33_combout  & ( (IR[18] & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & \Selector63~4_OTERM85 ))) 
// ) ) )

	.dataa(!IR[18]),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\Selector63~4_OTERM85 ),
	.datae(!\ShiftRight0~59_combout ),
	.dataf(!\ShiftLeft1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h00000040008000C0;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \A[11]_NEW260~_Duplicate (
// Equation(s):
// \A[11]_OTERM261~_Duplicate  = ( A[11] & ( \memin[11]~112_combout  ) ) # ( !A[11] & ( \memin[11]~112_combout  & ( \WideOr23~0_combout  ) ) ) # ( A[11] & ( !\memin[11]~112_combout  & ( !\WideOr23~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(gnd),
	.datae(!A[11]),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[11]_OTERM261~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[11]_NEW260~_Duplicate .extended_lut = "off";
defparam \A[11]_NEW260~_Duplicate .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A[11]_NEW260~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \B[8]_OTERM299  ) + ( \A[8]_OTERM181  ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( \B[8]_OTERM299  ) + ( \A[8]_OTERM181  ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[8]_OTERM181 ),
	.datad(!\B[8]_OTERM299 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N27
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( \A[9]_OTERM201  ) + ( \B[9]_OTERM301  ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( \A[9]_OTERM201  ) + ( \B[9]_OTERM301  ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[9]_OTERM301 ),
	.datad(!\A[9]_OTERM201 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \B[10]_OTERM271  ) + ( \A[10]_OTERM259  ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( \B[10]_OTERM271  ) + ( \A[10]_OTERM259  ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[10]_OTERM259 ),
	.datad(!\B[10]_OTERM271 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N33
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \A[11]_OTERM261~_Duplicate  ) + ( \B[11]_OTERM273  ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( \A[11]_OTERM261~_Duplicate  ) + ( \B[11]_OTERM273  ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[11]_OTERM273 ),
	.datad(!\A[11]_OTERM261~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N36
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \B[12]_OTERM275  ) + ( \A[12]_OTERM207  ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( \B[12]_OTERM275  ) + ( \A[12]_OTERM207  ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[12]_OTERM207 ),
	.datad(!\B[12]_OTERM275 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N39
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \B[13]_OTERM277  ) + ( \A[13]_OTERM209  ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( \B[13]_OTERM277  ) + ( \A[13]_OTERM209  ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(!\B[13]_OTERM277 ),
	.datac(!\A[13]_OTERM209 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N41
dffeas \Add2~117_NEW_REG428 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~117_OTERM429 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~117_NEW_REG428 .is_wysiwyg = "true";
defparam \Add2~117_NEW_REG428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \Selector50~6 (
// Equation(s):
// \Selector50~6_combout  = ( \B[13]_OTERM277  & ( !\IR[27]_OTERM219  $ (((!\IR[26]_OTERM217 ) # (\A[13]_OTERM209 ))) ) ) # ( !\B[13]_OTERM277  & ( (\A[13]_OTERM209  & (!\IR[27]_OTERM219  $ (!\IR[26]_OTERM217 ))) ) )

	.dataa(gnd),
	.datab(!\IR[27]_OTERM219 ),
	.datac(!\IR[26]_OTERM217 ),
	.datad(!\A[13]_OTERM209 ),
	.datae(gnd),
	.dataf(!\B[13]_OTERM277 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~6 .extended_lut = "off";
defparam \Selector50~6 .lut_mask = 64'h003C003C3C333C33;
defparam \Selector50~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N20
dffeas \Selector50~6_NEW_REG358 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector50~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector50~6_OTERM359 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector50~6_NEW_REG358 .is_wysiwyg = "true";
defparam \Selector50~6_NEW_REG358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N45
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( \Selector44~1_OTERM93DUPLICATE_q  & ( !\IR[21]~DUPLICATE_q  $ (((!IR[18] & ((A[13]) # (B[13]))) # (IR[18] & (B[13] & A[13])))) ) )

	.dataa(!IR[18]),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!B[13]),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h00000000C663C663;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \Selector50~8 (
// Equation(s):
// \Selector50~8_combout  = ( \Selector56~0_combout  & ( \Selector32~0_combout  & ( (!\Selector50~6_OTERM359  & ((!\Selector44~0_OTERM91DUPLICATE_q ) # ((!IR[21])))) # (\Selector50~6_OTERM359  & (!\Selector63~17_OTERM117DUPLICATE_q  & 
// ((!\Selector44~0_OTERM91DUPLICATE_q ) # (!IR[21])))) ) ) ) # ( !\Selector56~0_combout  & ( \Selector32~0_combout  & ( (!\Selector50~6_OTERM359 ) # (!\Selector63~17_OTERM117DUPLICATE_q ) ) ) )

	.dataa(!\Selector50~6_OTERM359 ),
	.datab(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datac(!IR[21]),
	.datad(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~8 .extended_lut = "off";
defparam \Selector50~8 .lut_mask = 64'h00000000FFAAFCA8;
defparam \Selector50~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N33
cyclonev_lcell_comb \Selector50~9 (
// Equation(s):
// \Selector50~9_combout  = ( \Selector50~1_combout  & ( \Selector50~8_combout  & ( (!\Selector56~0_combout  & (((!\Selector63~17_OTERM117DUPLICATE_q ) # (!\Selector50~6_OTERM359 )) # (\Add2~117_OTERM429 ))) ) ) ) # ( !\Selector50~1_combout  & ( 
// \Selector50~8_combout  & ( ((!\Selector63~17_OTERM117DUPLICATE_q ) # (!\Selector50~6_OTERM359 )) # (\Add2~117_OTERM429 ) ) ) ) # ( \Selector50~1_combout  & ( !\Selector50~8_combout  & ( (!\Add2~117_OTERM429  & (!\Selector56~0_combout  & 
// ((!\Selector63~17_OTERM117DUPLICATE_q ) # (!\Selector50~6_OTERM359 )))) ) ) ) # ( !\Selector50~1_combout  & ( !\Selector50~8_combout  & ( (!\Add2~117_OTERM429  & ((!\Selector63~17_OTERM117DUPLICATE_q ) # (!\Selector50~6_OTERM359 ))) ) ) )

	.dataa(!\Add2~117_OTERM429 ),
	.datab(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector50~6_OTERM359 ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector50~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~9 .extended_lut = "off";
defparam \Selector50~9 .lut_mask = 64'hAA88A080FFDDF0D0;
defparam \Selector50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \Selector50~7 (
// Equation(s):
// \Selector50~7_combout  = ( \Selector50~2_combout  & ( \Selector50~9_combout  & ( !\Selector56~0_combout  ) ) ) # ( !\Selector50~2_combout  & ( \Selector50~9_combout  & ( (!\Selector56~0_combout ) # ((\Selector50~5_combout  & ((!\Add1~117_OTERM367 ) # 
// (!\Selector44~2_OTERM107 )))) ) ) )

	.dataa(!\Add1~117_OTERM367 ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector44~2_OTERM107 ),
	.datad(!\Selector50~5_combout ),
	.datae(!\Selector50~2_combout ),
	.dataf(!\Selector50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~7 .extended_lut = "off";
defparam \Selector50~7 .lut_mask = 64'h00000000CCFECCCC;
defparam \Selector50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \regs~233 (
// Equation(s):
// \regs~233_combout  = ( \memin[13]~120_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~233 .extended_lut = "off";
defparam \regs~233 .lut_mask = 64'h0000000055555555;
defparam \regs~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \regs[11][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~233_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N9
cyclonev_lcell_comb \regs~232 (
// Equation(s):
// \regs~232_combout  = (\regs~67_combout  & \memin[13]~120_combout )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(!\memin[13]~120_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~232 .extended_lut = "off";
defparam \regs~232 .lut_mask = 64'h0303030303030303;
defparam \regs~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N10
dffeas \regs[7][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~232_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \regs~231 (
// Equation(s):
// \regs~231_combout  = ( \memin[13]~120_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~53_combout ),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~231 .extended_lut = "off";
defparam \regs~231 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N49
dffeas \regs[3][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~231_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N6
cyclonev_lcell_comb \regs~234 (
// Equation(s):
// \regs~234_combout  = (\regs~89_combout  & \memin[13]~120_combout )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(!\memin[13]~120_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~234 .extended_lut = "off";
defparam \regs~234 .lut_mask = 64'h0033003300330033;
defparam \regs~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \regs[15][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~234_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][13]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][13]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][13]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][13]~q  ) ) )

	.dataa(!\regs[11][13]~q ),
	.datab(!\regs[7][13]~q ),
	.datac(!\regs[3][13]~q ),
	.datad(!\regs[15][13]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \regs~224 (
// Equation(s):
// \regs~224_combout  = ( \memin[13]~120_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~224 .extended_lut = "off";
defparam \regs~224 .lut_mask = 64'h0000000055555555;
defparam \regs~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N59
dffeas \regs[5][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~224_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N51
cyclonev_lcell_comb \regs~225 (
// Equation(s):
// \regs~225_combout  = ( \regs~73_combout  & ( \memin[13]~120_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~73_combout ),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~225 .extended_lut = "off";
defparam \regs~225 .lut_mask = 64'h000000000000FFFF;
defparam \regs~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N52
dffeas \regs[9][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~225_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \regs~226 (
// Equation(s):
// \regs~226_combout  = (\regs~85_combout  & \memin[13]~120_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(!\memin[13]~120_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~226 .extended_lut = "off";
defparam \regs~226 .lut_mask = 64'h0303030303030303;
defparam \regs~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \regs[13][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~226_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \regs~223 (
// Equation(s):
// \regs~223_combout  = ( \regs~46_combout  & ( \memin[13]~120_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~46_combout ),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~223 .extended_lut = "off";
defparam \regs~223 .lut_mask = 64'h000000000000FFFF;
defparam \regs~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N8
dffeas \regs[1][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~223_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][13]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][13]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][13]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][13]~q  ) ) )

	.dataa(!\regs[5][13]~q ),
	.datab(!\regs[9][13]~q ),
	.datac(!\regs[13][13]~q ),
	.datad(!\regs[1][13]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \regs~220 (
// Equation(s):
// \regs~220_combout  = ( \regs~55_combout  & ( \memin[13]~120_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~220 .extended_lut = "off";
defparam \regs~220 .lut_mask = 64'h000000000000FFFF;
defparam \regs~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N10
dffeas \regs[4][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~220_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \regs~219 (
// Equation(s):
// \regs~219_combout  = ( \memin[13]~120_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[13]~120_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~219 .extended_lut = "off";
defparam \regs~219 .lut_mask = 64'h0000333300003333;
defparam \regs~219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N55
dffeas \regs[0][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~219_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \regs~221 (
// Equation(s):
// \regs~221_combout  = ( \memin[13]~120_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~221 .extended_lut = "off";
defparam \regs~221 .lut_mask = 64'h0000000033333333;
defparam \regs~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N59
dffeas \regs[8][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~221_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \regs~222 (
// Equation(s):
// \regs~222_combout  = ( \memin[13]~120_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~222 .extended_lut = "off";
defparam \regs~222 .lut_mask = 64'h0000000033333333;
defparam \regs~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N46
dffeas \regs[12][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~222_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][13]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][13]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][13]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][13]~q  ) ) )

	.dataa(!\regs[4][13]~q ),
	.datab(!\regs[0][13]~q ),
	.datac(!\regs[8][13]~q ),
	.datad(!\regs[12][13]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N45
cyclonev_lcell_comb \regs~228 (
// Equation(s):
// \regs~228_combout  = ( \regs~63_combout  & ( \memin[13]~120_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~228 .extended_lut = "off";
defparam \regs~228 .lut_mask = 64'h000000000000FFFF;
defparam \regs~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N46
dffeas \regs[6][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~228_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N24
cyclonev_lcell_comb \regs~229 (
// Equation(s):
// \regs~229_combout  = ( \regs~77_combout  & ( \memin[13]~120_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~77_combout ),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~229 .extended_lut = "off";
defparam \regs~229 .lut_mask = 64'h000000000000FFFF;
defparam \regs~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \regs[10][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~229_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \regs~230 (
// Equation(s):
// \regs~230_combout  = ( \memin[13]~120_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~230 .extended_lut = "off";
defparam \regs~230 .lut_mask = 64'h0000000033333333;
defparam \regs~230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \regs[14][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~230_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \regs~227 (
// Equation(s):
// \regs~227_combout  = ( \memin[13]~120_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~227 .extended_lut = "off";
defparam \regs~227 .lut_mask = 64'h0000000033333333;
defparam \regs~227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N16
dffeas \regs[2][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~227_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][13]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][13]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][13]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][13]~q  ) ) )

	.dataa(!\regs[6][13]~q ),
	.datab(!\regs[10][13]~q ),
	.datac(!\regs[14][13]~q ),
	.datad(!\regs[2][13]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~2_combout  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\Mux18~1_combout ))) # (\Selector71~4_combout  & (\Mux18~3_combout )) ) ) ) # ( !\Mux18~2_combout  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  
// & ((\Mux18~1_combout ))) # (\Selector71~4_combout  & (\Mux18~3_combout )) ) ) ) # ( \Mux18~2_combout  & ( !\Selector72~4_combout  & ( (\Mux18~0_combout ) # (\Selector71~4_combout ) ) ) ) # ( !\Mux18~2_combout  & ( !\Selector72~4_combout  & ( 
// (!\Selector71~4_combout  & \Mux18~0_combout ) ) ) )

	.dataa(!\Mux18~3_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux18~1_combout ),
	.datad(!\Mux18~0_combout ),
	.datae(!\Mux18~2_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N51
cyclonev_lcell_comb \memin[13]~120 (
// Equation(s):
// \memin[13]~120_combout  = ( \Selector50~7_combout  & ( \Mux18~4_combout  & ( ((\memin[13]~118_combout ) # (\memin[13]~119_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector50~7_combout  & ( \Mux18~4_combout  & ( (((\memin[13]~118_combout ) # 
// (\memin[13]~119_combout )) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( \Selector50~7_combout  & ( !\Mux18~4_combout  & ( (\memin[13]~118_combout ) # (\memin[13]~119_combout ) ) ) ) # ( !\Selector50~7_combout  & ( !\Mux18~4_combout  & ( 
// ((\memin[13]~118_combout ) # (\memin[13]~119_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\memin[13]~119_combout ),
	.datad(!\memin[13]~118_combout ),
	.datae(!\Selector50~7_combout ),
	.dataf(!\Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~120 .extended_lut = "off";
defparam \memin[13]~120 .lut_mask = 64'h3FFF0FFF7FFF5FFF;
defparam \memin[13]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N53
dffeas \MAR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[13]~120_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[13] .is_wysiwyg = "true";
defparam \MAR[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~40_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y18_N38
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~40_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \memin[25]~37 (
// Equation(s):
// \memin[25]~37_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~26_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~37 .extended_lut = "off";
defparam \memin[25]~37 .lut_mask = 64'h02F202F207F707F7;
defparam \memin[25]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N6
cyclonev_lcell_comb \memin[25]~38 (
// Equation(s):
// \memin[25]~38_combout  = ( PC[25] & ( (!\memin[17]~5_combout  & !\DrPC~0_combout ) ) ) # ( !PC[25] & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[17]~5_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(!PC[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~38 .extended_lut = "off";
defparam \memin[25]~38 .lut_mask = 64'hF0F0F000F0F0F000;
defparam \memin[25]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \memin[25]~39 (
// Equation(s):
// \memin[25]~39_combout  = ( \memin[25]~37_combout  & ( \memin[25]~38_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) # (\dmem~40_combout )))) ) ) ) # ( !\memin[25]~37_combout  & ( \memin[25]~38_combout  & ( 
// (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[79]) # ((dmem_rtl_0_bypass[80] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[80]),
	.datab(!\Decoder4~0_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[79]),
	.datae(!\memin[25]~37_combout ),
	.dataf(!\memin[25]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~39 .extended_lut = "off";
defparam \memin[25]~39 .lut_mask = 64'h00000000FFDCEFCC;
defparam \memin[25]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N16
dffeas \Add1~37_NEW_REG406 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~37_OTERM407 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~37_NEW_REG406 .is_wysiwyg = "true";
defparam \Add1~37_NEW_REG406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N3
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( B[25] & ( \Selector44~1_OTERM93DUPLICATE_q  & ( (!\Selector21~1_OTERM95  & (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q ) # (A[25]))))) # (\Selector21~1_OTERM95  & (((A[25]) # (\IR[18]~DUPLICATE_q )) # (\IR[21]~DUPLICATE_q 
// ))) ) ) ) # ( !B[25] & ( \Selector44~1_OTERM93DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (((!A[25]) # (\IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (A[25] & ((!\IR[18]~DUPLICATE_q ) # (\Selector21~1_OTERM95 )))) ) ) ) # ( B[25] & ( 
// !\Selector44~1_OTERM93DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!\IR[21]~DUPLICATE_q  $ (!A[25]))) ) ) ) # ( !B[25] & ( !\Selector44~1_OTERM93DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!\IR[21]~DUPLICATE_q  $ (A[25]))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!A[25]),
	.datae(!B[25]),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h44111144CC3D3D77;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \ShiftLeft1~47 (
// Equation(s):
// \ShiftLeft1~47_combout  = ( \ShiftLeft1~22_OTERM551  & ( \ShiftLeft1~23_OTERM553  & ( ((!B[2] & (\ShiftLeft1~35_OTERM567 )) # (B[2] & ((\ShiftLeft1~21_OTERM549DUPLICATE_q )))) # (\B[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft1~22_OTERM551  & ( 
// \ShiftLeft1~23_OTERM553  & ( (!B[2] & (\ShiftLeft1~35_OTERM567  & ((!\B[3]~DUPLICATE_q )))) # (B[2] & (((\B[3]~DUPLICATE_q ) # (\ShiftLeft1~21_OTERM549DUPLICATE_q )))) ) ) ) # ( \ShiftLeft1~22_OTERM551  & ( !\ShiftLeft1~23_OTERM553  & ( (!B[2] & 
// (((\B[3]~DUPLICATE_q )) # (\ShiftLeft1~35_OTERM567 ))) # (B[2] & (((\ShiftLeft1~21_OTERM549DUPLICATE_q  & !\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft1~22_OTERM551  & ( !\ShiftLeft1~23_OTERM553  & ( (!\B[3]~DUPLICATE_q  & ((!B[2] & 
// (\ShiftLeft1~35_OTERM567 )) # (B[2] & ((\ShiftLeft1~21_OTERM549DUPLICATE_q ))))) ) ) )

	.dataa(!\ShiftLeft1~35_OTERM567 ),
	.datab(!B[2]),
	.datac(!\ShiftLeft1~21_OTERM549DUPLICATE_q ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft1~22_OTERM551 ),
	.dataf(!\ShiftLeft1~23_OTERM553 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~47 .extended_lut = "off";
defparam \ShiftLeft1~47 .lut_mask = 64'h470047CC473347FF;
defparam \ShiftLeft1~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N50
dffeas \ShiftLeft1~19_NEW_REG546 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~19_OTERM547 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~19_NEW_REG546 .is_wysiwyg = "true";
defparam \ShiftLeft1~19_NEW_REG546 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \ShiftLeft1~48 (
// Equation(s):
// \ShiftLeft1~48_combout  = ( \ShiftLeft1~24_OTERM555DUPLICATE_q  & ( (!B[2] & (((!\B[3]~DUPLICATE_q ) # (\ShiftLeft1~19_OTERM547 )))) # (B[2] & (\ShiftLeft1~33_OTERM631_OTERM1691  & (!\B[3]~DUPLICATE_q ))) ) ) # ( !\ShiftLeft1~24_OTERM555DUPLICATE_q  & ( 
// (!B[2] & (((\B[3]~DUPLICATE_q  & \ShiftLeft1~19_OTERM547 )))) # (B[2] & (\ShiftLeft1~33_OTERM631_OTERM1691  & (!\B[3]~DUPLICATE_q ))) ) )

	.dataa(!\ShiftLeft1~33_OTERM631_OTERM1691 ),
	.datab(!B[2]),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft1~19_OTERM547 ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~24_OTERM555DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~48 .extended_lut = "off";
defparam \ShiftLeft1~48 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \ShiftLeft1~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \ShiftLeft1~48_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!IR[18] & ((\ShiftLeft1~47_combout ) # (\B[4]~DUPLICATE_q )))) ) ) # ( !\ShiftLeft1~48_combout  & ( (!\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q 
//  & (!IR[18] & \ShiftLeft1~47_combout ))) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(!\ShiftLeft1~47_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0080008040C040C0;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \ShiftRight0~34_OTERM657_OTERM1697  & ( (\B[2]~_Duplicate_19 ) # (\ShiftRight0~59_OTERM685_OTERM1687 ) ) ) # ( !\ShiftRight0~34_OTERM657_OTERM1697  & ( (\ShiftRight0~59_OTERM685_OTERM1687  & !\B[2]~_Duplicate_19 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~59_OTERM685_OTERM1687 ),
	.datad(!\B[2]~_Duplicate_19 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_OTERM657_OTERM1697 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \B[3]~DUPLICATE_q  & ( \Selector38~1_combout  & ( (IR[18] & A[31]) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( \Selector38~1_combout  & ( (IR[18] & (((!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809DUPLICATE_q )) # (A[31]))) ) ) ) # ( 
// \B[3]~DUPLICATE_q  & ( !\Selector38~1_combout  & ( (IR[18] & A[31]) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( !\Selector38~1_combout  & ( (IR[18] & (A[31] & ((\ShiftRight0~6_OTERM809DUPLICATE_q ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!IR[18]),
	.datac(!A[31]),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\B[3]~DUPLICATE_q ),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h0103030323030303;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N51
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \Selector38~2_combout  & ( (!\Selector38~3_combout  & !\Selector63~4_OTERM85DUPLICATE_q ) ) ) # ( !\Selector38~2_combout  & ( (!\Selector38~3_combout  & ((!\Selector38~0_combout ) # (!\Selector63~4_OTERM85DUPLICATE_q ))) ) )

	.dataa(!\Selector38~3_combout ),
	.datab(gnd),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector63~4_OTERM85DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'hAAA0AAA0AA00AA00;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Add1~37_OTERM407  & ( \Selector38~4_combout  & ( (\Selector56~0_combout  & (\Selector44~0_OTERM91DUPLICATE_q  & ((!IR[21]) # (\Add2~37_OTERM469 )))) ) ) ) # ( !\Add1~37_OTERM407  & ( \Selector38~4_combout  & ( 
// (\Add2~37_OTERM469  & (IR[21] & (\Selector56~0_combout  & \Selector44~0_OTERM91DUPLICATE_q ))) ) ) ) # ( \Add1~37_OTERM407  & ( !\Selector38~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~37_OTERM407  & ( !\Selector38~4_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Add2~37_OTERM469 ),
	.datab(!IR[21]),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datae(!\Add1~37_OTERM407 ),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'h0F0F0F0F0001000D;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \regs~469 (
// Equation(s):
// \regs~469_combout  = (\regs~77_combout  & \memin[25]~40_combout )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(!\memin[25]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~469 .extended_lut = "off";
defparam \regs~469 .lut_mask = 64'h0505050505050505;
defparam \regs~469 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N37
dffeas \regs[10][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~469_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \regs~467 (
// Equation(s):
// \regs~467_combout  = ( \memin[25]~40_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~467 .extended_lut = "off";
defparam \regs~467 .lut_mask = 64'h0000000033333333;
defparam \regs~467 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N49
dffeas \regs[2][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~467_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \regs~470 (
// Equation(s):
// \regs~470_combout  = ( \memin[25]~40_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~470 .extended_lut = "off";
defparam \regs~470 .lut_mask = 64'h0000000033333333;
defparam \regs~470 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N38
dffeas \regs[14][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~470_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \regs~468 (
// Equation(s):
// \regs~468_combout  = ( \memin[25]~40_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(!\regs~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~468 .extended_lut = "off";
defparam \regs~468 .lut_mask = 64'h0000000033333333;
defparam \regs~468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N55
dffeas \regs[6][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~468_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][25]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][25]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][25]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][25]~q  ) ) )

	.dataa(!\regs[10][25]~q ),
	.datab(!\regs[2][25]~q ),
	.datac(!\regs[14][25]~q ),
	.datad(!\regs[6][25]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \regs~463 (
// Equation(s):
// \regs~463_combout  = ( \memin[25]~40_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~463 .extended_lut = "off";
defparam \regs~463 .lut_mask = 64'h0000000055555555;
defparam \regs~463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N2
dffeas \regs[1][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~463_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \regs~466 (
// Equation(s):
// \regs~466_combout  = (\regs~85_combout  & \memin[25]~40_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(!\memin[25]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~466 .extended_lut = "off";
defparam \regs~466 .lut_mask = 64'h0033003300330033;
defparam \regs~466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \regs[13][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~466_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \regs~464 (
// Equation(s):
// \regs~464_combout  = ( \regs~59_combout  & ( \memin[25]~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[25]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~464 .extended_lut = "off";
defparam \regs~464 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N49
dffeas \regs[5][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~464_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \regs~465 (
// Equation(s):
// \regs~465_combout  = ( \memin[25]~40_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(!\regs~73_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~465 .extended_lut = "off";
defparam \regs~465 .lut_mask = 64'h0000000033333333;
defparam \regs~465 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N50
dffeas \regs[9][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~465_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][25]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][25]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][25]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][25]~q  ) ) )

	.dataa(!\regs[1][25]~q ),
	.datab(!\regs[13][25]~q ),
	.datac(!\regs[5][25]~q ),
	.datad(!\regs[9][25]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N45
cyclonev_lcell_comb \regs~474 (
// Equation(s):
// \regs~474_combout  = ( \memin[25]~40_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~474 .extended_lut = "off";
defparam \regs~474 .lut_mask = 64'h0000000033333333;
defparam \regs~474 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N47
dffeas \regs[15][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~474_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \regs~473 (
// Equation(s):
// \regs~473_combout  = ( \memin[25]~40_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~473 .extended_lut = "off";
defparam \regs~473 .lut_mask = 64'h0000000055555555;
defparam \regs~473 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N49
dffeas \regs[11][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~473_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N45
cyclonev_lcell_comb \regs~472 (
// Equation(s):
// \regs~472_combout  = ( \memin[25]~40_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~472 .extended_lut = "off";
defparam \regs~472 .lut_mask = 64'h0000000033333333;
defparam \regs~472 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N46
dffeas \regs[7][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~472_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N33
cyclonev_lcell_comb \regs~471 (
// Equation(s):
// \regs~471_combout  = ( \memin[25]~40_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~471_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~471 .extended_lut = "off";
defparam \regs~471 .lut_mask = 64'h0000000033333333;
defparam \regs~471 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N34
dffeas \regs[3][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~471_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][25]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][25]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][25]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][25]~q  ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\regs[11][25]~q ),
	.datac(!\regs[7][25]~q ),
	.datad(!\regs[3][25]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \regs~460 (
// Equation(s):
// \regs~460_combout  = ( \memin[25]~40_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~460 .extended_lut = "off";
defparam \regs~460 .lut_mask = 64'h0000000033333333;
defparam \regs~460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N44
dffeas \regs[4][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~460_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N51
cyclonev_lcell_comb \regs~459 (
// Equation(s):
// \regs~459_combout  = ( \memin[25]~40_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~459 .extended_lut = "off";
defparam \regs~459 .lut_mask = 64'h0000000033333333;
defparam \regs~459 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N52
dffeas \regs[0][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~459_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \regs~462 (
// Equation(s):
// \regs~462_combout  = ( \memin[25]~40_combout  & ( \regs~83_combout  ) )

	.dataa(!\regs~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~462 .extended_lut = "off";
defparam \regs~462 .lut_mask = 64'h0000000055555555;
defparam \regs~462 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N49
dffeas \regs[12][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~462_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \regs~461 (
// Equation(s):
// \regs~461_combout  = ( \memin[25]~40_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~461 .extended_lut = "off";
defparam \regs~461 .lut_mask = 64'h0000000033333333;
defparam \regs~461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \regs[8][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~461_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Selector69~4_combout  & ( \regs[8][25]~q  & ( (!\Selector70~4_combout ) # (\regs[12][25]~q ) ) ) ) # ( !\Selector69~4_combout  & ( \regs[8][25]~q  & ( (!\Selector70~4_combout  & ((\regs[0][25]~q ))) # (\Selector70~4_combout  & 
// (\regs[4][25]~q )) ) ) ) # ( \Selector69~4_combout  & ( !\regs[8][25]~q  & ( (\Selector70~4_combout  & \regs[12][25]~q ) ) ) ) # ( !\Selector69~4_combout  & ( !\regs[8][25]~q  & ( (!\Selector70~4_combout  & ((\regs[0][25]~q ))) # (\Selector70~4_combout  & 
// (\regs[4][25]~q )) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\regs[4][25]~q ),
	.datac(!\regs[0][25]~q ),
	.datad(!\regs[12][25]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\regs[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Selector71~4_combout  & ( \Mux6~0_combout  & ( (!\Selector72~4_combout  & (\Mux6~2_combout )) # (\Selector72~4_combout  & ((\Mux6~3_combout ))) ) ) ) # ( !\Selector71~4_combout  & ( \Mux6~0_combout  & ( (!\Selector72~4_combout ) # 
// (\Mux6~1_combout ) ) ) ) # ( \Selector71~4_combout  & ( !\Mux6~0_combout  & ( (!\Selector72~4_combout  & (\Mux6~2_combout )) # (\Selector72~4_combout  & ((\Mux6~3_combout ))) ) ) ) # ( !\Selector71~4_combout  & ( !\Mux6~0_combout  & ( 
// (\Selector72~4_combout  & \Mux6~1_combout ) ) ) )

	.dataa(!\Mux6~2_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Mux6~1_combout ),
	.datad(!\Mux6~3_combout ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \memin[25]~40 (
// Equation(s):
// \memin[25]~40_combout  = ( \Selector38~5_combout  & ( \Mux6~4_combout  & ( ((!\memin[25]~39_combout ) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector38~5_combout  & ( \Mux6~4_combout  & ( (!\memin[25]~39_combout ) # 
// (((\WideOr19~0_combout  & !\Selector38~7_combout )) # (\WideOr24~0_combout )) ) ) ) # ( \Selector38~5_combout  & ( !\Mux6~4_combout  & ( (!\memin[25]~39_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector38~5_combout  & ( !\Mux6~4_combout  & ( 
// (!\memin[25]~39_combout ) # ((\WideOr19~0_combout  & !\Selector38~7_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector38~7_combout ),
	.datac(!\memin[25]~39_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Selector38~5_combout ),
	.dataf(!\Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~40 .extended_lut = "off";
defparam \memin[25]~40 .lut_mask = 64'hF4F4F5F5F4FFF5FF;
defparam \memin[25]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \ShiftRight0~2_RTM0145 (
// Equation(s):
// \ShiftRight0~2_RTM0145_combout  = ( \memin[21]~16_combout  ) # ( !\memin[21]~16_combout  & ( ((\memin[25]~40_combout ) # (\memin[24]~44_combout )) # (\memin[20]~20_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[20]~20_combout ),
	.datac(!\memin[24]~44_combout ),
	.datad(!\memin[25]~40_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_RTM0145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2_RTM0145 .extended_lut = "off";
defparam \ShiftRight0~2_RTM0145 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \ShiftRight0~2_RTM0145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \ShiftRight0~3_RTM0137 (
// Equation(s):
// \ShiftRight0~3_RTM0137_combout  = ( \memin[15]~128_combout  ) # ( !\memin[15]~128_combout  & ( ((\memin[17]~64_combout ) # (\memin[16]~68_combout )) # (\memin[14]~124_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[14]~124_combout ),
	.datac(!\memin[16]~68_combout ),
	.datad(!\memin[17]~64_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_RTM0137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3_RTM0137 .extended_lut = "off";
defparam \ShiftRight0~3_RTM0137 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \ShiftRight0~3_RTM0137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \ShiftRight0~4_RTM0141 (
// Equation(s):
// \ShiftRight0~4_RTM0141_combout  = ( \memin[19]~48_combout  & ( \memin[22]~12_combout  ) ) # ( !\memin[19]~48_combout  & ( \memin[22]~12_combout  ) ) # ( \memin[19]~48_combout  & ( !\memin[22]~12_combout  ) ) # ( !\memin[19]~48_combout  & ( 
// !\memin[22]~12_combout  & ( (\memin[23]~8_combout ) # (\memin[18]~52_combout ) ) ) )

	.dataa(!\memin[18]~52_combout ),
	.datab(gnd),
	.datac(!\memin[23]~8_combout ),
	.datad(gnd),
	.datae(!\memin[19]~48_combout ),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_RTM0141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4_RTM0141 .extended_lut = "off";
defparam \ShiftRight0~4_RTM0141 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \ShiftRight0~4_RTM0141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \ShiftRight0~0_RTM0153 (
// Equation(s):
// \ShiftRight0~0_RTM0153_combout  = ( \memin[27]~32_combout  & ( \memin[31]~56_Duplicate_134  ) ) # ( !\memin[27]~32_combout  & ( \memin[31]~56_Duplicate_134  ) ) # ( \memin[27]~32_combout  & ( !\memin[31]~56_Duplicate_134  ) ) # ( !\memin[27]~32_combout  & 
// ( !\memin[31]~56_Duplicate_134  & ( (((\memin[30]~60_combout ) # (\memin[29]~24_combout )) # (\memin[28]~28_combout )) # (\memin[26]~36_combout ) ) ) )

	.dataa(!\memin[26]~36_combout ),
	.datab(!\memin[28]~28_combout ),
	.datac(!\memin[29]~24_combout ),
	.datad(!\memin[30]~60_combout ),
	.datae(!\memin[27]~32_combout ),
	.dataf(!\memin[31]~56_Duplicate_134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_RTM0153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0_RTM0153 .extended_lut = "off";
defparam \ShiftRight0~0_RTM0153 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~0_RTM0153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \ShiftRight0~1_RTM0133 (
// Equation(s):
// \ShiftRight0~1_RTM0133_combout  = ( \memin[10]~108_combout  & ( \memin[12]~116_combout  ) ) # ( !\memin[10]~108_combout  & ( \memin[12]~116_combout  ) ) # ( \memin[10]~108_combout  & ( !\memin[12]~116_combout  ) ) # ( !\memin[10]~108_combout  & ( 
// !\memin[12]~116_combout  & ( (((\memin[8]~100_combout ) # (\memin[11]~112_combout )) # (\memin[9]~104_combout )) # (\memin[13]~120_combout ) ) ) )

	.dataa(!\memin[13]~120_combout ),
	.datab(!\memin[9]~104_combout ),
	.datac(!\memin[11]~112_combout ),
	.datad(!\memin[8]~100_combout ),
	.datae(!\memin[10]~108_combout ),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_RTM0133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1_RTM0133 .extended_lut = "off";
defparam \ShiftRight0~1_RTM0133 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~1_RTM0133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \ShiftRight0~0_RTM0153_combout  & ( \ShiftRight0~1_RTM0133_combout  ) ) # ( !\ShiftRight0~0_RTM0153_combout  & ( \ShiftRight0~1_RTM0133_combout  ) ) # ( \ShiftRight0~0_RTM0153_combout  & ( !\ShiftRight0~1_RTM0133_combout  ) ) # 
// ( !\ShiftRight0~0_RTM0153_combout  & ( !\ShiftRight0~1_RTM0133_combout  & ( (((\ShiftRight0~4_RTM0141_combout ) # (\ShiftRight0~3_RTM0137_combout )) # (\ShiftRight0~2_RTM0145_combout )) # (\ShiftRight0~5_RTM0149_combout ) ) ) )

	.dataa(!\ShiftRight0~5_RTM0149_combout ),
	.datab(!\ShiftRight0~2_RTM0145_combout ),
	.datac(!\ShiftRight0~3_RTM0137_combout ),
	.datad(!\ShiftRight0~4_RTM0141_combout ),
	.datae(!\ShiftRight0~0_RTM0153_combout ),
	.dataf(!\ShiftRight0~1_RTM0133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N20
dffeas \ShiftRight0~6_OTERM809DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~6_OTERM809DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~6_OTERM809DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N33
cyclonev_lcell_comb \Selector22~10 (
// Equation(s):
// \Selector22~10_combout  = ( \ShiftLeft1~48_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\Selector59~0_OTERM331DUPLICATE_q )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((\Selector62~3_OTERM333DUPLICATE_q ))) ) ) # ( !\ShiftLeft1~48_combout  & ( 
// (\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~3_OTERM333DUPLICATE_q ) ) )

	.dataa(!\Selector59~0_OTERM331DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~10 .extended_lut = "off";
defparam \Selector22~10 .lut_mask = 64'h000F000F505F505F;
defparam \Selector22~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N52
dffeas \Selector22~1_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_NEW_REG100_OTERM205 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~1_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~1_NEW_REG100 .is_wysiwyg = "true";
defparam \Selector22~1_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \Selector22~1_NEW_REG100_NEW204 (
// Equation(s):
// \Selector22~1_NEW_REG100_OTERM205  = ( \imem~40_combout  & ( \imem~82_combout  & ( (!\Decoder9~1_combout  & (((\Selector22~1_OTERM101 )))) # (\Decoder9~1_combout  & (!\imem~38_combout  & ((!\imem~133_combout )))) ) ) ) # ( !\imem~40_combout  & ( 
// \imem~82_combout  & ( (\Selector22~1_OTERM101  & !\Decoder9~1_combout ) ) ) ) # ( \imem~40_combout  & ( !\imem~82_combout  & ( (\Selector22~1_OTERM101  & !\Decoder9~1_combout ) ) ) ) # ( !\imem~40_combout  & ( !\imem~82_combout  & ( 
// (\Selector22~1_OTERM101  & !\Decoder9~1_combout ) ) ) )

	.dataa(!\imem~38_combout ),
	.datab(!\Selector22~1_OTERM101 ),
	.datac(!\Decoder9~1_combout ),
	.datad(!\imem~133_combout ),
	.datae(!\imem~40_combout ),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_NEW_REG100_OTERM205 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1_NEW_REG100_NEW204 .extended_lut = "off";
defparam \Selector22~1_NEW_REG100_NEW204 .lut_mask = 64'h3030303030303A30;
defparam \Selector22~1_NEW_REG100_NEW204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \Selector22~8 (
// Equation(s):
// \Selector22~8_combout  = ( \Selector22~1_NEW_REG100_OTERM205  & ( \A[9]_OTERM201  & ( (\B[9]_OTERM301  & (((\Selector21~1_NEW_REG94_OTERM187  & !\IR[21]_OTERM199 )) # (\IR[20]_OTERM183 ))) ) ) ) # ( !\Selector22~1_NEW_REG100_OTERM205  & ( \A[9]_OTERM201  
// & ( (\B[9]_OTERM301  & (\Selector21~1_NEW_REG94_OTERM187  & !\IR[21]_OTERM199 )) ) ) ) # ( \Selector22~1_NEW_REG100_OTERM205  & ( !\A[9]_OTERM201  & ( (!\B[9]_OTERM301  & (\Selector21~1_NEW_REG94_OTERM187  & !\IR[21]_OTERM199 )) ) ) ) # ( 
// !\Selector22~1_NEW_REG100_OTERM205  & ( !\A[9]_OTERM201  & ( (!\B[9]_OTERM301  & (\Selector21~1_NEW_REG94_OTERM187  & !\IR[21]_OTERM199 )) ) ) )

	.dataa(!\IR[20]_OTERM183 ),
	.datab(!\B[9]_OTERM301 ),
	.datac(!\Selector21~1_NEW_REG94_OTERM187 ),
	.datad(!\IR[21]_OTERM199 ),
	.datae(!\Selector22~1_NEW_REG100_OTERM205 ),
	.dataf(!\A[9]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~8 .extended_lut = "off";
defparam \Selector22~8 .lut_mask = 64'h0C000C0003001311;
defparam \Selector22~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N50
dffeas \Selector22~9_OTERM799_NEW_REG1666 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~9_OTERM799_OTERM1667 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~9_OTERM799_NEW_REG1666 .is_wysiwyg = "true";
defparam \Selector22~9_OTERM799_NEW_REG1666 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Selector22~7 (
// Equation(s):
// \Selector22~7_combout  = ( \IR[21]_OTERM199  & ( \A[9]_OTERM201  & ( (\Selector21~0_NEW_REG88_OTERM203  & ((!\IR[19]_OTERM215  & (\IR[18]_OTERM327  & !\B[9]_OTERM301 )) # (\IR[19]_OTERM215  & (!\IR[18]_OTERM327 )))) ) ) ) # ( \IR[21]_OTERM199  & ( 
// !\A[9]_OTERM201  & ( (\Selector21~0_NEW_REG88_OTERM203  & (\B[9]_OTERM301  & (!\IR[19]_OTERM215  $ (!\IR[18]_OTERM327 )))) ) ) )

	.dataa(!\Selector21~0_NEW_REG88_OTERM203 ),
	.datab(!\IR[19]_OTERM215 ),
	.datac(!\IR[18]_OTERM327 ),
	.datad(!\B[9]_OTERM301 ),
	.datae(!\IR[21]_OTERM199 ),
	.dataf(!\A[9]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~7 .extended_lut = "off";
defparam \Selector22~7 .lut_mask = 64'h0000001400001410;
defparam \Selector22~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N32
dffeas \Selector22~9_OTERM799_NEW_REG1664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~9_OTERM799_OTERM1665 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~9_OTERM799_NEW_REG1664 .is_wysiwyg = "true";
defparam \Selector22~9_OTERM799_NEW_REG1664 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N59
dffeas \Selector22~2_NEW_REG102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~2_NEW_REG102_OTERM303 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~2_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~2_NEW_REG102 .is_wysiwyg = "true";
defparam \Selector22~2_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( !\imem~133_combout  & ( \imem~82_combout  & ( (\imem~43_combout  & (!\imem~38_combout  & !\imem~40_combout )) ) ) )

	.dataa(!\imem~43_combout ),
	.datab(!\imem~38_combout ),
	.datac(!\imem~40_combout ),
	.datad(gnd),
	.datae(!\imem~133_combout ),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h0000000040400000;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \Selector22~2_NEW_REG102_NEW302 (
// Equation(s):
// \Selector22~2_NEW_REG102_OTERM303  = ( \Selector22~2_combout  & ( (\Selector22~2_OTERM103 ) # (\Decoder9~1_combout ) ) ) # ( !\Selector22~2_combout  & ( (!\Decoder9~1_combout  & \Selector22~2_OTERM103 ) ) )

	.dataa(!\Decoder9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector22~2_OTERM103 ),
	.datae(gnd),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_NEW_REG102_OTERM303 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2_NEW_REG102_NEW302 .extended_lut = "off";
defparam \Selector22~2_NEW_REG102_NEW302 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Selector22~2_NEW_REG102_NEW302 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \Selector22~6 (
// Equation(s):
// \Selector22~6_combout  = ( \A[9]_OTERM201  & ( (!\B[9]_OTERM301  & \Selector22~2_NEW_REG102_OTERM303 ) ) ) # ( !\A[9]_OTERM201  & ( \Selector22~2_NEW_REG102_OTERM303  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[9]_OTERM301 ),
	.datad(!\Selector22~2_NEW_REG102_OTERM303 ),
	.datae(gnd),
	.dataf(!\A[9]_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~6 .extended_lut = "off";
defparam \Selector22~6 .lut_mask = 64'h00FF00FF00F000F0;
defparam \Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \Selector22~9_OTERM799_NEW_REG1662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~9_OTERM799_OTERM1663 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~9_OTERM799_NEW_REG1662 .is_wysiwyg = "true";
defparam \Selector22~9_OTERM799_NEW_REG1662 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Selector22~9_RTM0801 (
// Equation(s):
// \Selector22~9_RTM0801_combout  = ( IR[20] & ( \Add2~101_OTERM437  & ( ((\Selector22~9_OTERM799_OTERM1663 ) # (\Selector22~9_OTERM799_OTERM1665 )) # (\Selector22~9_OTERM799_OTERM1667 ) ) ) ) # ( !IR[20] & ( \Add2~101_OTERM437  & ( (((\Selector22~1_OTERM101 
// ) # (\Selector22~9_OTERM799_OTERM1663 )) # (\Selector22~9_OTERM799_OTERM1665 )) # (\Selector22~9_OTERM799_OTERM1667 ) ) ) ) # ( IR[20] & ( !\Add2~101_OTERM437  & ( ((\Selector22~9_OTERM799_OTERM1663 ) # (\Selector22~9_OTERM799_OTERM1665 )) # 
// (\Selector22~9_OTERM799_OTERM1667 ) ) ) ) # ( !IR[20] & ( !\Add2~101_OTERM437  & ( ((\Selector22~9_OTERM799_OTERM1663 ) # (\Selector22~9_OTERM799_OTERM1665 )) # (\Selector22~9_OTERM799_OTERM1667 ) ) ) )

	.dataa(!\Selector22~9_OTERM799_OTERM1667 ),
	.datab(!\Selector22~9_OTERM799_OTERM1665 ),
	.datac(!\Selector22~9_OTERM799_OTERM1663 ),
	.datad(!\Selector22~1_OTERM101 ),
	.datae(!IR[20]),
	.dataf(!\Add2~101_OTERM437 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~9_RTM0801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~9_RTM0801 .extended_lut = "off";
defparam \Selector22~9_RTM0801 .lut_mask = 64'h7F7F7F7F7FFF7F7F;
defparam \Selector22~9_RTM0801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~59_OTERM685_OTERM1689_Duplicate  & ( \ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & (((\B[3]~_Duplicate_18 )) # (\ShiftRight0~37_OTERM581 ))) # (\B[2]~_Duplicate_19  & (((!\B[3]~_Duplicate_18 ) # 
// (\ShiftRight0~59_OTERM685_OTERM1685 )))) ) ) ) # ( !\ShiftRight0~59_OTERM685_OTERM1689_Duplicate  & ( \ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & (\ShiftRight0~37_OTERM581  & (!\B[3]~_Duplicate_18 ))) # (\B[2]~_Duplicate_19  & 
// (((!\B[3]~_Duplicate_18 ) # (\ShiftRight0~59_OTERM685_OTERM1685 )))) ) ) ) # ( \ShiftRight0~59_OTERM685_OTERM1689_Duplicate  & ( !\ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & (((\B[3]~_Duplicate_18 )) # (\ShiftRight0~37_OTERM581 ))) # 
// (\B[2]~_Duplicate_19  & (((\B[3]~_Duplicate_18  & \ShiftRight0~59_OTERM685_OTERM1685 )))) ) ) ) # ( !\ShiftRight0~59_OTERM685_OTERM1689_Duplicate  & ( !\ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & (\ShiftRight0~37_OTERM581  & 
// (!\B[3]~_Duplicate_18 ))) # (\B[2]~_Duplicate_19  & (((\B[3]~_Duplicate_18  & \ShiftRight0~59_OTERM685_OTERM1685 )))) ) ) )

	.dataa(!\ShiftRight0~37_OTERM581 ),
	.datab(!\B[2]~_Duplicate_19 ),
	.datac(!\B[3]~_Duplicate_18 ),
	.datad(!\ShiftRight0~59_OTERM685_OTERM1685 ),
	.datae(!\ShiftRight0~59_OTERM685_OTERM1689_Duplicate ),
	.dataf(!\ShiftRight0~38_OTERM583 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N51
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \Selector62~2_OTERM155DUPLICATE_q  & ( \ShiftRight0~55_combout  & ( (!\ShiftRight0~6_OTERM809  & ((!\B[4]~DUPLICATE_q ) # ((B[3] & A[31])))) ) ) ) # ( \Selector62~2_OTERM155DUPLICATE_q  & ( !\ShiftRight0~55_combout  & ( (B[3] & 
// (!\ShiftRight0~6_OTERM809  & (\B[4]~DUPLICATE_q  & A[31]))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!\Selector62~2_OTERM155DUPLICATE_q ),
	.dataf(!\ShiftRight0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'h000000040000C0C4;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( \Selector38~1_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[3]~_Duplicate_18  & \Selector62~5_OTERM335 )) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\B[3]~_Duplicate_18 ),
	.datad(!\Selector62~5_OTERM335 ),
	.datae(gnd),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'h0000000000C000C0;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \imem~82_combout  & ( !\imem~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~82_combout ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \Selector22~0_NEW_REG108_NEW826 (
// Equation(s):
// \Selector22~0_NEW_REG108_OTERM827  = ( \Selector24~1_combout  & ( (!\Decoder9~1_combout  & ((\Selector22~0_OTERM109 ))) # (\Decoder9~1_combout  & (!\imem~40_combout )) ) ) # ( !\Selector24~1_combout  & ( (!\Decoder9~1_combout  & \Selector22~0_OTERM109 ) ) 
// )

	.dataa(!\imem~40_combout ),
	.datab(gnd),
	.datac(!\Decoder9~1_combout ),
	.datad(!\Selector22~0_OTERM109 ),
	.datae(gnd),
	.dataf(!\Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_NEW_REG108_OTERM827 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0_NEW_REG108_NEW826 .extended_lut = "off";
defparam \Selector22~0_NEW_REG108_NEW826 .lut_mask = 64'h00F000F00AFA0AFA;
defparam \Selector22~0_NEW_REG108_NEW826 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N8
dffeas \Selector22~0_NEW_REG108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~0_NEW_REG108_OTERM827 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector22~0_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector22~0_NEW_REG108 .is_wysiwyg = "true";
defparam \Selector22~0_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N28
dffeas \Add1~101_NEW_REG374 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~101_OTERM375 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~101_NEW_REG374 .is_wysiwyg = "true";
defparam \Add1~101_NEW_REG374 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = ( \IR[18]~DUPLICATE_q  & ( \Add1~101_OTERM375  & ( (!IR[20] & \Selector22~0_OTERM109 ) ) ) ) # ( !\IR[18]~DUPLICATE_q  & ( \Add1~101_OTERM375  & ( (!B[9] & (IR[20] & (!A[9] & \Selector22~0_OTERM109 ))) ) ) ) # ( 
// !\IR[18]~DUPLICATE_q  & ( !\Add1~101_OTERM375  & ( (!B[9] & (IR[20] & (!A[9] & \Selector22~0_OTERM109 ))) ) ) )

	.dataa(!B[9]),
	.datab(!IR[20]),
	.datac(!A[9]),
	.datad(!\Selector22~0_OTERM109 ),
	.datae(!\IR[18]~DUPLICATE_q ),
	.dataf(!\Add1~101_OTERM375 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~5 .extended_lut = "off";
defparam \Selector22~5 .lut_mask = 64'h00200000002000CC;
defparam \Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N42
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \Selector22~5_combout  & ( \Selector56~0_combout  ) ) # ( !\Selector22~5_combout  & ( \Selector56~0_combout  & ( (((\Selector22~4_combout ) # (\Selector22~3_combout )) # (\Selector22~9_RTM0801_combout )) # 
// (\Selector22~10_combout ) ) ) )

	.dataa(!\Selector22~10_combout ),
	.datab(!\Selector22~9_RTM0801_combout ),
	.datac(!\Selector22~3_combout ),
	.datad(!\Selector22~4_combout ),
	.datae(!\Selector22~5_combout ),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h000000007FFFFFFF;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N14
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~5_combout  = ( !\memin[9]~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N35
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \memin[9]~102 (
// Equation(s):
// \memin[9]~102_combout  = ( IR[17] & ( \DrPC~0_combout  & ( ((\WideOr21~0_combout  & ((!\WideOr22~0_combout ) # (!IR[15])))) # (PC[9]) ) ) ) # ( !IR[17] & ( \DrPC~0_combout  & ( ((\WideOr22~0_combout  & (\WideOr21~0_combout  & !IR[15]))) # (PC[9]) ) ) ) # 
// ( IR[17] & ( !\DrPC~0_combout  & ( (\WideOr21~0_combout  & ((!\WideOr22~0_combout ) # (!IR[15]))) ) ) ) # ( !IR[17] & ( !\DrPC~0_combout  & ( (\WideOr22~0_combout  & (\WideOr21~0_combout  & !IR[15])) ) ) )

	.dataa(!\WideOr22~0_combout ),
	.datab(!\WideOr21~0_combout ),
	.datac(!PC[9]),
	.datad(!IR[15]),
	.datae(!IR[17]),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~102 .extended_lut = "off";
defparam \memin[9]~102 .lut_mask = 64'h110033221F0F3F2F;
defparam \memin[9]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = !\memin[9]~104_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[9]~104_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N22
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~104_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20949143200A01092864B3C212A2FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~104_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \memin[9]~101 (
// Equation(s):
// \memin[9]~101_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~10_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~101 .extended_lut = "off";
defparam \memin[9]~101 .lut_mask = 64'h88D888D88DDD8DDD;
defparam \memin[9]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \memin[9]~103 (
// Equation(s):
// \memin[9]~103_combout  = ( \dmem~40_combout  & ( \memin[9]~101_combout  & ( (!\memin[9]~102_combout  & ((!\Decoder4~0_combout ) # (dmem_rtl_0_bypass[47]))) ) ) ) # ( !\dmem~40_combout  & ( \memin[9]~101_combout  & ( (!\memin[9]~102_combout  & 
// ((!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[48] & dmem_rtl_0_bypass[47])))) ) ) ) # ( \dmem~40_combout  & ( !\memin[9]~101_combout  & ( (!\memin[9]~102_combout  & ((!\Decoder4~0_combout ) # (dmem_rtl_0_bypass[47]))) ) ) ) # ( !\dmem~40_combout  & ( 
// !\memin[9]~101_combout  & ( (!\memin[9]~102_combout  & ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[47]) # (dmem_rtl_0_bypass[48])))) ) ) )

	.dataa(!\Decoder4~0_combout ),
	.datab(!dmem_rtl_0_bypass[48]),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\memin[9]~102_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!\memin[9]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~103 .extended_lut = "off";
defparam \memin[9]~103 .lut_mask = 64'hBF00AF00AE00AF00;
defparam \memin[9]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \memin[9]~104_Duplicate (
// Equation(s):
// \memin[9]~104_Duplicate_137  = ( \Selector54~0_combout  & ( \memin[9]~103_combout  & ( ((\WideOr24~0_combout  & \Mux22~4_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector54~0_combout  & ( \memin[9]~103_combout  & ( (!\WideOr24~0_combout  & 
// (\WideOr19~0_combout  & ((\Selector54~2_combout )))) # (\WideOr24~0_combout  & (((\WideOr19~0_combout  & \Selector54~2_combout )) # (\Mux22~4_combout ))) ) ) ) # ( \Selector54~0_combout  & ( !\memin[9]~103_combout  ) ) # ( !\Selector54~0_combout  & ( 
// !\memin[9]~103_combout  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Mux22~4_combout ),
	.datad(!\Selector54~2_combout ),
	.datae(!\Selector54~0_combout ),
	.dataf(!\memin[9]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~104_Duplicate_137 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~104_Duplicate .extended_lut = "off";
defparam \memin[9]~104_Duplicate .lut_mask = 64'hFFFFFFFF05373737;
defparam \memin[9]~104_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \B[9]_NEW300 (
// Equation(s):
// \B[9]_OTERM301  = ( \memin[9]~104_Duplicate_137  & ( (B[9]) # (\WideOr20~0_combout ) ) ) # ( !\memin[9]~104_Duplicate_137  & ( (!\WideOr20~0_combout  & B[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(!B[9]),
	.datae(gnd),
	.dataf(!\memin[9]~104_Duplicate_137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[9]_OTERM301 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[9]_NEW300 .extended_lut = "off";
defparam \B[9]_NEW300 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \B[9]_NEW300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N28
dffeas \Add2~101_NEW_REG436 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~101_OTERM437 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~101_NEW_REG436 .is_wysiwyg = "true";
defparam \Add2~101_NEW_REG436 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( IR[26] & ( (!A[9] & (!IR[27] & B[9])) # (A[9] & (!IR[27] $ (B[9]))) ) ) # ( !IR[26] & ( (IR[27] & ((B[9]) # (A[9]))) ) )

	.dataa(!A[9]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!B[9]),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h050F050F50A550A5;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N15
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( \Selector63~17_OTERM117  & ( ((\Add2~101_OTERM437  & !\Selector32~0_combout )) # (\Selector54~1_combout ) ) ) # ( !\Selector63~17_OTERM117  & ( (\Add2~101_OTERM437  & !\Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~101_OTERM437 ),
	.datac(!\Selector54~1_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Selector63~17_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h330033003F0F3F0F;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \memin[9]~104 (
// Equation(s):
// \memin[9]~104_combout  = ( \Selector54~0_combout  & ( \Mux22~4_combout  & ( ((!\memin[9]~103_combout ) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector54~0_combout  & ( \Mux22~4_combout  & ( ((!\memin[9]~103_combout ) # 
// ((\WideOr19~0_combout  & \Selector54~2_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( \Selector54~0_combout  & ( !\Mux22~4_combout  & ( (!\memin[9]~103_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector54~0_combout  & ( !\Mux22~4_combout  & ( 
// (!\memin[9]~103_combout ) # ((\WideOr19~0_combout  & \Selector54~2_combout )) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector54~2_combout ),
	.datad(!\memin[9]~103_combout ),
	.datae(!\Selector54~0_combout ),
	.dataf(!\Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~104 .extended_lut = "off";
defparam \memin[9]~104 .lut_mask = 64'hFF03FF33FF57FF77;
defparam \memin[9]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N59
dffeas \MAR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[9]~104_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[9] .is_wysiwyg = "true";
defparam \MAR[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~80_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6801900480110020D8E06F8C7342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( !\memin[3]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N47
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~80_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \memin[3]~77 (
// Equation(s):
// \memin[3]~77_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~4_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~77 .extended_lut = "off";
defparam \memin[3]~77 .lut_mask = 64'hBA10BA10BF15BF15;
defparam \memin[3]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \memin[3]~78 (
// Equation(s):
// \memin[3]~78_combout  = ( \memin[3]~77_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[35]) # ((dmem_rtl_0_bypass[36] & !\dmem~40_combout )))) ) ) # ( !\memin[3]~77_combout  & ( (!dmem_rtl_0_bypass[35] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[36]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[36]),
	.datab(!dmem_rtl_0_bypass[35]),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(gnd),
	.dataf(!\memin[3]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~78 .extended_lut = "off";
defparam \memin[3]~78 .lut_mask = 64'h080C080C0D0C0D0C;
defparam \memin[3]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N9
cyclonev_lcell_comb \Selector60~3 (
// Equation(s):
// \Selector60~3_combout  = ( \A[3]_OTERM189  & ( \B[3]_OTERM267  & ( (!\IR[21]_OTERM199  & ((\Selector21~1_NEW_REG94_OTERM187 ))) # (\IR[21]_OTERM199  & (\Selector44~1_NEW_REG92_OTERM191 )) ) ) ) # ( !\A[3]_OTERM189  & ( \B[3]_OTERM267  & ( 
// (!\IR[21]_OTERM199  & (\Selector44~1_NEW_REG92_OTERM191  & ((\IR[18]_OTERM327 )))) # (\IR[21]_OTERM199  & (((\Selector44~1_NEW_REG92_OTERM191  & !\IR[18]_OTERM327 )) # (\Selector21~1_NEW_REG94_OTERM187 ))) ) ) ) # ( \A[3]_OTERM189  & ( !\B[3]_OTERM267  & 
// ( (!\IR[21]_OTERM199  & (\Selector44~1_NEW_REG92_OTERM191  & ((\IR[18]_OTERM327 )))) # (\IR[21]_OTERM199  & (((\Selector44~1_NEW_REG92_OTERM191  & !\IR[18]_OTERM327 )) # (\Selector21~1_NEW_REG94_OTERM187 ))) ) ) ) # ( !\A[3]_OTERM189  & ( !\B[3]_OTERM267  
// & ( (!\IR[21]_OTERM199  & ((\Selector21~1_NEW_REG94_OTERM187 ) # (\Selector44~1_NEW_REG92_OTERM191 ))) ) ) )

	.dataa(!\Selector44~1_NEW_REG92_OTERM191 ),
	.datab(!\Selector21~1_NEW_REG94_OTERM187 ),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\IR[18]_OTERM327 ),
	.datae(!\A[3]_OTERM189 ),
	.dataf(!\B[3]_OTERM267 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~3 .extended_lut = "off";
defparam \Selector60~3 .lut_mask = 64'h7070075307533535;
defparam \Selector60~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N10
dffeas \Selector60~3_NEW_REG336 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector60~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector60~3_OTERM337 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector60~3_NEW_REG336 .is_wysiwyg = "true";
defparam \Selector60~3_NEW_REG336 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \Selector60~4 (
// Equation(s):
// \Selector60~4_combout  = ( !\Selector60~3_OTERM337  & ( \Selector60~0_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\ShiftLeft1~3_OTERM511DUPLICATE_q ))) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\Selector62~3_OTERM333DUPLICATE_q )) ) ) ) # ( 
// !\Selector60~3_OTERM337  & ( !\Selector60~0_combout  & ( (!\Selector62~3_OTERM333DUPLICATE_q ) # (!\ShiftRight0~6_OTERM809DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!\ShiftLeft1~3_OTERM511DUPLICATE_q ),
	.datae(!\Selector60~3_OTERM337 ),
	.dataf(!\Selector60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~4 .extended_lut = "off";
defparam \Selector60~4 .lut_mask = 64'hFCFC0000FC0C0000;
defparam \Selector60~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N10
dffeas \Add1~77_NEW_REG386 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~77_OTERM387 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~77_NEW_REG386 .is_wysiwyg = "true";
defparam \Add1~77_NEW_REG386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \B[2]_OTERM269  ) + ( \A[2]_OTERM185  ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( \B[2]_OTERM269  ) + ( \A[2]_OTERM185  ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\B[2]_OTERM269 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N9
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \A[3]_OTERM189  ) + ( \B[3]_OTERM267  ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \A[3]_OTERM189  ) + ( \B[3]_OTERM267  ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[3]_OTERM267 ),
	.datad(!\A[3]_OTERM189 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N10
dffeas \Add2~77_NEW_REG448 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~77_OTERM449 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~77_NEW_REG448 .is_wysiwyg = "true";
defparam \Add2~77_NEW_REG448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \Selector60~1 (
// Equation(s):
// \Selector60~1_combout  = ( \Add2~77_OTERM449  & ( (\Selector44~0_OTERM91  & ((\Add1~77_OTERM387 ) # (\IR[21]~DUPLICATE_q ))) ) ) # ( !\Add2~77_OTERM449  & ( (\Selector44~0_OTERM91  & (!\IR[21]~DUPLICATE_q  & \Add1~77_OTERM387 )) ) )

	.dataa(!\Selector44~0_OTERM91 ),
	.datab(gnd),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\Add1~77_OTERM387 ),
	.datae(gnd),
	.dataf(!\Add2~77_OTERM449 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~1 .extended_lut = "off";
defparam \Selector60~1 .lut_mask = 64'h0050005005550555;
defparam \Selector60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \A[16]_OTERM227  & ( \A[17]_OTERM229  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[15]_OTERM211 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[18]_OTERM231 ))) ) ) ) # ( !\A[16]_OTERM227  & ( \A[17]_OTERM229  & ( 
// (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[15]_OTERM211 )))) # (\B[0]_OTERM223  & (\A[18]_OTERM231  & ((\B[1]_OTERM265 )))) ) ) ) # ( \A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( (!\B[0]_OTERM223  & (((\A[15]_OTERM211  & !\B[1]_OTERM265 )))) # 
// (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[18]_OTERM231 ))) ) ) ) # ( !\A[16]_OTERM227  & ( !\A[17]_OTERM229  & ( (!\B[0]_OTERM223  & (((\A[15]_OTERM211  & !\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (\A[18]_OTERM231  & ((\B[1]_OTERM265 )))) ) ) )

	.dataa(!\A[18]_OTERM231 ),
	.datab(!\A[15]_OTERM211 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[16]_OTERM227 ),
	.dataf(!\A[17]_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N38
dffeas \ShiftRight0~48_NEW_REG598 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~48_OTERM599 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~48_NEW_REG598 .is_wysiwyg = "true";
defparam \ShiftRight0~48_NEW_REG598 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N57
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \A[8]_OTERM181  & ( \A[10]_OTERM259  & ( ((!\B[1]_OTERM265  & ((\A[7]_OTERM213 ))) # (\B[1]_OTERM265  & (\A[9]_OTERM201 ))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[8]_OTERM181  & ( \A[10]_OTERM259  & ( (!\B[1]_OTERM265  & 
// (((\A[7]_OTERM213  & !\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[9]_OTERM201 ))) ) ) ) # ( \A[8]_OTERM181  & ( !\A[10]_OTERM259  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 ) # (\A[7]_OTERM213 )))) # (\B[1]_OTERM265  & 
// (\A[9]_OTERM201  & ((!\B[0]_OTERM223 )))) ) ) ) # ( !\A[8]_OTERM181  & ( !\A[10]_OTERM259  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & ((\A[7]_OTERM213 ))) # (\B[1]_OTERM265  & (\A[9]_OTERM201 )))) ) ) )

	.dataa(!\A[9]_OTERM201 ),
	.datab(!\A[7]_OTERM213 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[8]_OTERM181 ),
	.dataf(!\A[10]_OTERM259 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N59
dffeas \ShiftRight0~53_OTERM673_NEW_REG1694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~53_OTERM673_OTERM1695 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~53_OTERM673_NEW_REG1694 .is_wysiwyg = "true";
defparam \ShiftRight0~53_OTERM673_NEW_REG1694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N15
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \A[6]_OTERM197  & ( \A[4]_OTERM193  & ( ((!\B[1]_OTERM265  & (\A[3]_OTERM189 )) # (\B[1]_OTERM265  & ((\A[5]_OTERM195 )))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[6]_OTERM197  & ( \A[4]_OTERM193  & ( (!\B[1]_OTERM265  & 
// (((\B[0]_OTERM223 )) # (\A[3]_OTERM189 ))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223  & \A[5]_OTERM195 )))) ) ) ) # ( \A[6]_OTERM197  & ( !\A[4]_OTERM193  & ( (!\B[1]_OTERM265  & (\A[3]_OTERM189  & (!\B[0]_OTERM223 ))) # (\B[1]_OTERM265  & (((\A[5]_OTERM195 
// ) # (\B[0]_OTERM223 )))) ) ) ) # ( !\A[6]_OTERM197  & ( !\A[4]_OTERM193  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[3]_OTERM189 )) # (\B[1]_OTERM265  & ((\A[5]_OTERM195 ))))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[3]_OTERM189 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[5]_OTERM195 ),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\A[4]_OTERM193 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h207025752A7A2F7F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \ShiftRight0~49_OTERM665_NEW_REG1706 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~49_OTERM665_OTERM1707 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~49_OTERM665_NEW_REG1706 .is_wysiwyg = "true";
defparam \ShiftRight0~49_OTERM665_NEW_REG1706 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \A[14]_OTERM263  & ( \A[11]_OTERM261  & ( (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[12]_OTERM207 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[13]_OTERM209 ))) ) ) ) # ( !\A[14]_OTERM263  & ( \A[11]_OTERM261  & ( 
// (!\B[1]_OTERM265  & (((!\B[0]_OTERM223 ) # (\A[12]_OTERM207 )))) # (\B[1]_OTERM265  & (\A[13]_OTERM209  & (!\B[0]_OTERM223 ))) ) ) ) # ( \A[14]_OTERM263  & ( !\A[11]_OTERM261  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223  & \A[12]_OTERM207 )))) # 
// (\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[13]_OTERM209 ))) ) ) ) # ( !\A[14]_OTERM263  & ( !\A[11]_OTERM261  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223  & \A[12]_OTERM207 )))) # (\B[1]_OTERM265  & (\A[13]_OTERM209  & (!\B[0]_OTERM223 ))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[13]_OTERM209 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[12]_OTERM207 ),
	.datae(!\A[14]_OTERM263 ),
	.dataf(!\A[11]_OTERM261 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N30
cyclonev_lcell_comb \ShiftRight0~47_OTERM597feeder (
// Equation(s):
// \ShiftRight0~47_OTERM597feeder_combout  = ( \ShiftRight0~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_OTERM597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47_OTERM597feeder .extended_lut = "off";
defparam \ShiftRight0~47_OTERM597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ShiftRight0~47_OTERM597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \ShiftRight0~47_NEW_REG596 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~47_OTERM597feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~47_OTERM597 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~47_NEW_REG596 .is_wysiwyg = "true";
defparam \ShiftRight0~47_NEW_REG596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N6
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( B[2] & ( \ShiftRight0~47_OTERM597  & ( (!B[3] & ((\ShiftRight0~53_OTERM673_OTERM1695 ))) # (B[3] & (\ShiftRight0~48_OTERM599 )) ) ) ) # ( !B[2] & ( \ShiftRight0~47_OTERM597  & ( (B[3]) # (\ShiftRight0~49_OTERM665_OTERM1707 ) ) 
// ) ) # ( B[2] & ( !\ShiftRight0~47_OTERM597  & ( (!B[3] & ((\ShiftRight0~53_OTERM673_OTERM1695 ))) # (B[3] & (\ShiftRight0~48_OTERM599 )) ) ) ) # ( !B[2] & ( !\ShiftRight0~47_OTERM597  & ( (\ShiftRight0~49_OTERM665_OTERM1707  & !B[3]) ) ) )

	.dataa(!\ShiftRight0~48_OTERM599 ),
	.datab(!\ShiftRight0~53_OTERM673_OTERM1695 ),
	.datac(!\ShiftRight0~49_OTERM665_OTERM1707 ),
	.datad(!B[3]),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~47_OTERM597 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N0
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \A[29]_OTERM253  & ( \A[28]_OTERM251  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[27]_OTERM249 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[30]_OTERM255 ))) ) ) ) # ( !\A[29]_OTERM253  & ( \A[28]_OTERM251  & ( 
// (!\B[0]_OTERM223  & (((\A[27]_OTERM249  & !\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265 )) # (\A[30]_OTERM255 ))) ) ) ) # ( \A[29]_OTERM253  & ( !\A[28]_OTERM251  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 ) # (\A[27]_OTERM249 )))) # 
// (\B[0]_OTERM223  & (\A[30]_OTERM255  & ((\B[1]_OTERM265 )))) ) ) ) # ( !\A[29]_OTERM253  & ( !\A[28]_OTERM251  & ( (!\B[0]_OTERM223  & (((\A[27]_OTERM249  & !\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & (\A[30]_OTERM255  & ((\B[1]_OTERM265 )))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[30]_OTERM255 ),
	.datac(!\A[27]_OTERM249 ),
	.datad(!\B[1]_OTERM265 ),
	.datae(!\A[29]_OTERM253 ),
	.dataf(!\A[28]_OTERM251 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N2
dffeas \ShiftRight0~17_NEW_REG518 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~17_OTERM519 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~17_NEW_REG518 .is_wysiwyg = "true";
defparam \ShiftRight0~17_NEW_REG518 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \A[24]_OTERM243  & ( \A[23]_OTERM241  & ( (!\B[1]_OTERM265 ) # ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 ))) ) ) ) # ( !\A[24]_OTERM243  & ( \A[23]_OTERM241  & ( (!\B[1]_OTERM265  & 
// (((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) ) ) ) # ( \A[24]_OTERM243  & ( !\A[23]_OTERM241  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & 
// ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) ) ) ) # ( !\A[24]_OTERM243  & ( !\A[23]_OTERM241  & ( (\B[1]_OTERM265  & ((!\B[0]_OTERM223  & ((\A[25]_OTERM245 ))) # (\B[0]_OTERM223  & (\A[26]_OTERM247 )))) ) ) )

	.dataa(!\A[26]_OTERM247 ),
	.datab(!\B[1]_OTERM265 ),
	.datac(!\B[0]_OTERM223 ),
	.datad(!\A[25]_OTERM245 ),
	.datae(!\A[24]_OTERM243 ),
	.dataf(!\A[23]_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N44
dffeas \ShiftRight0~18_NEW_REG520 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~18_OTERM521 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~18_NEW_REG520 .is_wysiwyg = "true";
defparam \ShiftRight0~18_NEW_REG520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N54
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \A[19]_OTERM233  & ( \A[21]_OTERM237  & ( (!\B[0]_OTERM223 ) # ((!\B[1]_OTERM265  & (\A[20]_OTERM235 )) # (\B[1]_OTERM265  & ((\A[22]_OTERM239 )))) ) ) ) # ( !\A[19]_OTERM233  & ( \A[21]_OTERM237  & ( (!\B[0]_OTERM223  & 
// (((\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[20]_OTERM235 )) # (\B[1]_OTERM265  & ((\A[22]_OTERM239 ))))) ) ) ) # ( \A[19]_OTERM233  & ( !\A[21]_OTERM237  & ( (!\B[0]_OTERM223  & (((!\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & 
// ((!\B[1]_OTERM265  & (\A[20]_OTERM235 )) # (\B[1]_OTERM265  & ((\A[22]_OTERM239 ))))) ) ) ) # ( !\A[19]_OTERM233  & ( !\A[21]_OTERM237  & ( (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[20]_OTERM235 )) # (\B[1]_OTERM265  & ((\A[22]_OTERM239 ))))) ) ) )

	.dataa(!\A[20]_OTERM235 ),
	.datab(!\B[0]_OTERM223 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[22]_OTERM239 ),
	.datae(!\A[19]_OTERM233 ),
	.dataf(!\A[21]_OTERM237 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N56
dffeas \ShiftRight0~29_NEW_REG572 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~29_OTERM573 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~29_NEW_REG572 .is_wysiwyg = "true";
defparam \ShiftRight0~29_NEW_REG572 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N18
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( B[2] & ( \ShiftRight0~29_OTERM573  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 ))) # (\B[3]~DUPLICATE_q  & (A[31])) ) ) ) # ( !B[2] & ( \ShiftRight0~29_OTERM573  & ( (!\B[3]~DUPLICATE_q ) # (\ShiftRight0~17_OTERM519 
// ) ) ) ) # ( B[2] & ( !\ShiftRight0~29_OTERM573  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 ))) # (\B[3]~DUPLICATE_q  & (A[31])) ) ) ) # ( !B[2] & ( !\ShiftRight0~29_OTERM573  & ( (\ShiftRight0~17_OTERM519  & \B[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~17_OTERM519 ),
	.datab(!A[31]),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~18_OTERM521 ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~29_OTERM573 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h050503F3F5F503F3;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N27
cyclonev_lcell_comb \Selector60~2 (
// Equation(s):
// \Selector60~2_combout  = ( \ShiftRight0~30_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\Selector62~2_OTERM155DUPLICATE_q  & ((\ShiftRight0~49_combout ) # (B[4])))) ) ) # ( !\ShiftRight0~30_combout  & ( (!B[4] & (\ShiftRight0~49_combout  & 
// (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155DUPLICATE_q ))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~49_combout ),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~2 .extended_lut = "off";
defparam \Selector60~2 .lut_mask = 64'h0020002000700070;
defparam \Selector60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N15
cyclonev_lcell_comb \Selector60~5 (
// Equation(s):
// \Selector60~5_combout  = ( \IR[27]_OTERM219  & ( (!\B[3]_OTERM267  & (!\IR[26]_OTERM217  & \A[3]_OTERM189 )) # (\B[3]_OTERM267  & ((!\IR[26]_OTERM217 ) # (\A[3]_OTERM189 ))) ) ) # ( !\IR[27]_OTERM219  & ( (\IR[26]_OTERM217  & (!\B[3]_OTERM267  $ 
// (!\A[3]_OTERM189 ))) ) )

	.dataa(gnd),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\IR[26]_OTERM217 ),
	.datad(!\A[3]_OTERM189 ),
	.datae(gnd),
	.dataf(!\IR[27]_OTERM219 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~5 .extended_lut = "off";
defparam \Selector60~5 .lut_mask = 64'h030C030C30F330F3;
defparam \Selector60~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \Selector60~5_NEW_REG350 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector60~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector60~5_OTERM351 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector60~5_NEW_REG350 .is_wysiwyg = "true";
defparam \Selector60~5_NEW_REG350 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \Selector60~6 (
// Equation(s):
// \Selector60~6_combout  = ( \Selector60~5_OTERM351  & ( \Selector32~0_combout  & ( \Selector63~17_OTERM117  ) ) ) # ( \Selector60~5_OTERM351  & ( !\Selector32~0_combout  & ( (\Add2~77_OTERM449 ) # (\Selector63~17_OTERM117 ) ) ) ) # ( 
// !\Selector60~5_OTERM351  & ( !\Selector32~0_combout  & ( \Add2~77_OTERM449  ) ) )

	.dataa(!\Selector63~17_OTERM117 ),
	.datab(gnd),
	.datac(!\Add2~77_OTERM449 ),
	.datad(gnd),
	.datae(!\Selector60~5_OTERM351 ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~6 .extended_lut = "off";
defparam \Selector60~6 .lut_mask = 64'h0F0F5F5F00005555;
defparam \Selector60~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \Selector60~7 (
// Equation(s):
// \Selector60~7_combout  = ( !\Selector60~6_combout  & ( (!\Selector56~0_combout ) # ((\Selector60~4_combout  & (!\Selector60~1_combout  & !\Selector60~2_combout ))) ) )

	.dataa(!\Selector60~4_combout ),
	.datab(!\Selector60~1_combout ),
	.datac(!\Selector60~2_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Selector60~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~7 .extended_lut = "off";
defparam \Selector60~7 .lut_mask = 64'hFF40FF4000000000;
defparam \Selector60~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N9
cyclonev_lcell_comb \regs~40 (
// Equation(s):
// \regs~40_combout  = ( \memin[3]~80_combout  & ( (\keyval~2_combout ) # (\always2~0_combout ) ) ) # ( !\memin[3]~80_combout  & ( (!\always2~0_combout  & \keyval~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always2~0_combout ),
	.datad(!\keyval~2_combout ),
	.datae(gnd),
	.dataf(!\memin[3]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~40 .extended_lut = "off";
defparam \regs~40 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regs~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \regs[14][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N40
dffeas \regs[6][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N20
dffeas \regs[10][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N40
dffeas \regs[2][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \Mux28~2_Duplicate (
// Equation(s):
// \Mux28~2_Duplicate_6  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][3]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][3]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][3]~q 
//  ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][3]~q  ) ) )

	.dataa(!\regs[14][3]~q ),
	.datab(!\regs[6][3]~q ),
	.datac(!\regs[10][3]~q ),
	.datad(!\regs[2][3]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2_Duplicate .extended_lut = "off";
defparam \Mux28~2_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux28~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N32
dffeas \regs[1][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N49
dffeas \regs[9][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N49
dffeas \regs[5][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \regs[13][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][3]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][3]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][3]~q  ) ) 
// ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][3]~q  ) ) )

	.dataa(!\regs[1][3]~q ),
	.datab(!\regs[9][3]~q ),
	.datac(!\regs[5][3]~q ),
	.datad(!\regs[13][3]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N28
dffeas \regs[15][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N53
dffeas \regs[11][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N40
dffeas \regs[3][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N32
dffeas \regs[7][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][3]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][3]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][3]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][3]~q  ) ) )

	.dataa(!\regs[15][3]~q ),
	.datab(!\regs[11][3]~q ),
	.datac(!\regs[3][3]~q ),
	.datad(!\regs[7][3]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N55
dffeas \regs[12][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N49
dffeas \regs[0][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N52
dffeas \regs[8][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \regs[4][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \Mux28~0_Duplicate (
// Equation(s):
// \Mux28~0_Duplicate_7  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][3]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][3]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][3]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][3]~q  ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!\regs[0][3]~q ),
	.datac(!\regs[8][3]~q ),
	.datad(!\regs[4][3]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0_Duplicate .extended_lut = "off";
defparam \Mux28~0_Duplicate .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux28~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~0_Duplicate_7  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\Mux28~1_combout )) # (\Selector71~4_combout  & ((\Mux28~3_combout ))) ) ) ) # ( !\Mux28~0_Duplicate_7  & ( \Selector72~4_combout  & ( 
// (!\Selector71~4_combout  & (\Mux28~1_combout )) # (\Selector71~4_combout  & ((\Mux28~3_combout ))) ) ) ) # ( \Mux28~0_Duplicate_7  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\Mux28~2_Duplicate_6 ) ) ) ) # ( !\Mux28~0_Duplicate_7  & ( 
// !\Selector72~4_combout  & ( (\Mux28~2_Duplicate_6  & \Selector71~4_combout ) ) ) )

	.dataa(!\Mux28~2_Duplicate_6 ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux28~1_combout ),
	.datad(!\Mux28~3_combout ),
	.datae(!\Mux28~0_Duplicate_7 ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \memin[3]~80 (
// Equation(s):
// \memin[3]~80_combout  = ( \Selector60~7_combout  & ( \Mux28~4_combout  & ( ((\memin[3]~78_combout ) # (\memin[3]~79_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector60~7_combout  & ( \Mux28~4_combout  & ( (((\memin[3]~78_combout ) # 
// (\memin[3]~79_combout )) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( \Selector60~7_combout  & ( !\Mux28~4_combout  & ( (\memin[3]~78_combout ) # (\memin[3]~79_combout ) ) ) ) # ( !\Selector60~7_combout  & ( !\Mux28~4_combout  & ( 
// ((\memin[3]~78_combout ) # (\memin[3]~79_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\memin[3]~79_combout ),
	.datad(!\memin[3]~78_combout ),
	.datae(!\Selector60~7_combout ),
	.dataf(!\Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~80 .extended_lut = "off";
defparam \memin[3]~80 .lut_mask = 64'h5FFF0FFF7FFF3FFF;
defparam \memin[3]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \MAR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[3] .is_wysiwyg = "true";
defparam \MAR[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~124_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~124_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000202094020002433001800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \memin[14]~121 (
// Equation(s):
// \memin[14]~121_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~15_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~121 .extended_lut = "off";
defparam \memin[14]~121 .lut_mask = 64'h888D888DDD8DDD8D;
defparam \memin[14]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \memin[14]~122 (
// Equation(s):
// \memin[14]~122_combout  = ( \memin[14]~121_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[57]) # ((!\dmem~40_combout  & dmem_rtl_0_bypass[58])))) ) ) # ( !\memin[14]~121_combout  & ( (!dmem_rtl_0_bypass[57] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[58]) # (\dmem~40_combout )))) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!dmem_rtl_0_bypass[58]),
	.datad(!\Decoder4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[14]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~122 .extended_lut = "off";
defparam \memin[14]~122 .lut_mask = 64'h00C400C400CE00CE;
defparam \memin[14]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \memin[14]~123 (
// Equation(s):
// \memin[14]~123_combout  = ( IR[20] & ( \WideOr21~0_combout  & ( (((\DrPC~0_combout  & \PC[14]~DUPLICATE_q )) # (IR[22])) # (\WideOr22~0_combout ) ) ) ) # ( !IR[20] & ( \WideOr21~0_combout  & ( (!\WideOr22~0_combout  & (((\DrPC~0_combout  & 
// \PC[14]~DUPLICATE_q )) # (IR[22]))) # (\WideOr22~0_combout  & (\DrPC~0_combout  & (\PC[14]~DUPLICATE_q ))) ) ) ) # ( IR[20] & ( !\WideOr21~0_combout  & ( (\DrPC~0_combout  & \PC[14]~DUPLICATE_q ) ) ) ) # ( !IR[20] & ( !\WideOr21~0_combout  & ( 
// (\DrPC~0_combout  & \PC[14]~DUPLICATE_q ) ) ) )

	.dataa(!\WideOr22~0_combout ),
	.datab(!\DrPC~0_combout ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!IR[22]),
	.datae(!IR[20]),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~123 .extended_lut = "off";
defparam \memin[14]~123 .lut_mask = 64'h0303030303AB57FF;
defparam \memin[14]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( IR[21] & ( (\Selector21~1_OTERM95  & (!B[14] $ (!A[14]))) ) ) # ( !IR[21] & ( (\Selector21~1_OTERM95  & (!B[14] $ (A[14]))) ) )

	.dataa(gnd),
	.datab(!B[14]),
	.datac(!A[14]),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(gnd),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'h00C300C3003C003C;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \ShiftRight0~6_OTERM809  & ( (!\Selector62~3_OTERM333DUPLICATE_q  & !\Selector49~4_combout ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( (!\Selector49~4_combout  & ((!\Selector62~5_OTERM335DUPLICATE_q ) # (!\Selector49~0_combout ))) ) 
// )

	.dataa(!\Selector62~5_OTERM335DUPLICATE_q ),
	.datab(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datac(!\Selector49~0_combout ),
	.datad(!\Selector49~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_OTERM809 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'hFA00FA00CC00CC00;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N45
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \Selector44~1_OTERM93DUPLICATE_q  & ( !IR[21] $ (((!A[14] & (B[14] & !\IR[18]~DUPLICATE_q )) # (A[14] & ((!\IR[18]~DUPLICATE_q ) # (B[14]))))) ) )

	.dataa(!A[14]),
	.datab(!B[14]),
	.datac(!IR[21]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h0000000087E187E1;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N43
dffeas \Add1~121_NEW_REG364 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~121_OTERM365 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~121_NEW_REG364 .is_wysiwyg = "true";
defparam \Add1~121_NEW_REG364 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N27
cyclonev_lcell_comb \A[14]_NEW262~_Duplicate (
// Equation(s):
// \A[14]_OTERM263~_Duplicate  = ( \memin[14]~124_combout  & ( (\WideOr23~0_combout ) # (A[14]) ) ) # ( !\memin[14]~124_combout  & ( (A[14] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[14]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[14]_OTERM263~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[14]_NEW262~_Duplicate .extended_lut = "off";
defparam \A[14]_NEW262~_Duplicate .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[14]_NEW262~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \B[14]_OTERM281  ) + ( \A[14]_OTERM263~_Duplicate  ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( \B[14]_OTERM281  ) + ( \A[14]_OTERM263~_Duplicate  ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[14]_OTERM263~_Duplicate ),
	.datad(!\B[14]_OTERM281 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N44
dffeas \Add2~121_NEW_REG426 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~121_OTERM427 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~121_NEW_REG426 .is_wysiwyg = "true";
defparam \Add2~121_NEW_REG426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N51
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \Selector44~0_OTERM91DUPLICATE_q  & ( \Add2~121_OTERM427  & ( (IR[21]) # (\Add1~121_OTERM365 ) ) ) ) # ( \Selector44~0_OTERM91DUPLICATE_q  & ( !\Add2~121_OTERM427  & ( (\Add1~121_OTERM365  & !IR[21]) ) ) )

	.dataa(gnd),
	.datab(!\Add1~121_OTERM365 ),
	.datac(!IR[21]),
	.datad(gnd),
	.datae(!\Selector44~0_OTERM91DUPLICATE_q ),
	.dataf(!\Add2~121_OTERM427 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h0000303000003F3F;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( IR[27] & ( (!\IR[26]~DUPLICATE_q  & ((A[14]) # (B[14]))) # (\IR[26]~DUPLICATE_q  & (B[14] & A[14])) ) ) # ( !IR[27] & ( (\IR[26]~DUPLICATE_q  & (!B[14] $ (!A[14]))) ) )

	.dataa(!\IR[26]~DUPLICATE_q ),
	.datab(!B[14]),
	.datac(!A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h141414142B2B2B2B;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \Selector49~7 (
// Equation(s):
// \Selector49~7_combout  = ( \Selector32~0_combout  & ( (\Selector63~17_OTERM117DUPLICATE_q  & \Selector49~6_combout ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector63~17_OTERM117DUPLICATE_q  & \Selector49~6_combout )) # (\Add2~121_OTERM427 ) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(!\Selector49~6_combout ),
	.datac(!\Add2~121_OTERM427 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~7 .extended_lut = "off";
defparam \Selector49~7 .lut_mask = 64'h1F1F1F1F11111111;
defparam \Selector49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N0
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \A[24]_OTERM243  & ( \A[23]_OTERM241  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 ) # (\A[22]_OTERM239 )))) # (\B[1]_OTERM265  & (((!\B[0]_OTERM223 )) # (\A[25]_OTERM245 ))) ) ) ) # ( !\A[24]_OTERM243  & ( \A[23]_OTERM241  & ( 
// (!\B[1]_OTERM265  & (((\B[0]_OTERM223 ) # (\A[22]_OTERM239 )))) # (\B[1]_OTERM265  & (\A[25]_OTERM245  & ((\B[0]_OTERM223 )))) ) ) ) # ( \A[24]_OTERM243  & ( !\A[23]_OTERM241  & ( (!\B[1]_OTERM265  & (((\A[22]_OTERM239  & !\B[0]_OTERM223 )))) # 
// (\B[1]_OTERM265  & (((!\B[0]_OTERM223 )) # (\A[25]_OTERM245 ))) ) ) ) # ( !\A[24]_OTERM243  & ( !\A[23]_OTERM241  & ( (!\B[1]_OTERM265  & (((\A[22]_OTERM239  & !\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (\A[25]_OTERM245  & ((\B[0]_OTERM223 )))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[25]_OTERM245 ),
	.datac(!\A[22]_OTERM239 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[24]_OTERM243 ),
	.dataf(!\A[23]_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N2
dffeas \ShiftRight0~19_OTERM523DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~19_OTERM523DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~19_OTERM523DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~19_OTERM523DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N32
dffeas \ShiftRight0~20_OTERM525DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~20_OTERM525DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~20_OTERM525DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~20_OTERM525DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N54
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \A[19]_OTERM233  & ( \A[21]_OTERM237  & ( ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 )))) # (\B[0]_OTERM223 ) ) ) ) # ( !\A[19]_OTERM233  & ( \A[21]_OTERM237  & ( (!\B[1]_OTERM265  & 
// (\A[18]_OTERM231  & ((!\B[0]_OTERM223 )))) # (\B[1]_OTERM265  & (((\B[0]_OTERM223 ) # (\A[20]_OTERM235 )))) ) ) ) # ( \A[19]_OTERM233  & ( !\A[21]_OTERM237  & ( (!\B[1]_OTERM265  & (((\B[0]_OTERM223 )) # (\A[18]_OTERM231 ))) # (\B[1]_OTERM265  & 
// (((\A[20]_OTERM235  & !\B[0]_OTERM223 )))) ) ) ) # ( !\A[19]_OTERM233  & ( !\A[21]_OTERM237  & ( (!\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[18]_OTERM231 )) # (\B[1]_OTERM265  & ((\A[20]_OTERM235 ))))) ) ) )

	.dataa(!\B[1]_OTERM265 ),
	.datab(!\A[18]_OTERM231 ),
	.datac(!\A[20]_OTERM235 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[19]_OTERM233 ),
	.dataf(!\A[21]_OTERM237 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N56
dffeas \ShiftRight0~31_NEW_REG574 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~31_OTERM575 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~31_NEW_REG574 .is_wysiwyg = "true";
defparam \ShiftRight0~31_NEW_REG574 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N18
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \A[17]_OTERM229  & ( \A[16]_OTERM227  & ( ((!\B[0]_OTERM223  & (\A[14]_OTERM263 )) # (\B[0]_OTERM223  & ((\A[15]_OTERM211 )))) # (\B[1]_OTERM265 ) ) ) ) # ( !\A[17]_OTERM229  & ( \A[16]_OTERM227  & ( (!\B[0]_OTERM223  & 
// (((\B[1]_OTERM265 )) # (\A[14]_OTERM263 ))) # (\B[0]_OTERM223  & (((!\B[1]_OTERM265  & \A[15]_OTERM211 )))) ) ) ) # ( \A[17]_OTERM229  & ( !\A[16]_OTERM227  & ( (!\B[0]_OTERM223  & (\A[14]_OTERM263  & (!\B[1]_OTERM265 ))) # (\B[0]_OTERM223  & 
// (((\A[15]_OTERM211 ) # (\B[1]_OTERM265 )))) ) ) ) # ( !\A[17]_OTERM229  & ( !\A[16]_OTERM227  & ( (!\B[1]_OTERM265  & ((!\B[0]_OTERM223  & (\A[14]_OTERM263 )) # (\B[0]_OTERM223  & ((\A[15]_OTERM211 ))))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[14]_OTERM263 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[15]_OTERM211 ),
	.datae(!\A[17]_OTERM229 ),
	.dataf(!\A[16]_OTERM227 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h207025752A7A2F7F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N20
dffeas \ShiftRight0~43_OTERM591DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~43_OTERM591DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~43_OTERM591DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~43_OTERM591DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N6
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( B[2] & ( \ShiftRight0~43_OTERM591DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~31_OTERM575 ))) # (\B[3]~DUPLICATE_q  & (\ShiftRight0~20_OTERM525DUPLICATE_q )) ) ) ) # ( !B[2] & ( \ShiftRight0~43_OTERM591DUPLICATE_q  & 
// ( (!\B[3]~DUPLICATE_q ) # (\ShiftRight0~19_OTERM523DUPLICATE_q ) ) ) ) # ( B[2] & ( !\ShiftRight0~43_OTERM591DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~31_OTERM575 ))) # (\B[3]~DUPLICATE_q  & (\ShiftRight0~20_OTERM525DUPLICATE_q )) ) ) ) # ( 
// !B[2] & ( !\ShiftRight0~43_OTERM591DUPLICATE_q  & ( (\ShiftRight0~19_OTERM523DUPLICATE_q  & \B[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~19_OTERM523DUPLICATE_q ),
	.datab(!\ShiftRight0~20_OTERM525DUPLICATE_q ),
	.datac(!\ShiftRight0~31_OTERM575 ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~43_OTERM591DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h00550F33FF550F33;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N12
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( \Selector63~4_OTERM85  & ( \ShiftLeft1~56_combout  & ( (!\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q ) # (\ShiftRight0~60_combout )))) ) ) ) # ( \Selector63~4_OTERM85  & ( 
// !\ShiftLeft1~56_combout  & ( (\IR[18]~DUPLICATE_q  & (\ShiftRight0~60_combout  & (!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809DUPLICATE_q ))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\ShiftRight0~60_combout ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\Selector63~4_OTERM85 ),
	.dataf(!\ShiftLeft1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h000010000000B000;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \Selector49~8 (
// Equation(s):
// \Selector49~8_combout  = ( !\Selector56~0_combout  & ( \Selector49~3_combout  & ( !\Selector49~7_combout  ) ) ) # ( \Selector56~0_combout  & ( !\Selector49~3_combout  & ( (\Selector49~5_combout  & (!\Selector49~1_combout  & (!\Selector49~2_combout  & 
// !\Selector49~7_combout ))) ) ) ) # ( !\Selector56~0_combout  & ( !\Selector49~3_combout  & ( !\Selector49~7_combout  ) ) )

	.dataa(!\Selector49~5_combout ),
	.datab(!\Selector49~1_combout ),
	.datac(!\Selector49~2_combout ),
	.datad(!\Selector49~7_combout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~8 .extended_lut = "off";
defparam \Selector49~8 .lut_mask = 64'hFF004000FF000000;
defparam \Selector49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \regs~250 (
// Equation(s):
// \regs~250_combout  = (\memin[14]~124_combout  & \regs~89_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[14]~124_combout ),
	.datad(!\regs~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~250 .extended_lut = "off";
defparam \regs~250 .lut_mask = 64'h000F000F000F000F;
defparam \regs~250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N37
dffeas \regs[15][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~250_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \regs~247 (
// Equation(s):
// \regs~247_combout  = (\regs~83_combout  & \memin[14]~124_combout )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(!\memin[14]~124_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~247 .extended_lut = "off";
defparam \regs~247 .lut_mask = 64'h0033003300330033;
defparam \regs~247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N43
dffeas \regs[12][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~247_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \regs~248 (
// Equation(s):
// \regs~248_combout  = (\regs~85_combout  & \memin[14]~124_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(!\memin[14]~124_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~248 .extended_lut = "off";
defparam \regs~248 .lut_mask = 64'h0303030303030303;
defparam \regs~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N34
dffeas \regs[13][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~248_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \regs~249 (
// Equation(s):
// \regs~249_combout  = ( \memin[14]~124_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~249 .extended_lut = "off";
defparam \regs~249 .lut_mask = 64'h0000000033333333;
defparam \regs~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N10
dffeas \regs[14][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~249_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[14][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[13][14]~q ))) # (\Selector71~4_combout  & (\regs[15][14]~q )) ) ) ) # ( !\regs[14][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[13][14]~q ))) # (\Selector71~4_combout  & (\regs[15][14]~q )) ) ) ) # ( \regs[14][14]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[12][14]~q ) ) ) ) # ( !\regs[14][14]~q  & ( !\Selector72~4_combout  & ( (\regs[12][14]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[15][14]~q ),
	.datab(!\regs[12][14]~q ),
	.datac(!\regs[13][14]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \regs~236 (
// Equation(s):
// \regs~236_combout  = ( \memin[14]~124_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~236 .extended_lut = "off";
defparam \regs~236 .lut_mask = 64'h0000000055555555;
defparam \regs~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N22
dffeas \regs[1][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~236_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N39
cyclonev_lcell_comb \regs~235 (
// Equation(s):
// \regs~235_combout  = ( \memin[14]~124_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~235 .extended_lut = "off";
defparam \regs~235 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N40
dffeas \regs[0][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~235_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \regs~238 (
// Equation(s):
// \regs~238_combout  = ( \memin[14]~124_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~238 .extended_lut = "off";
defparam \regs~238 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N22
dffeas \regs[3][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~238_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N39
cyclonev_lcell_comb \regs~237 (
// Equation(s):
// \regs~237_combout  = ( \memin[14]~124_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~237 .extended_lut = "off";
defparam \regs~237 .lut_mask = 64'h0000000033333333;
defparam \regs~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N40
dffeas \regs[2][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~237_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[2][14]~q  & ( \Selector71~4_combout  & ( (!\Selector72~4_combout ) # (\regs[3][14]~q ) ) ) ) # ( !\regs[2][14]~q  & ( \Selector71~4_combout  & ( (\Selector72~4_combout  & \regs[3][14]~q ) ) ) ) # ( \regs[2][14]~q  & ( 
// !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[0][14]~q ))) # (\Selector72~4_combout  & (\regs[1][14]~q )) ) ) ) # ( !\regs[2][14]~q  & ( !\Selector71~4_combout  & ( (!\Selector72~4_combout  & ((\regs[0][14]~q ))) # (\Selector72~4_combout  
// & (\regs[1][14]~q )) ) ) )

	.dataa(!\regs[1][14]~q ),
	.datab(!\Selector72~4_combout ),
	.datac(!\regs[0][14]~q ),
	.datad(!\regs[3][14]~q ),
	.datae(!\regs[2][14]~q ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N57
cyclonev_lcell_comb \regs~245 (
// Equation(s):
// \regs~245_combout  = ( \regs~77_combout  & ( \memin[14]~124_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~77_combout ),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~245 .extended_lut = "off";
defparam \regs~245 .lut_mask = 64'h000000000000FFFF;
defparam \regs~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N58
dffeas \regs[10][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~245_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \regs~244 (
// Equation(s):
// \regs~244_combout  = ( \memin[14]~124_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~244 .extended_lut = "off";
defparam \regs~244 .lut_mask = 64'h0000000055555555;
defparam \regs~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N16
dffeas \regs[9][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~244_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N57
cyclonev_lcell_comb \regs~246 (
// Equation(s):
// \regs~246_combout  = ( \memin[14]~124_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~246 .extended_lut = "off";
defparam \regs~246 .lut_mask = 64'h0000000033333333;
defparam \regs~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N58
dffeas \regs[11][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~246_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \regs~243 (
// Equation(s):
// \regs~243_combout  = ( \memin[14]~124_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~243 .extended_lut = "off";
defparam \regs~243 .lut_mask = 64'h0000000033333333;
defparam \regs~243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \regs[8][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~243_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[8][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[9][14]~q )) # (\Selector71~4_combout  & ((\regs[11][14]~q ))) ) ) ) # ( !\regs[8][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[9][14]~q )) # (\Selector71~4_combout  & ((\regs[11][14]~q ))) ) ) ) # ( \regs[8][14]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[10][14]~q ) ) ) ) # ( !\regs[8][14]~q  & ( !\Selector72~4_combout  & ( (\regs[10][14]~q  & 
// \Selector71~4_combout ) ) ) )

	.dataa(!\regs[10][14]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[9][14]~q ),
	.datad(!\regs[11][14]~q ),
	.datae(!\regs[8][14]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N3
cyclonev_lcell_comb \regs~242 (
// Equation(s):
// \regs~242_combout  = ( \memin[14]~124_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~242 .extended_lut = "off";
defparam \regs~242 .lut_mask = 64'h0000000033333333;
defparam \regs~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N4
dffeas \regs[7][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~242_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \regs~240 (
// Equation(s):
// \regs~240_combout  = ( \regs~59_combout  & ( \memin[14]~124_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~240 .extended_lut = "off";
defparam \regs~240 .lut_mask = 64'h000000000000FFFF;
defparam \regs~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \regs[5][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~240_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \regs~239 (
// Equation(s):
// \regs~239_combout  = ( \regs~55_combout  & ( \memin[14]~124_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~239 .extended_lut = "off";
defparam \regs~239 .lut_mask = 64'h000000000000FFFF;
defparam \regs~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \regs[4][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~239_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N0
cyclonev_lcell_comb \regs~241 (
// Equation(s):
// \regs~241_combout  = ( \memin[14]~124_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~241 .extended_lut = "off";
defparam \regs~241 .lut_mask = 64'h0000000055555555;
defparam \regs~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N2
dffeas \regs[6][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~241_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \regs[6][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[5][14]~q ))) # (\Selector71~4_combout  & (\regs[7][14]~q )) ) ) ) # ( !\regs[6][14]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[5][14]~q ))) # (\Selector71~4_combout  & (\regs[7][14]~q )) ) ) ) # ( \regs[6][14]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[4][14]~q ) ) ) ) # ( !\regs[6][14]~q  & ( !\Selector72~4_combout  & ( (\regs[4][14]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[7][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\regs[4][14]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[6][14]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~2_combout  & ( \Mux17~1_combout  & ( (!\Selector69~4_combout  & (((\Selector70~4_combout ) # (\Mux17~0_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )) # (\Mux17~3_combout ))) ) ) ) # ( !\Mux17~2_combout  
// & ( \Mux17~1_combout  & ( (!\Selector69~4_combout  & (((\Selector70~4_combout ) # (\Mux17~0_combout )))) # (\Selector69~4_combout  & (\Mux17~3_combout  & ((\Selector70~4_combout )))) ) ) ) # ( \Mux17~2_combout  & ( !\Mux17~1_combout  & ( 
// (!\Selector69~4_combout  & (((\Mux17~0_combout  & !\Selector70~4_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )) # (\Mux17~3_combout ))) ) ) ) # ( !\Mux17~2_combout  & ( !\Mux17~1_combout  & ( (!\Selector69~4_combout  & 
// (((\Mux17~0_combout  & !\Selector70~4_combout )))) # (\Selector69~4_combout  & (\Mux17~3_combout  & ((\Selector70~4_combout )))) ) ) )

	.dataa(!\Mux17~3_combout ),
	.datab(!\Mux17~0_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Mux17~2_combout ),
	.dataf(!\Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N51
cyclonev_lcell_comb \memin[14]~124 (
// Equation(s):
// \memin[14]~124_combout  = ( \WideOr24~0_combout  & ( \Mux17~4_combout  ) ) # ( !\WideOr24~0_combout  & ( \Mux17~4_combout  & ( (((\WideOr19~0_combout  & !\Selector49~8_combout )) # (\memin[14]~123_combout )) # (\memin[14]~122_combout ) ) ) ) # ( 
// \WideOr24~0_combout  & ( !\Mux17~4_combout  & ( (((\WideOr19~0_combout  & !\Selector49~8_combout )) # (\memin[14]~123_combout )) # (\memin[14]~122_combout ) ) ) ) # ( !\WideOr24~0_combout  & ( !\Mux17~4_combout  & ( (((\WideOr19~0_combout  & 
// !\Selector49~8_combout )) # (\memin[14]~123_combout )) # (\memin[14]~122_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[14]~122_combout ),
	.datac(!\memin[14]~123_combout ),
	.datad(!\Selector49~8_combout ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~124 .extended_lut = "off";
defparam \memin[14]~124 .lut_mask = 64'h7F3F7F3F7F3FFFFF;
defparam \memin[14]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N33
cyclonev_lcell_comb \A[14]_NEW262 (
// Equation(s):
// \A[14]_OTERM263  = ( \memin[14]~124_combout  & ( (A[14]) # (\WideOr23~0_combout ) ) ) # ( !\memin[14]~124_combout  & ( (!\WideOr23~0_combout  & A[14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[14]_OTERM263 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[14]_NEW262 .extended_lut = "off";
defparam \A[14]_NEW262 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[14]_NEW262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N49
dffeas \Add1~65_NEW_REG392 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~65_OTERM393 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~65_NEW_REG392 .is_wysiwyg = "true";
defparam \Add1~65_NEW_REG392 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \Selector44~2_OTERM107DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~2_OTERM107DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~2_OTERM107DUPLICATE .is_wysiwyg = "true";
defparam \Selector44~2_OTERM107DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( B[16] & ( A[16] & ( (!IR[21] & ((\Selector21~1_OTERM95 ))) # (IR[21] & (\Selector44~1_OTERM93DUPLICATE_q )) ) ) ) # ( !B[16] & ( A[16] & ( (!IR[21] & (IR[18] & (\Selector44~1_OTERM93DUPLICATE_q ))) # (IR[21] & (((!IR[18] & 
// \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( B[16] & ( !A[16] & ( (!IR[21] & (IR[18] & (\Selector44~1_OTERM93DUPLICATE_q ))) # (IR[21] & (((!IR[18] & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( 
// !B[16] & ( !A[16] & ( (!IR[21] & ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93DUPLICATE_q ))) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[21]),
	.datac(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(!B[16]),
	.dataf(!A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h0CCC0637063703CF;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( IR[27] & ( (!B[16] & (!IR[26] & A[16])) # (B[16] & ((!IR[26]) # (A[16]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[16] $ (!A[16]))) ) )

	.dataa(!B[16]),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(!A[16]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h1122112244DD44DD;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N45
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( \A[15]_OTERM211  ) + ( \B[15]_OTERM279  ) + ( \Add2~122  ))
// \Add2~126  = CARRY(( \A[15]_OTERM211  ) + ( \B[15]_OTERM279  ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[15]_OTERM279 ),
	.datad(!\A[15]_OTERM211 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \B[16]_OTERM283  ) + ( \A[16]_OTERM227  ) + ( \Add2~126  ))
// \Add2~66  = CARRY(( \B[16]_OTERM283  ) + ( \A[16]_OTERM227  ) + ( \Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[16]_OTERM227 ),
	.datad(!\B[16]_OTERM283 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N49
dffeas \Add2~65_NEW_REG454 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~65_OTERM455 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~65_NEW_REG454 .is_wysiwyg = "true";
defparam \Add2~65_NEW_REG454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N9
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( IR[30] & ( (\Selector44~3_OTERM97  & \Selector46~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector44~3_OTERM97 ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h00000000000F000F;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N39
cyclonev_lcell_comb \Selector47~6 (
// Equation(s):
// \Selector47~6_combout  = ( \Selector46~5_combout  & ( (!\Add2~65_OTERM455  & ((!\Selector47~3_combout ) # (!\Selector63~17_OTERM117 ))) ) ) # ( !\Selector46~5_combout  & ( (!\Selector32~0_combout  & (!\Add2~65_OTERM455  & ((!\Selector47~3_combout ) # 
// (!\Selector63~17_OTERM117 )))) # (\Selector32~0_combout  & ((!\Selector47~3_combout ) # ((!\Selector63~17_OTERM117 )))) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector47~3_combout ),
	.datac(!\Add2~65_OTERM455 ),
	.datad(!\Selector63~17_OTERM117 ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~6 .extended_lut = "off";
defparam \Selector47~6 .lut_mask = 64'hF5C4F5C4F0C0F0C0;
defparam \Selector47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( A[31] & ( (\IR[18]~DUPLICATE_q  & (((\ShiftRight0~11_OTERM613 ) # (\B[4]~DUPLICATE_q )) # (\ShiftRight0~6_OTERM809DUPLICATE_q ))) ) ) # ( !A[31] & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & \ShiftRight0~11_OTERM613 ))) ) )

	.dataa(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftRight0~11_OTERM613 ),
	.datae(gnd),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h00080008070F070F;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \ShiftLeft1~29_NEW_REG560 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~29_OTERM561 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~29_NEW_REG560 .is_wysiwyg = "true";
defparam \ShiftLeft1~29_NEW_REG560 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N15
cyclonev_lcell_comb \ShiftLeft1~60 (
// Equation(s):
// \ShiftLeft1~60_combout  = ( B[2] & ( B[3] & ( \ShiftLeft1~37_OTERM633_OTERM1681  ) ) ) # ( !B[2] & ( B[3] & ( \ShiftLeft1~31_OTERM565  ) ) ) # ( B[2] & ( !B[3] & ( \ShiftLeft1~30_OTERM563  ) ) ) # ( !B[2] & ( !B[3] & ( \ShiftLeft1~29_OTERM561  ) ) )

	.dataa(!\ShiftLeft1~30_OTERM563 ),
	.datab(!\ShiftLeft1~29_OTERM561 ),
	.datac(!\ShiftLeft1~31_OTERM565 ),
	.datad(!\ShiftLeft1~37_OTERM633_OTERM1681 ),
	.datae(!B[2]),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~60 .extended_lut = "off";
defparam \ShiftLeft1~60 .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftLeft1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( \ShiftLeft1~60_combout  & ( (!\IR[18]~DUPLICATE_q  & ((!\B[4]~DUPLICATE_q ) # ((\ShiftLeft1~1_OTERM491  & !\ShiftLeft1~0_OTERM127 )))) ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( 
// !\ShiftLeft1~60_combout  & ( (!\IR[18]~DUPLICATE_q  & (\ShiftLeft1~1_OTERM491  & (!\ShiftLeft1~0_OTERM127  & \B[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~1_OTERM491 ),
	.datac(!\ShiftLeft1~0_OTERM127 ),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.dataf(!\ShiftLeft1~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h00200000AA200000;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( !\Selector47~1_combout  & ( \Selector63~4_OTERM85DUPLICATE_q  & ( (!\Selector47~0_combout  & ((!\Add2~65_OTERM455 ) # ((!\Selector46~5_combout  & \Selector32~0_combout )))) ) ) ) # ( \Selector47~1_combout  & ( 
// !\Selector63~4_OTERM85DUPLICATE_q  & ( (!\Add2~65_OTERM455 ) # ((!\Selector46~5_combout  & \Selector32~0_combout )) ) ) ) # ( !\Selector47~1_combout  & ( !\Selector63~4_OTERM85DUPLICATE_q  & ( (!\Add2~65_OTERM455 ) # ((!\Selector46~5_combout  & 
// \Selector32~0_combout )) ) ) )

	.dataa(!\Add2~65_OTERM455 ),
	.datab(!\Selector47~0_combout ),
	.datac(!\Selector46~5_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(!\Selector47~1_combout ),
	.dataf(!\Selector63~4_OTERM85DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'hAAFAAAFA88C80000;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( \Selector56~0_combout  & ( \Selector47~5_combout  & ( (!\Selector47~2_combout  & (\Selector47~6_combout  & ((!\Add1~65_OTERM393 ) # (!\Selector44~2_OTERM107DUPLICATE_q )))) ) ) ) # ( !\Selector56~0_combout  & ( 
// \Selector47~5_combout  & ( \Selector47~6_combout  ) ) ) # ( !\Selector56~0_combout  & ( !\Selector47~5_combout  & ( \Selector47~6_combout  ) ) )

	.dataa(!\Add1~65_OTERM393 ),
	.datab(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datac(!\Selector47~2_combout ),
	.datad(!\Selector47~6_combout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'h00FF000000FF00E0;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N20
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N14
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~68_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y22_N44
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~68_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000002020840004046120008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \memin[16]~65 (
// Equation(s):
// \memin[16]~65_combout  = ( \dmem~17_q  & ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( !\dmem~17_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( \dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( !\dmem~17_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~17_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~65 .extended_lut = "off";
defparam \memin[16]~65 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \memin[16]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \memin[16]~66 (
// Equation(s):
// \memin[16]~66_combout  = ( \dmem~40_combout  & ( \memin[16]~65_combout  & ( (dmem_rtl_0_bypass[61] & \Decoder4~0_combout ) ) ) ) # ( !\dmem~40_combout  & ( \memin[16]~65_combout  & ( (\Decoder4~0_combout  & ((dmem_rtl_0_bypass[61]) # 
// (dmem_rtl_0_bypass[62]))) ) ) ) # ( \dmem~40_combout  & ( !\memin[16]~65_combout  & ( (dmem_rtl_0_bypass[61] & \Decoder4~0_combout ) ) ) ) # ( !\dmem~40_combout  & ( !\memin[16]~65_combout  & ( (!dmem_rtl_0_bypass[62] & (dmem_rtl_0_bypass[61] & 
// \Decoder4~0_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!dmem_rtl_0_bypass[61]),
	.datac(gnd),
	.datad(!\Decoder4~0_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!\memin[16]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~66 .extended_lut = "off";
defparam \memin[16]~66 .lut_mask = 64'h0022003300770033;
defparam \memin[16]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \regs~276 (
// Equation(s):
// \regs~276_combout  = (\regs~73_combout  & \memin[16]~68_combout )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[16]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~276 .extended_lut = "off";
defparam \regs~276 .lut_mask = 64'h0055005500550055;
defparam \regs~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N37
dffeas \regs[9][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~276_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \regs~277 (
// Equation(s):
// \regs~277_combout  = (\regs~77_combout  & \memin[16]~68_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(!\memin[16]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~277 .extended_lut = "off";
defparam \regs~277 .lut_mask = 64'h000F000F000F000F;
defparam \regs~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \regs[10][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~277_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \regs~278 (
// Equation(s):
// \regs~278_combout  = ( \memin[16]~68_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~278 .extended_lut = "off";
defparam \regs~278 .lut_mask = 64'h0000000033333333;
defparam \regs~278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \regs[11][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~278_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \regs~275 (
// Equation(s):
// \regs~275_combout  = ( \memin[16]~68_combout  & ( \regs~71_combout  ) )

	.dataa(!\regs~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~275 .extended_lut = "off";
defparam \regs~275 .lut_mask = 64'h0000000055555555;
defparam \regs~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \regs[8][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~275_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[11][16]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[10][16]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[9][16]~q  
// ) ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[8][16]~q  ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\regs[10][16]~q ),
	.datac(!\regs[11][16]~q ),
	.datad(!\regs[8][16]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \regs~280 (
// Equation(s):
// \regs~280_combout  = (\regs~85_combout  & \memin[16]~68_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(!\memin[16]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~280 .extended_lut = "off";
defparam \regs~280 .lut_mask = 64'h0033003300330033;
defparam \regs~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N43
dffeas \regs[13][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~280_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \regs~281 (
// Equation(s):
// \regs~281_combout  = ( \regs~87_combout  & ( \memin[16]~68_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~87_combout ),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~281 .extended_lut = "off";
defparam \regs~281 .lut_mask = 64'h000000000000FFFF;
defparam \regs~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \regs[14][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~281_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \regs~279 (
// Equation(s):
// \regs~279_combout  = ( \memin[16]~68_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~279 .extended_lut = "off";
defparam \regs~279 .lut_mask = 64'h0000000033333333;
defparam \regs~279 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N28
dffeas \regs[12][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~279_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N0
cyclonev_lcell_comb \regs~282 (
// Equation(s):
// \regs~282_combout  = ( \memin[16]~68_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~282 .extended_lut = "off";
defparam \regs~282 .lut_mask = 64'h0000000033333333;
defparam \regs~282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \regs[15][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~282_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[15][16]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[14][16]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[13][16]~q 
//  ) ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[12][16]~q  ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\regs[14][16]~q ),
	.datac(!\regs[12][16]~q ),
	.datad(!\regs[15][16]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \regs~267 (
// Equation(s):
// \regs~267_combout  = (\regs~41_combout  & \memin[16]~68_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(!\memin[16]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~267 .extended_lut = "off";
defparam \regs~267 .lut_mask = 64'h000F000F000F000F;
defparam \regs~267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N41
dffeas \regs[0][16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~267_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \regs~270 (
// Equation(s):
// \regs~270_combout  = ( \memin[16]~68_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~270 .extended_lut = "off";
defparam \regs~270 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N38
dffeas \regs[3][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~270_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N27
cyclonev_lcell_comb \regs~269 (
// Equation(s):
// \regs~269_combout  = ( \memin[16]~68_combout  & ( \regs~51_combout  ) )

	.dataa(!\regs~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~269 .extended_lut = "off";
defparam \regs~269 .lut_mask = 64'h0000000055555555;
defparam \regs~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N28
dffeas \regs[2][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~269_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \regs~268 (
// Equation(s):
// \regs~268_combout  = (\memin[16]~68_combout  & \regs~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[16]~68_combout ),
	.datad(!\regs~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~268 .extended_lut = "off";
defparam \regs~268 .lut_mask = 64'h000F000F000F000F;
defparam \regs~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N34
dffeas \regs[1][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~268_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][16]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][16]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][16]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][16]~DUPLICATE_q  ) ) )

	.dataa(!\regs[0][16]~DUPLICATE_q ),
	.datab(!\regs[3][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\regs[1][16]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N33
cyclonev_lcell_comb \regs~272 (
// Equation(s):
// \regs~272_combout  = ( \memin[16]~68_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~272 .extended_lut = "off";
defparam \regs~272 .lut_mask = 64'h0000000055555555;
defparam \regs~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N34
dffeas \regs[5][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~272_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \regs~271 (
// Equation(s):
// \regs~271_combout  = ( \memin[16]~68_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~271 .extended_lut = "off";
defparam \regs~271 .lut_mask = 64'h0000000033333333;
defparam \regs~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \regs[4][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~271_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \regs~274 (
// Equation(s):
// \regs~274_combout  = ( \memin[16]~68_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~274 .extended_lut = "off";
defparam \regs~274 .lut_mask = 64'h0000000055555555;
defparam \regs~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N22
dffeas \regs[7][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~274_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \regs~273 (
// Equation(s):
// \regs~273_combout  = ( \memin[16]~68_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(!\regs~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~273 .extended_lut = "off";
defparam \regs~273 .lut_mask = 64'h0000000033333333;
defparam \regs~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \regs[6][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~273_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[6][16]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[5][16]~q )) # (\Selector71~4_combout  & ((\regs[7][16]~q ))) ) ) ) # ( !\regs[6][16]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[5][16]~q )) # (\Selector71~4_combout  & ((\regs[7][16]~q ))) ) ) ) # ( \regs[6][16]~q  & ( !\Selector72~4_combout  & ( (\regs[4][16]~q ) # (\Selector71~4_combout ) ) ) ) # ( !\regs[6][16]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  
// & \regs[4][16]~q ) ) ) )

	.dataa(!\regs[5][16]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[4][16]~q ),
	.datad(!\regs[7][16]~q ),
	.datae(!\regs[6][16]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~0_combout  & ( \Mux15~1_combout  & ( (!\Selector69~4_combout ) # ((!\Selector70~4_combout  & (\Mux15~2_combout )) # (\Selector70~4_combout  & ((\Mux15~3_combout )))) ) ) ) # ( !\Mux15~0_combout  & ( \Mux15~1_combout  & ( 
// (!\Selector70~4_combout  & (\Selector69~4_combout  & (\Mux15~2_combout ))) # (\Selector70~4_combout  & ((!\Selector69~4_combout ) # ((\Mux15~3_combout )))) ) ) ) # ( \Mux15~0_combout  & ( !\Mux15~1_combout  & ( (!\Selector70~4_combout  & 
// ((!\Selector69~4_combout ) # ((\Mux15~2_combout )))) # (\Selector70~4_combout  & (\Selector69~4_combout  & ((\Mux15~3_combout )))) ) ) ) # ( !\Mux15~0_combout  & ( !\Mux15~1_combout  & ( (\Selector69~4_combout  & ((!\Selector70~4_combout  & 
// (\Mux15~2_combout )) # (\Selector70~4_combout  & ((\Mux15~3_combout ))))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux15~2_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\Mux15~0_combout ),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \memin[16]~68 (
// Equation(s):
// \memin[16]~68_combout  = ( \memin[16]~66_combout  & ( \Mux15~4_combout  ) ) # ( !\memin[16]~66_combout  & ( \Mux15~4_combout  & ( (((\WideOr19~0_combout  & !\Selector47~4_combout )) # (\WideOr24~0_combout )) # (\memin[16]~67_combout ) ) ) ) # ( 
// \memin[16]~66_combout  & ( !\Mux15~4_combout  ) ) # ( !\memin[16]~66_combout  & ( !\Mux15~4_combout  & ( ((\WideOr19~0_combout  & !\Selector47~4_combout )) # (\memin[16]~67_combout ) ) ) )

	.dataa(!\memin[16]~67_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector47~4_combout ),
	.datae(!\memin[16]~66_combout ),
	.dataf(!\Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~68 .extended_lut = "off";
defparam \memin[16]~68 .lut_mask = 64'h5F55FFFF7F77FFFF;
defparam \memin[16]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \A[16]_NEW226 (
// Equation(s):
// \A[16]_OTERM227  = ( \memin[16]~68_combout  & ( (A[16]) # (\WideOr23~0_combout ) ) ) # ( !\memin[16]~68_combout  & ( (!\WideOr23~0_combout  & A[16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[16]),
	.datae(gnd),
	.dataf(!\memin[16]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[16]_OTERM227 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[16]_NEW226 .extended_lut = "off";
defparam \A[16]_NEW226 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[16]_NEW226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N52
dffeas \Add1~61_NEW_REG394 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~61_OTERM395 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~61_NEW_REG394 .is_wysiwyg = "true";
defparam \Add1~61_NEW_REG394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( IR[27] & ( (!IR[26] & ((B[17]) # (\A[17]~DUPLICATE_q ))) # (IR[26] & (\A[17]~DUPLICATE_q  & B[17])) ) ) # ( !IR[27] & ( (IR[26] & (!\A[17]~DUPLICATE_q  $ (!B[17]))) ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!\A[17]~DUPLICATE_q ),
	.datad(!B[17]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'h033003300CCF0CCF;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N30
cyclonev_lcell_comb \A[17]_NEW228~_Duplicate (
// Equation(s):
// \A[17]_OTERM229~_Duplicate  = ( \memin[17]~64_combout  & ( (A[17]) # (\WideOr23~0_combout ) ) ) # ( !\memin[17]~64_combout  & ( (!\WideOr23~0_combout  & A[17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[17]_OTERM229~_Duplicate ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[17]_NEW228~_Duplicate .extended_lut = "off";
defparam \A[17]_NEW228~_Duplicate .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[17]_NEW228~_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N51
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \A[17]_OTERM229~_Duplicate  ) + ( \B[17]_OTERM285  ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( \A[17]_OTERM229~_Duplicate  ) + ( \B[17]_OTERM285  ) + ( \Add2~66  ))

	.dataa(!\B[17]_OTERM285 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[17]_OTERM229~_Duplicate ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N52
dffeas \Add2~61_NEW_REG456 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~61_OTERM457 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~61_NEW_REG456 .is_wysiwyg = "true";
defparam \Add2~61_NEW_REG456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \Selector46~8 (
// Equation(s):
// \Selector46~8_combout  = ( \Selector46~5_combout  & ( (!\Add2~61_OTERM457  & ((!\Selector63~17_OTERM117 ) # (!\Selector46~4_combout ))) ) ) # ( !\Selector46~5_combout  & ( (!\Selector63~17_OTERM117  & (((!\Add2~61_OTERM457 ) # (\Selector32~0_combout )))) 
// # (\Selector63~17_OTERM117  & (!\Selector46~4_combout  & ((!\Add2~61_OTERM457 ) # (\Selector32~0_combout )))) ) )

	.dataa(!\Selector63~17_OTERM117 ),
	.datab(!\Selector46~4_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Add2~61_OTERM457 ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~8 .extended_lut = "off";
defparam \Selector46~8 .lut_mask = 64'hEE0EEE0EEE00EE00;
defparam \Selector46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N42
cyclonev_lcell_comb \ShiftLeft1~59 (
// Equation(s):
// \ShiftLeft1~59_combout  = ( B[2] & ( \ShiftLeft1~24_OTERM555DUPLICATE_q  & ( (!\B[3]~_Duplicate_21  & ((\ShiftLeft1~23_OTERM553 ))) # (\B[3]~_Duplicate_21  & (\ShiftLeft1~33_OTERM631_OTERM1691 )) ) ) ) # ( !B[2] & ( \ShiftLeft1~24_OTERM555DUPLICATE_q  & ( 
// (\B[3]~_Duplicate_21 ) # (\ShiftLeft1~22_OTERM551 ) ) ) ) # ( B[2] & ( !\ShiftLeft1~24_OTERM555DUPLICATE_q  & ( (!\B[3]~_Duplicate_21  & ((\ShiftLeft1~23_OTERM553 ))) # (\B[3]~_Duplicate_21  & (\ShiftLeft1~33_OTERM631_OTERM1691 )) ) ) ) # ( !B[2] & ( 
// !\ShiftLeft1~24_OTERM555DUPLICATE_q  & ( (\ShiftLeft1~22_OTERM551  & !\B[3]~_Duplicate_21 ) ) ) )

	.dataa(!\ShiftLeft1~33_OTERM631_OTERM1691 ),
	.datab(!\ShiftLeft1~22_OTERM551 ),
	.datac(!\ShiftLeft1~23_OTERM553 ),
	.datad(!\B[3]~_Duplicate_21 ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft1~24_OTERM555DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~59 .extended_lut = "off";
defparam \ShiftLeft1~59 .lut_mask = 64'h33000F5533FF0F55;
defparam \ShiftLeft1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( \ShiftLeft1~59_combout  & ( (!IR[18] & ((!\B[4]~DUPLICATE_q ) # ((!\ShiftLeft1~0_OTERM127  & \ShiftLeft1~19_OTERM547DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( 
// !\ShiftLeft1~59_combout  & ( (!\ShiftLeft1~0_OTERM127  & (\B[4]~DUPLICATE_q  & (!IR[18] & \ShiftLeft1~19_OTERM547DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftLeft1~0_OTERM127 ),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(!\ShiftLeft1~19_OTERM547DUPLICATE_q ),
	.datae(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.dataf(!\ShiftLeft1~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h00200000C0E00000;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \Selector46~1_Duplicate (
// Equation(s):
// \Selector46~1_Duplicate_10  = ( \ShiftRight0~34_combout  & ( (IR[18] & (((!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809 )) # (A[31]))) ) ) # ( !\ShiftRight0~34_combout  & ( (IR[18] & (A[31] & ((\ShiftRight0~6_OTERM809 ) # (\B[4]~DUPLICATE_q )))) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!IR[18]),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1_Duplicate .extended_lut = "off";
defparam \Selector46~1_Duplicate .lut_mask = 64'h00070007080F080F;
defparam \Selector46~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \Selector46~7 (
// Equation(s):
// \Selector46~7_combout  = ( \Selector63~4_OTERM85  & ( \Selector46~5_combout  & ( (!\Add2~61_OTERM457  & (!\Selector46~2_combout  & !\Selector46~1_Duplicate_10 )) ) ) ) # ( !\Selector63~4_OTERM85  & ( \Selector46~5_combout  & ( !\Add2~61_OTERM457  ) ) ) # 
// ( \Selector63~4_OTERM85  & ( !\Selector46~5_combout  & ( (!\Selector46~2_combout  & (!\Selector46~1_Duplicate_10  & ((!\Add2~61_OTERM457 ) # (\Selector32~0_combout )))) ) ) ) # ( !\Selector63~4_OTERM85  & ( !\Selector46~5_combout  & ( (!\Add2~61_OTERM457 
// ) # (\Selector32~0_combout ) ) ) )

	.dataa(!\Add2~61_OTERM457 ),
	.datab(!\Selector46~2_combout ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector46~1_Duplicate_10 ),
	.datae(!\Selector63~4_OTERM85 ),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7 .extended_lut = "off";
defparam \Selector46~7 .lut_mask = 64'hAFAF8C00AAAA8800;
defparam \Selector46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N24
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( \Selector46~8_combout  & ( \Selector46~7_combout  & ( (!\Selector56~0_combout ) # ((!\Selector46~3_combout  & ((!\Add1~61_OTERM395 ) # (!\Selector44~2_OTERM107DUPLICATE_q )))) ) ) ) # ( \Selector46~8_combout  & ( 
// !\Selector46~7_combout  & ( !\Selector56~0_combout  ) ) )

	.dataa(!\Selector46~3_combout ),
	.datab(!\Add1~61_OTERM395 ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datae(!\Selector46~8_combout ),
	.dataf(!\Selector46~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "off";
defparam \Selector46~6 .lut_mask = 64'h0000F0F00000FAF8;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N8
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~64_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y15_N20
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~64_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020840080004920008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N18
cyclonev_lcell_comb \memin[17]~61 (
// Equation(s):
// \memin[17]~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~61 .extended_lut = "off";
defparam \memin[17]~61 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \memin[17]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N24
cyclonev_lcell_comb \memin[17]~62 (
// Equation(s):
// \memin[17]~62_combout  = ( \memin[17]~61_combout  & ( (\Decoder4~0_combout  & (((dmem_rtl_0_bypass[64] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[63]))) ) ) # ( !\memin[17]~61_combout  & ( (dmem_rtl_0_bypass[63] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[64]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[64]),
	.datab(!dmem_rtl_0_bypass[63]),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~62 .extended_lut = "off";
defparam \memin[17]~62 .lut_mask = 64'h0203020307030703;
defparam \memin[17]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \PC[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \PC[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( \PC[17]~DUPLICATE_q  ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \memin[17]~64_combout  & ( (\Add0~113_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[17]~64_combout  & ( (!\LdPC~1_combout  & \Add0~113_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N2
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N21
cyclonev_lcell_comb \memin[17]~63 (
// Equation(s):
// \memin[17]~63_combout  = ( !\memin[17]~5_combout  & ( (!PC[17]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~63 .extended_lut = "off";
defparam \memin[17]~63 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[17]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N51
cyclonev_lcell_comb \regs~293 (
// Equation(s):
// \regs~293_combout  = ( \memin[17]~64_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~293 .extended_lut = "off";
defparam \regs~293 .lut_mask = 64'h0000000055555555;
defparam \regs~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N52
dffeas \regs[10][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~293_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N45
cyclonev_lcell_comb \regs~291 (
// Equation(s):
// \regs~291_combout  = ( \regs~51_combout  & ( \memin[17]~64_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~51_combout ),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~291 .extended_lut = "off";
defparam \regs~291 .lut_mask = 64'h000000000000FFFF;
defparam \regs~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N46
dffeas \regs[2][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~291_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \regs~294 (
// Equation(s):
// \regs~294_combout  = ( \regs~87_combout  & ( \memin[17]~64_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~87_combout ),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~294 .extended_lut = "off";
defparam \regs~294 .lut_mask = 64'h000000000000FFFF;
defparam \regs~294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \regs[14][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~294_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N33
cyclonev_lcell_comb \regs~292 (
// Equation(s):
// \regs~292_combout  = ( \memin[17]~64_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~292 .extended_lut = "off";
defparam \regs~292 .lut_mask = 64'h0000000055555555;
defparam \regs~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N35
dffeas \regs[6][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~292_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N18
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[14][17]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[10][17]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[6][17]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[2][17]~q  ) ) )

	.dataa(!\regs[10][17]~q ),
	.datab(!\regs[2][17]~q ),
	.datac(!\regs[14][17]~q ),
	.datad(!\regs[6][17]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \regs~285 (
// Equation(s):
// \regs~285_combout  = ( \memin[17]~64_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~285 .extended_lut = "off";
defparam \regs~285 .lut_mask = 64'h0000000033333333;
defparam \regs~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \regs[8][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~285_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \regs~283 (
// Equation(s):
// \regs~283_combout  = (\regs~41_combout  & \memin[17]~64_combout )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(!\memin[17]~64_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~283 .extended_lut = "off";
defparam \regs~283 .lut_mask = 64'h0303030303030303;
defparam \regs~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N8
dffeas \regs[0][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~283_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N9
cyclonev_lcell_comb \regs~284 (
// Equation(s):
// \regs~284_combout  = ( \regs~55_combout  & ( \memin[17]~64_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~284 .extended_lut = "off";
defparam \regs~284 .lut_mask = 64'h000000000000FFFF;
defparam \regs~284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N10
dffeas \regs[4][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~284_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \regs~286 (
// Equation(s):
// \regs~286_combout  = ( \memin[17]~64_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[17]~64_combout ),
	.dataf(!\regs~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~286 .extended_lut = "off";
defparam \regs~286 .lut_mask = 64'h000000000000FFFF;
defparam \regs~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \regs[12][17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~286_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N30
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[12][17]~DUPLICATE_q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[8][17]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( 
// \regs[4][17]~q  ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[0][17]~q  ) ) )

	.dataa(!\regs[8][17]~q ),
	.datab(!\regs[0][17]~q ),
	.datac(!\regs[4][17]~q ),
	.datad(!\regs[12][17]~DUPLICATE_q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \regs~288 (
// Equation(s):
// \regs~288_combout  = ( \regs~59_combout  & ( \memin[17]~64_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~288 .extended_lut = "off";
defparam \regs~288 .lut_mask = 64'h000000000000FFFF;
defparam \regs~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \regs[5][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~288_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \regs~287 (
// Equation(s):
// \regs~287_combout  = ( \memin[17]~64_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~287 .extended_lut = "off";
defparam \regs~287 .lut_mask = 64'h0000000055555555;
defparam \regs~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N55
dffeas \regs[1][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~287_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N45
cyclonev_lcell_comb \regs~290 (
// Equation(s):
// \regs~290_combout  = ( \memin[17]~64_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~290 .extended_lut = "off";
defparam \regs~290 .lut_mask = 64'h0000000033333333;
defparam \regs~290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N47
dffeas \regs[13][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~290_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \regs~289 (
// Equation(s):
// \regs~289_combout  = ( \memin[17]~64_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[17]~64_combout ),
	.dataf(!\regs~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~289 .extended_lut = "off";
defparam \regs~289 .lut_mask = 64'h000000000000FFFF;
defparam \regs~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N14
dffeas \regs[9][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~289_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N0
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][17]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][17]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][17]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][17]~q  ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\regs[1][17]~q ),
	.datac(!\regs[13][17]~q ),
	.datad(!\regs[9][17]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N51
cyclonev_lcell_comb \regs~297 (
// Equation(s):
// \regs~297_combout  = (\regs~79_combout  & \memin[17]~64_combout )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[17]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~297 .extended_lut = "off";
defparam \regs~297 .lut_mask = 64'h0055005500550055;
defparam \regs~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N53
dffeas \regs[11][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~297_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N9
cyclonev_lcell_comb \regs~298 (
// Equation(s):
// \regs~298_combout  = (\regs~89_combout  & \memin[17]~64_combout )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(!\memin[17]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~298 .extended_lut = "off";
defparam \regs~298 .lut_mask = 64'h0033003300330033;
defparam \regs~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \regs[15][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~298_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \regs~295 (
// Equation(s):
// \regs~295_combout  = ( \memin[17]~64_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~295 .extended_lut = "off";
defparam \regs~295 .lut_mask = 64'h0000000033333333;
defparam \regs~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N4
dffeas \regs[3][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~295_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \regs~296 (
// Equation(s):
// \regs~296_combout  = ( \memin[17]~64_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~296 .extended_lut = "off";
defparam \regs~296 .lut_mask = 64'h0000000055555555;
defparam \regs~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N8
dffeas \regs[7][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~296_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N12
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[15][17]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[11][17]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[7][17]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[3][17]~q  ) ) )

	.dataa(!\regs[11][17]~q ),
	.datab(!\regs[15][17]~q ),
	.datac(!\regs[3][17]~q ),
	.datad(!\regs[7][17]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N42
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~1_combout  & ( \Mux14~3_combout  & ( ((!\Selector71~4_combout  & ((\Mux14~0_combout ))) # (\Selector71~4_combout  & (\Mux14~2_combout ))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux14~1_combout  & ( \Mux14~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & ((\Mux14~0_combout ))) # (\Selector71~4_combout  & (\Mux14~2_combout )))) # (\Selector72~4_combout  & (((\Selector71~4_combout )))) ) ) ) # ( \Mux14~1_combout  & ( !\Mux14~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & ((\Mux14~0_combout ))) # (\Selector71~4_combout  & (\Mux14~2_combout )))) # (\Selector72~4_combout  & (((!\Selector71~4_combout )))) ) ) ) # ( !\Mux14~1_combout  & ( !\Mux14~3_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & ((\Mux14~0_combout ))) # (\Selector71~4_combout  & (\Mux14~2_combout )))) ) ) )

	.dataa(!\Mux14~2_combout ),
	.datab(!\Mux14~0_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Selector71~4_combout ),
	.datae(!\Mux14~1_combout ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N9
cyclonev_lcell_comb \memin[17]~64 (
// Equation(s):
// \memin[17]~64_combout  = ( \memin[17]~63_combout  & ( \Mux14~4_combout  & ( (((\WideOr19~0_combout  & !\Selector46~6_combout )) # (\memin[17]~62_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\memin[17]~63_combout  & ( \Mux14~4_combout  ) ) # ( 
// \memin[17]~63_combout  & ( !\Mux14~4_combout  & ( ((\WideOr19~0_combout  & !\Selector46~6_combout )) # (\memin[17]~62_combout ) ) ) ) # ( !\memin[17]~63_combout  & ( !\Mux14~4_combout  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector46~6_combout ),
	.datad(!\memin[17]~62_combout ),
	.datae(!\memin[17]~63_combout ),
	.dataf(!\Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~64 .extended_lut = "off";
defparam \memin[17]~64 .lut_mask = 64'hFFFF30FFFFFF75FF;
defparam \memin[17]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \A[17]_NEW228 (
// Equation(s):
// \A[17]_OTERM229  = ( \WideOr23~0_combout  & ( \memin[17]~64_combout  ) ) # ( !\WideOr23~0_combout  & ( A[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[17]),
	.datad(!\memin[17]~64_combout ),
	.datae(gnd),
	.dataf(!\WideOr23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[17]_OTERM229 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[17]_NEW228 .extended_lut = "off";
defparam \A[17]_NEW228 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \A[17]_NEW228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N52
dffeas \A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[17]_OTERM229 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A[17] .is_wysiwyg = "true";
defparam \A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N39
cyclonev_lcell_comb \A[17]_NEW228~_Duplicate_1 (
// Equation(s):
// \A[17]_OTERM229~_Duplicate_1  = ( \memin[17]~64_combout  & ( (A[17]) # (\WideOr23~0_combout ) ) ) # ( !\memin[17]~64_combout  & ( (!\WideOr23~0_combout  & A[17]) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(gnd),
	.datac(!A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[17]_OTERM229~_Duplicate_1 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[17]_NEW228~_Duplicate_1 .extended_lut = "off";
defparam \A[17]_NEW228~_Duplicate_1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A[17]_NEW228~_Duplicate_1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \Add1~41_NEW_REG404 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~41_OTERM405 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~41_NEW_REG404 .is_wysiwyg = "true";
defparam \Add1~41_NEW_REG404 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \Add2~41_NEW_REG466 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~41_OTERM467 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~41_NEW_REG466 .is_wysiwyg = "true";
defparam \Add2~41_NEW_REG466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \ShiftLeft1~50 (
// Equation(s):
// \ShiftLeft1~50_combout  = ( \ShiftLeft1~1_combout  & ( (!\B[2]_OTERM269  & (((\ShiftLeft1~31_combout )) # (\B[3]_OTERM267 ))) # (\B[2]_OTERM269  & (!\B[3]_OTERM267  & (\ShiftLeft1~26_combout ))) ) ) # ( !\ShiftLeft1~1_combout  & ( (!\B[3]_OTERM267  & 
// ((!\B[2]_OTERM269  & ((\ShiftLeft1~31_combout ))) # (\B[2]_OTERM269  & (\ShiftLeft1~26_combout )))) ) )

	.dataa(!\B[2]_OTERM269 ),
	.datab(!\B[3]_OTERM267 ),
	.datac(!\ShiftLeft1~26_combout ),
	.datad(!\ShiftLeft1~31_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~50 .extended_lut = "off";
defparam \ShiftLeft1~50 .lut_mask = 64'h048C048C26AE26AE;
defparam \ShiftLeft1~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N2
dffeas \ShiftLeft1~50_NEW_REG644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~50_OTERM645 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~50_NEW_REG644 .is_wysiwyg = "true";
defparam \ShiftLeft1~50_NEW_REG644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N18
cyclonev_lcell_comb \ShiftLeft1~49 (
// Equation(s):
// \ShiftLeft1~49_combout  = ( \B[3]~DUPLICATE_q  & ( \ShiftLeft1~49_OTERM643_OTERM1683  & ( (!B[2] & (\ShiftLeft1~29_OTERM561DUPLICATE_q )) # (B[2] & ((\ShiftLeft1~30_OTERM563 ))) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( \ShiftLeft1~49_OTERM643_OTERM1683  & ( 
// (!B[2]) # (\ShiftLeft1~28_OTERM559 ) ) ) ) # ( \B[3]~DUPLICATE_q  & ( !\ShiftLeft1~49_OTERM643_OTERM1683  & ( (!B[2] & (\ShiftLeft1~29_OTERM561DUPLICATE_q )) # (B[2] & ((\ShiftLeft1~30_OTERM563 ))) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( 
// !\ShiftLeft1~49_OTERM643_OTERM1683  & ( (\ShiftLeft1~28_OTERM559  & B[2]) ) ) )

	.dataa(!\ShiftLeft1~29_OTERM561DUPLICATE_q ),
	.datab(!\ShiftLeft1~28_OTERM559 ),
	.datac(!B[2]),
	.datad(!\ShiftLeft1~30_OTERM563 ),
	.datae(!\B[3]~DUPLICATE_q ),
	.dataf(!\ShiftLeft1~49_OTERM643_OTERM1683 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~49 .extended_lut = "off";
defparam \ShiftLeft1~49 .lut_mask = 64'h0303505FF3F3505F;
defparam \ShiftLeft1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \ShiftLeft1~49_combout  & ( (!\ShiftRight0~6_OTERM809  & (!\IR[18]~DUPLICATE_q  & ((!\B[4]~DUPLICATE_q ) # (\ShiftLeft1~50_OTERM645 )))) ) ) # ( !\ShiftLeft1~49_combout  & ( (\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809  & 
// (!\IR[18]~DUPLICATE_q  & \ShiftLeft1~50_OTERM645 ))) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftLeft1~50_OTERM645 ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h0040004080C080C0;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N9
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( \ShiftRight0~9_combout  & ( (!\B[2]_OTERM269 ) # (\ShiftRight0~10_combout ) ) ) # ( !\ShiftRight0~9_combout  & ( (\B[2]_OTERM269  & \ShiftRight0~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[2]_OTERM269 ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N10
dffeas \Selector39~1_NEW_REG694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector39~1_OTERM695 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector39~1_NEW_REG694 .is_wysiwyg = "true";
defparam \Selector39~1_NEW_REG694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N57
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \ShiftRight0~6_OTERM809  & ( \Selector39~1_OTERM695  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( \Selector39~1_OTERM695  & ( (\IR[18]~DUPLICATE_q  & (((!\B[4]~DUPLICATE_q  & 
// !\B[3]~DUPLICATE_q )) # (\A[31]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~6_OTERM809  & ( !\Selector39~1_OTERM695  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( !\Selector39~1_OTERM695  & ( (\A[31]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & ((\B[3]~DUPLICATE_q ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~6_OTERM809 ),
	.dataf(!\Selector39~1_OTERM695 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h010303030B030303;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N9
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \A[24]~DUPLICATE_q  & ( B[24] & ( (!\IR[21]~DUPLICATE_q  & ((\Selector21~1_OTERM95 ))) # (\IR[21]~DUPLICATE_q  & (\Selector44~1_OTERM93DUPLICATE_q )) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[24] & ( (!\IR[21]~DUPLICATE_q  & 
// (\Selector44~1_OTERM93DUPLICATE_q  & (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[24] & ( (!\IR[21]~DUPLICATE_q  & 
// (\Selector44~1_OTERM93DUPLICATE_q  & (\IR[18]~DUPLICATE_q ))) # (\IR[21]~DUPLICATE_q  & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[24] & ( (!\IR[21]~DUPLICATE_q  & 
// ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93DUPLICATE_q ))) ) ) )

	.dataa(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h44CC1437143711DD;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( !\Selector39~3_combout  & ( (!\Selector63~4_OTERM85 ) # ((!\Selector39~0_combout  & !\Selector39~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector63~4_OTERM85 ),
	.datac(!\Selector39~0_combout ),
	.datad(!\Selector39~2_combout ),
	.datae(gnd),
	.dataf(!\Selector39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'hFCCCFCCC00000000;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( \Add2~41_OTERM467  & ( \Selector39~4_combout  & ( (\Selector44~0_OTERM91DUPLICATE_q  & (\Selector56~0_combout  & ((\IR[21]~DUPLICATE_q ) # (\Add1~41_OTERM405 )))) ) ) ) # ( !\Add2~41_OTERM467  & ( \Selector39~4_combout  & ( 
// (\Selector44~0_OTERM91DUPLICATE_q  & (\Add1~41_OTERM405  & (\Selector56~0_combout  & !\IR[21]~DUPLICATE_q ))) ) ) ) # ( \Add2~41_OTERM467  & ( !\Selector39~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add2~41_OTERM467  & ( !\Selector39~4_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datab(!\Add1~41_OTERM405 ),
	.datac(!\Selector56~0_combout ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Add2~41_OTERM467 ),
	.dataf(!\Selector39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'h0F0F0F0F01000105;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N28
dffeas \A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[24]_OTERM243 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A[24] .is_wysiwyg = "true";
defparam \A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N39
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( IR[26] & ( (\Selector63~17_OTERM117  & ((!B[24] & (A[24] & !IR[27])) # (B[24] & (!A[24] $ (IR[27]))))) ) ) # ( !IR[26] & ( (\Selector63~17_OTERM117  & (IR[27] & ((A[24]) # (B[24])))) ) )

	.dataa(!B[24]),
	.datab(!A[24]),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "off";
defparam \Selector39~6 .lut_mask = 64'h0007000706010601;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \Selector39~7 (
// Equation(s):
// \Selector39~7_combout  = ( \Selector32~0_combout  & ( !\Selector39~6_combout  ) ) # ( !\Selector32~0_combout  & ( (!\Add2~41_OTERM467  & !\Selector39~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~41_OTERM467 ),
	.datad(!\Selector39~6_combout ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~7 .extended_lut = "off";
defparam \Selector39~7 .lut_mask = 64'hF000F000FF00FF00;
defparam \Selector39~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \memin[24]~42 (
// Equation(s):
// \memin[24]~42_combout  = ( !\memin[17]~5_combout  & ( (!PC[24]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~42 .extended_lut = "off";
defparam \memin[24]~42 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[24]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N59
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N8
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~44_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y19_N50
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~44_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \memin[24]~41 (
// Equation(s):
// \memin[24]~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\dmem~25_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~41 .extended_lut = "off";
defparam \memin[24]~41 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \memin[24]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \memin[24]~43 (
// Equation(s):
// \memin[24]~43_combout  = ( \dmem~40_combout  & ( \memin[24]~41_combout  & ( (\memin[24]~42_combout  & ((!dmem_rtl_0_bypass[77]) # (!\Decoder4~0_combout ))) ) ) ) # ( !\dmem~40_combout  & ( \memin[24]~41_combout  & ( (\memin[24]~42_combout  & 
// ((!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[77] & !dmem_rtl_0_bypass[78])))) ) ) ) # ( \dmem~40_combout  & ( !\memin[24]~41_combout  & ( (\memin[24]~42_combout  & ((!dmem_rtl_0_bypass[77]) # (!\Decoder4~0_combout ))) ) ) ) # ( !\dmem~40_combout  & ( 
// !\memin[24]~41_combout  & ( (\memin[24]~42_combout  & ((!dmem_rtl_0_bypass[77]) # ((!\Decoder4~0_combout ) # (dmem_rtl_0_bypass[78])))) ) ) )

	.dataa(!\memin[24]~42_combout ),
	.datab(!dmem_rtl_0_bypass[77]),
	.datac(!\Decoder4~0_combout ),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(!\dmem~40_combout ),
	.dataf(!\memin[24]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~43 .extended_lut = "off";
defparam \memin[24]~43 .lut_mask = 64'h5455545454505454;
defparam \memin[24]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \regs~477 (
// Equation(s):
// \regs~477_combout  = ( \regs~51_combout  & ( \memin[24]~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[24]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~477 .extended_lut = "off";
defparam \regs~477 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~477 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \regs[2][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~477_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \regs~478 (
// Equation(s):
// \regs~478_combout  = ( \memin[24]~44_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~478 .extended_lut = "off";
defparam \regs~478 .lut_mask = 64'h0000000055555555;
defparam \regs~478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N14
dffeas \regs[3][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~478_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \regs~476 (
// Equation(s):
// \regs~476_combout  = ( \memin[24]~44_combout  & ( \regs~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~46_combout ),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~476 .extended_lut = "off";
defparam \regs~476 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N22
dffeas \regs[1][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~476_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N3
cyclonev_lcell_comb \regs~475 (
// Equation(s):
// \regs~475_combout  = ( \memin[24]~44_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~475_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~475 .extended_lut = "off";
defparam \regs~475 .lut_mask = 64'h0000000033333333;
defparam \regs~475 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N4
dffeas \regs[0][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~475_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][24]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][24]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][24]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][24]~q  ) ) )

	.dataa(!\regs[2][24]~q ),
	.datab(!\regs[3][24]~q ),
	.datac(!\regs[1][24]~q ),
	.datad(!\regs[0][24]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \regs~485 (
// Equation(s):
// \regs~485_combout  = ( \memin[24]~44_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~485 .extended_lut = "off";
defparam \regs~485 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~485 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \regs[10][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~485_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \regs~483 (
// Equation(s):
// \regs~483_combout  = ( \memin[24]~44_combout  & ( \regs~71_combout  ) )

	.dataa(!\regs~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~483 .extended_lut = "off";
defparam \regs~483 .lut_mask = 64'h0000000055555555;
defparam \regs~483 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \regs[8][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~483_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \regs~486 (
// Equation(s):
// \regs~486_combout  = ( \memin[24]~44_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~486 .extended_lut = "off";
defparam \regs~486 .lut_mask = 64'h0000000033333333;
defparam \regs~486 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N2
dffeas \regs[11][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~486_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N51
cyclonev_lcell_comb \regs~484 (
// Equation(s):
// \regs~484_combout  = ( \memin[24]~44_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(!\regs~73_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~484 .extended_lut = "off";
defparam \regs~484 .lut_mask = 64'h0000000033333333;
defparam \regs~484 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N52
dffeas \regs[9][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~484_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[11][24]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[10][24]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[9][24]~q  
// ) ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[8][24]~q  ) ) )

	.dataa(!\regs[10][24]~q ),
	.datab(!\regs[8][24]~q ),
	.datac(!\regs[11][24]~q ),
	.datad(!\regs[9][24]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \regs~482 (
// Equation(s):
// \regs~482_combout  = ( \regs~67_combout  & ( \memin[24]~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~67_combout ),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~482 .extended_lut = "off";
defparam \regs~482 .lut_mask = 64'h000000000000FFFF;
defparam \regs~482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \regs[7][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~482_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N27
cyclonev_lcell_comb \regs~481 (
// Equation(s):
// \regs~481_combout  = ( \memin[24]~44_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~481 .extended_lut = "off";
defparam \regs~481 .lut_mask = 64'h0000000055555555;
defparam \regs~481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \regs[6][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~481_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N45
cyclonev_lcell_comb \regs~479 (
// Equation(s):
// \regs~479_combout  = ( \memin[24]~44_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~479_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~479 .extended_lut = "off";
defparam \regs~479 .lut_mask = 64'h0000000033333333;
defparam \regs~479 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N46
dffeas \regs[4][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~479_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \regs~480 (
// Equation(s):
// \regs~480_combout  = ( \memin[24]~44_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~480 .extended_lut = "off";
defparam \regs~480 .lut_mask = 64'h0000000055555555;
defparam \regs~480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N49
dffeas \regs[5][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~480_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][24]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][24]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][24]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][24]~q  ) ) )

	.dataa(!\regs[7][24]~q ),
	.datab(!\regs[6][24]~q ),
	.datac(!\regs[4][24]~q ),
	.datad(!\regs[5][24]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \regs~488 (
// Equation(s):
// \regs~488_combout  = ( \memin[24]~44_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~488 .extended_lut = "off";
defparam \regs~488 .lut_mask = 64'h0000000033333333;
defparam \regs~488 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N4
dffeas \regs[13][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~488_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N3
cyclonev_lcell_comb \regs~489 (
// Equation(s):
// \regs~489_combout  = ( \memin[24]~44_combout  & ( \regs~87_combout  ) )

	.dataa(!\regs~87_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[24]~44_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~489 .extended_lut = "off";
defparam \regs~489 .lut_mask = 64'h0000555500005555;
defparam \regs~489 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N4
dffeas \regs[14][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~489_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N57
cyclonev_lcell_comb \regs~487 (
// Equation(s):
// \regs~487_combout  = ( \regs~83_combout  & ( \memin[24]~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[24]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~487 .extended_lut = "off";
defparam \regs~487 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~487 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N59
dffeas \regs[12][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~487_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N3
cyclonev_lcell_comb \regs~490 (
// Equation(s):
// \regs~490_combout  = ( \memin[24]~44_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~490 .extended_lut = "off";
defparam \regs~490 .lut_mask = 64'h0000000033333333;
defparam \regs~490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N4
dffeas \regs[15][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~490_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][24]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][24]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][24]~q  
// ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][24]~q  ) ) )

	.dataa(!\regs[13][24]~q ),
	.datab(!\regs[14][24]~q ),
	.datac(!\regs[12][24]~q ),
	.datad(!\regs[15][24]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~1_combout  & ( \Mux7~3_combout  & ( ((!\Selector69~4_combout  & (\Mux7~0_combout )) # (\Selector69~4_combout  & ((\Mux7~2_combout )))) # (\Selector70~4_combout ) ) ) ) # ( !\Mux7~1_combout  & ( \Mux7~3_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux7~0_combout )) # (\Selector69~4_combout  & ((\Mux7~2_combout ))))) # (\Selector70~4_combout  & (((\Selector69~4_combout )))) ) ) ) # ( \Mux7~1_combout  & ( !\Mux7~3_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux7~0_combout )) # (\Selector69~4_combout  & ((\Mux7~2_combout ))))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )))) ) ) ) # ( !\Mux7~1_combout  & ( !\Mux7~3_combout  & ( 
// (!\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux7~0_combout )) # (\Selector69~4_combout  & ((\Mux7~2_combout ))))) ) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Mux7~2_combout ),
	.datae(!\Mux7~1_combout ),
	.dataf(!\Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h404C707C434F737F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \memin[24]~44 (
// Equation(s):
// \memin[24]~44_combout  = ( \memin[24]~43_combout  & ( \Mux7~4_combout  & ( ((\WideOr19~0_combout  & ((!\Selector39~7_combout ) # (\Selector39~5_combout )))) # (\WideOr24~0_combout ) ) ) ) # ( !\memin[24]~43_combout  & ( \Mux7~4_combout  ) ) # ( 
// \memin[24]~43_combout  & ( !\Mux7~4_combout  & ( (\WideOr19~0_combout  & ((!\Selector39~7_combout ) # (\Selector39~5_combout ))) ) ) ) # ( !\memin[24]~43_combout  & ( !\Mux7~4_combout  ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\Selector39~5_combout ),
	.datac(!\WideOr24~0_combout ),
	.datad(!\Selector39~7_combout ),
	.datae(!\memin[24]~43_combout ),
	.dataf(!\Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~44 .extended_lut = "off";
defparam \memin[24]~44 .lut_mask = 64'hFFFF5511FFFF5F1F;
defparam \memin[24]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N58
dffeas \MAR[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[24] .is_wysiwyg = "true";
defparam \MAR[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N53
dffeas \MAR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[25] .is_wysiwyg = "true";
defparam \MAR[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N47
dffeas \MAR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[19] .is_wysiwyg = "true";
defparam \MAR[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N58
dffeas \MAR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[18] .is_wysiwyg = "true";
defparam \MAR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N42
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !MAR[19] & ( !MAR[18] & ( (!MAR[24] & !MAR[25]) ) ) )

	.dataa(!MAR[24]),
	.datab(gnd),
	.datac(!MAR[25]),
	.datad(gnd),
	.datae(!MAR[19]),
	.dataf(!MAR[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( state[2] & ( !state[3] & ( (!state[1] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (state[4] & state[0]))) ) ) )

	.dataa(!state[1]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!state[4]),
	.datad(!state[0]),
	.datae(!state[2]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000200000000;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N26
dffeas \MAR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[16] .is_wysiwyg = "true";
defparam \MAR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N10
dffeas \MAR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~56_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[31] .is_wysiwyg = "true";
defparam \MAR[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \MAR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[30] .is_wysiwyg = "true";
defparam \MAR[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N22
dffeas \MAR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[17] .is_wysiwyg = "true";
defparam \MAR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N15
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !MAR[17] & ( (!MAR[16] & (!MAR[31] & !MAR[30])) ) )

	.dataa(!MAR[16]),
	.datab(gnd),
	.datac(!MAR[31]),
	.datad(!MAR[30]),
	.datae(gnd),
	.dataf(!MAR[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N57
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \MemWE~0_combout  & ( \WideNor0~3_combout  & ( (!\MAR[15]~DUPLICATE_q  & (\WideNor0~2_combout  & (\WideNor0~0_combout  & \WideNor0~1_combout ))) ) ) )

	.dataa(!\MAR[15]~DUPLICATE_q ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(!\MemWE~0_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h0000000000000002;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~48_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020800004846120008810000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~48_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N24
cyclonev_lcell_comb \memin[19]~45 (
// Equation(s):
// \memin[19]~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\dmem~0_q ) # (\dmem~20_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & ((\dmem~20_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & ((\dmem~20_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\dmem~20_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~20_q ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~45 .extended_lut = "off";
defparam \memin[19]~45 .lut_mask = 64'h30303A3A35353F3F;
defparam \memin[19]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \memin[19]~46 (
// Equation(s):
// \memin[19]~46_combout  = ( PC[19] & ( !\memin[17]~5_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[19] & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(!PC[19]),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~46 .extended_lut = "off";
defparam \memin[19]~46 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[19]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
cyclonev_lcell_comb \memin[19]~47 (
// Equation(s):
// \memin[19]~47_combout  = ( \Decoder4~0_combout  & ( \memin[19]~46_combout  & ( (!\dmem~40_combout  & ((!dmem_rtl_0_bypass[68] & (!dmem_rtl_0_bypass[67])) # (dmem_rtl_0_bypass[68] & ((!\memin[19]~45_combout ))))) # (\dmem~40_combout  & 
// (!dmem_rtl_0_bypass[67])) ) ) ) # ( !\Decoder4~0_combout  & ( \memin[19]~46_combout  ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[67]),
	.datac(!dmem_rtl_0_bypass[68]),
	.datad(!\memin[19]~45_combout ),
	.datae(!\Decoder4~0_combout ),
	.dataf(!\memin[19]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~47 .extended_lut = "off";
defparam \memin[19]~47 .lut_mask = 64'h00000000FFFFCEC4;
defparam \memin[19]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]_OTERM233 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N53
dffeas \B[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\B[19]_OTERM289 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B[19] .is_wysiwyg = "true";
defparam \B[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N30
cyclonev_lcell_comb \Selector44~6 (
// Equation(s):
// \Selector44~6_combout  = ( \IR[26]~DUPLICATE_q  & ( (!IR[27] & (!\A[19]~DUPLICATE_q  $ (!B[19]))) # (IR[27] & (\A[19]~DUPLICATE_q  & B[19])) ) ) # ( !\IR[26]~DUPLICATE_q  & ( (IR[27] & ((B[19]) # (\A[19]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(!\IR[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~6 .extended_lut = "off";
defparam \Selector44~6 .lut_mask = 64'h033303330CC30CC3;
defparam \Selector44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \B[18]_OTERM287  ) + ( \A[18]_OTERM231  ) + ( \Add2~62  ))
// \Add2~50  = CARRY(( \B[18]_OTERM287  ) + ( \A[18]_OTERM231  ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!\A[18]_OTERM231 ),
	.datac(gnd),
	.datad(!\B[18]_OTERM287 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \B[19]_OTERM289  ) + ( \A[19]_OTERM233  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( \B[19]_OTERM289  ) + ( \A[19]_OTERM233  ) + ( \Add2~50  ))

	.dataa(!\B[19]_OTERM289 ),
	.datab(gnd),
	.datac(!\A[19]_OTERM233 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N59
dffeas \Add2~45_NEW_REG464 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~45_OTERM465 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~45_NEW_REG464 .is_wysiwyg = "true";
defparam \Add2~45_NEW_REG464 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N33
cyclonev_lcell_comb \Selector44~7 (
// Equation(s):
// \Selector44~7_combout  = ( \Selector32~0_combout  & ( (\Selector63~17_OTERM117DUPLICATE_q  & \Selector44~6_combout ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector63~17_OTERM117DUPLICATE_q  & \Selector44~6_combout )) # (\Add2~45_OTERM465 ) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector44~6_combout ),
	.datad(!\Add2~45_OTERM465 ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~7 .extended_lut = "off";
defparam \Selector44~7 .lut_mask = 64'h05FF05FF05050505;
defparam \Selector44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector21~1_OTERM95  & ( \IR[18]~DUPLICATE_q  & ( (!\Selector44~1_OTERM93DUPLICATE_q  & (!\A[19]~DUPLICATE_q  $ (!IR[21] $ (!B[19])))) # (\Selector44~1_OTERM93DUPLICATE_q  & (((!IR[21]) # (B[19])) # (\A[19]~DUPLICATE_q ))) ) ) 
// ) # ( !\Selector21~1_OTERM95  & ( \IR[18]~DUPLICATE_q  & ( (\Selector44~1_OTERM93DUPLICATE_q  & (!IR[21] $ (((\A[19]~DUPLICATE_q  & B[19]))))) ) ) ) # ( \Selector21~1_OTERM95  & ( !\IR[18]~DUPLICATE_q  & ( (!\A[19]~DUPLICATE_q  & (!IR[21] $ ((B[19])))) # 
// (\A[19]~DUPLICATE_q  & ((!IR[21] & (B[19])) # (IR[21] & ((!B[19]) # (\Selector44~1_OTERM93DUPLICATE_q ))))) ) ) ) # ( !\Selector21~1_OTERM95  & ( !\IR[18]~DUPLICATE_q  & ( (\Selector44~1_OTERM93DUPLICATE_q  & (!IR[21] $ (((B[19]) # (\A[19]~DUPLICATE_q 
// ))))) ) ) )

	.dataa(!\A[19]~DUPLICATE_q ),
	.datab(!IR[21]),
	.datac(!B[19]),
	.datad(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datae(!\Selector21~1_OTERM95 ),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h0093969700C996DF;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N59
dffeas \Add1~45_NEW_REG402 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~45_OTERM403 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~45_NEW_REG402 .is_wysiwyg = "true";
defparam \Add1~45_NEW_REG402 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N30
cyclonev_lcell_comb \Selector44~10 (
// Equation(s):
// \Selector44~10_combout  = ( \Add2~45_OTERM465  & ( \Selector44~3_OTERM97  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector44~3_OTERM97 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~45_OTERM465 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~10 .extended_lut = "off";
defparam \Selector44~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector44~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N32
dffeas \ShiftLeft1~6_OTERM513DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftLeft1~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~6_OTERM513DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~6_OTERM513DUPLICATE .is_wysiwyg = "true";
defparam \ShiftLeft1~6_OTERM513DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N33
cyclonev_lcell_comb \ShiftLeft1~51 (
// Equation(s):
// \ShiftLeft1~51_combout  = ( B[2] & ( \ShiftLeft1~2_OTERM509DUPLICATE_q  & ( (B[3]) # (\ShiftLeft1~7_OTERM515 ) ) ) ) # ( !B[2] & ( \ShiftLeft1~2_OTERM509DUPLICATE_q  & ( (!B[3] & ((\ShiftLeft1~6_OTERM513DUPLICATE_q ))) # (B[3] & (\ShiftLeft1~8_OTERM517 )) 
// ) ) ) # ( B[2] & ( !\ShiftLeft1~2_OTERM509DUPLICATE_q  & ( (\ShiftLeft1~7_OTERM515  & !B[3]) ) ) ) # ( !B[2] & ( !\ShiftLeft1~2_OTERM509DUPLICATE_q  & ( (!B[3] & ((\ShiftLeft1~6_OTERM513DUPLICATE_q ))) # (B[3] & (\ShiftLeft1~8_OTERM517 )) ) ) )

	.dataa(!\ShiftLeft1~8_OTERM517 ),
	.datab(!\ShiftLeft1~7_OTERM515 ),
	.datac(!\ShiftLeft1~6_OTERM513DUPLICATE_q ),
	.datad(!B[3]),
	.datae(!B[2]),
	.dataf(!\ShiftLeft1~2_OTERM509DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~51 .extended_lut = "off";
defparam \ShiftLeft1~51 .lut_mask = 64'h0F5533000F5533FF;
defparam \ShiftLeft1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \Selector44~8 (
// Equation(s):
// \Selector44~8_combout  = ( \ShiftRight0~30_combout  & ( \ShiftLeft1~51_combout  & ( (!IR[18] & (((!\ShiftRight0~6_OTERM809 )))) # (IR[18] & (((!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809 )) # (A[31]))) ) ) ) # ( !\ShiftRight0~30_combout  & ( 
// \ShiftLeft1~51_combout  & ( (!IR[18] & (((!\ShiftRight0~6_OTERM809 )))) # (IR[18] & (A[31] & ((\ShiftRight0~6_OTERM809 ) # (\B[4]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~30_combout  & ( !\ShiftLeft1~51_combout  & ( (!IR[18] & (((\B[4]~DUPLICATE_q  & 
// !\ShiftRight0~6_OTERM809 )))) # (IR[18] & (((!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809 )) # (A[31]))) ) ) ) # ( !\ShiftRight0~30_combout  & ( !\ShiftLeft1~51_combout  & ( (!IR[18] & (((\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809 )))) # (IR[18] & 
// (A[31] & ((\ShiftRight0~6_OTERM809 ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!A[31]),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(!\ShiftRight0~30_combout ),
	.dataf(!\ShiftLeft1~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~8 .extended_lut = "off";
defparam \Selector44~8 .lut_mask = 64'h31053D05F105FD05;
defparam \Selector44~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N6
cyclonev_lcell_comb \Selector44~9 (
// Equation(s):
// \Selector44~9_combout  = ( \Selector63~4_OTERM85  & ( \Selector44~8_combout  & ( (!\B[4]~DUPLICATE_q ) # (((\ShiftLeft1~3_OTERM511DUPLICATE_q  & !\ShiftLeft1~0_OTERM127 )) # (IR[18])) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~3_OTERM511DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(!\ShiftLeft1~0_OTERM127 ),
	.datae(!\Selector63~4_OTERM85 ),
	.dataf(!\Selector44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~9 .extended_lut = "off";
defparam \Selector44~9 .lut_mask = 64'h000000000000BFAF;
defparam \Selector44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N36
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( \Selector56~0_combout  & ( \Selector44~9_combout  ) ) # ( \Selector56~0_combout  & ( !\Selector44~9_combout  & ( (((\Selector44~2_OTERM107DUPLICATE_q  & \Add1~45_OTERM403 )) # (\Selector44~10_combout )) # (\Selector44~4_combout 
// ) ) ) )

	.dataa(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datab(!\Selector44~4_combout ),
	.datac(!\Add1~45_OTERM403 ),
	.datad(!\Selector44~10_combout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h000037FF0000FFFF;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \regs~328 (
// Equation(s):
// \regs~328_combout  = ( \memin[19]~48_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~328 .extended_lut = "off";
defparam \regs~328 .lut_mask = 64'h0000000055555555;
defparam \regs~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \regs[7][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~328_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \regs~330 (
// Equation(s):
// \regs~330_combout  = ( \memin[19]~48_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~330 .extended_lut = "off";
defparam \regs~330 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \regs[15][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~330_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N12
cyclonev_lcell_comb \regs~327 (
// Equation(s):
// \regs~327_combout  = ( \memin[19]~48_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~327 .extended_lut = "off";
defparam \regs~327 .lut_mask = 64'h0000000033333333;
defparam \regs~327 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \regs[3][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~327_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \regs~329 (
// Equation(s):
// \regs~329_combout  = ( \memin[19]~48_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~329 .extended_lut = "off";
defparam \regs~329 .lut_mask = 64'h0000000055555555;
defparam \regs~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \regs[11][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~329_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[15][19]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[7][19]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[11][19]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[3][19]~q  ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!\regs[15][19]~q ),
	.datac(!\regs[3][19]~q ),
	.datad(!\regs[11][19]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \regs~318 (
// Equation(s):
// \regs~318_combout  = ( \memin[19]~48_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~318 .extended_lut = "off";
defparam \regs~318 .lut_mask = 64'h0000000033333333;
defparam \regs~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N10
dffeas \regs[12][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~318_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \regs~316 (
// Equation(s):
// \regs~316_combout  = ( \memin[19]~48_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~316 .extended_lut = "off";
defparam \regs~316 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \regs[4][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~316_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \regs~317 (
// Equation(s):
// \regs~317_combout  = ( \memin[19]~48_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~317 .extended_lut = "off";
defparam \regs~317 .lut_mask = 64'h0000000033333333;
defparam \regs~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N41
dffeas \regs[8][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~317_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \regs~315 (
// Equation(s):
// \regs~315_combout  = ( \memin[19]~48_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~315 .extended_lut = "off";
defparam \regs~315 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N16
dffeas \regs[0][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~315_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][19]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][19]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][19]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][19]~q  ) ) )

	.dataa(!\regs[12][19]~q ),
	.datab(!\regs[4][19]~q ),
	.datac(!\regs[8][19]~q ),
	.datad(!\regs[0][19]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \regs~325 (
// Equation(s):
// \regs~325_combout  = ( \memin[19]~48_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~325 .extended_lut = "off";
defparam \regs~325 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N2
dffeas \regs[10][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~325_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N39
cyclonev_lcell_comb \regs~324 (
// Equation(s):
// \regs~324_combout  = ( \memin[19]~48_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~324 .extended_lut = "off";
defparam \regs~324 .lut_mask = 64'h0000000055555555;
defparam \regs~324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N40
dffeas \regs[6][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~324_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \regs~326 (
// Equation(s):
// \regs~326_combout  = ( \memin[19]~48_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~326 .extended_lut = "off";
defparam \regs~326 .lut_mask = 64'h0000000033333333;
defparam \regs~326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N56
dffeas \regs[14][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~326_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N3
cyclonev_lcell_comb \regs~323 (
// Equation(s):
// \regs~323_combout  = ( \regs~51_combout  & ( \memin[19]~48_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~51_combout ),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~323 .extended_lut = "off";
defparam \regs~323 .lut_mask = 64'h000000000000FFFF;
defparam \regs~323 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N4
dffeas \regs[2][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~323_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][19]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][19]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][19]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][19]~q  ) ) )

	.dataa(!\regs[10][19]~q ),
	.datab(!\regs[6][19]~q ),
	.datac(!\regs[14][19]~q ),
	.datad(!\regs[2][19]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \regs~321 (
// Equation(s):
// \regs~321_combout  = ( \memin[19]~48_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~321 .extended_lut = "off";
defparam \regs~321 .lut_mask = 64'h0000000055555555;
defparam \regs~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N14
dffeas \regs[9][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~321_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \regs~319 (
// Equation(s):
// \regs~319_combout  = ( \memin[19]~48_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~319 .extended_lut = "off";
defparam \regs~319 .lut_mask = 64'h0000000055555555;
defparam \regs~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N52
dffeas \regs[1][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~319_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \regs~320 (
// Equation(s):
// \regs~320_combout  = ( \regs~59_combout  & ( \memin[19]~48_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[19]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~320 .extended_lut = "off";
defparam \regs~320 .lut_mask = 64'h000000000000FFFF;
defparam \regs~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \regs[5][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~320_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \regs~322 (
// Equation(s):
// \regs~322_combout  = (\regs~85_combout  & \memin[19]~48_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(!\memin[19]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~322 .extended_lut = "off";
defparam \regs~322 .lut_mask = 64'h0033003300330033;
defparam \regs~322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N49
dffeas \regs[13][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~322_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[13][19]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[5][19]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[9][19]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[1][19]~q  ) ) )

	.dataa(!\regs[9][19]~q ),
	.datab(!\regs[1][19]~q ),
	.datac(!\regs[5][19]~q ),
	.datad(!\regs[13][19]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~2_combout  & ( \Mux12~1_combout  & ( (!\Selector71~4_combout  & (((\Mux12~0_combout ) # (\Selector72~4_combout )))) # (\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\Mux12~3_combout ))) ) ) ) # ( !\Mux12~2_combout  
// & ( \Mux12~1_combout  & ( (!\Selector71~4_combout  & (((\Mux12~0_combout ) # (\Selector72~4_combout )))) # (\Selector71~4_combout  & (\Mux12~3_combout  & (\Selector72~4_combout ))) ) ) ) # ( \Mux12~2_combout  & ( !\Mux12~1_combout  & ( 
// (!\Selector71~4_combout  & (((!\Selector72~4_combout  & \Mux12~0_combout )))) # (\Selector71~4_combout  & (((!\Selector72~4_combout )) # (\Mux12~3_combout ))) ) ) ) # ( !\Mux12~2_combout  & ( !\Mux12~1_combout  & ( (!\Selector71~4_combout  & 
// (((!\Selector72~4_combout  & \Mux12~0_combout )))) # (\Selector71~4_combout  & (\Mux12~3_combout  & (\Selector72~4_combout ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Mux12~3_combout ),
	.datac(!\Selector72~4_combout ),
	.datad(!\Mux12~0_combout ),
	.datae(!\Mux12~2_combout ),
	.dataf(!\Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N45
cyclonev_lcell_comb \memin[19]~48 (
// Equation(s):
// \memin[19]~48_combout  = ( \Selector44~5_combout  & ( \Mux12~4_combout  & ( ((!\memin[19]~47_combout ) # (\WideOr19~0_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector44~5_combout  & ( \Mux12~4_combout  & ( ((!\memin[19]~47_combout ) # 
// ((\WideOr19~0_combout  & \Selector44~7_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( \Selector44~5_combout  & ( !\Mux12~4_combout  & ( (!\memin[19]~47_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector44~5_combout  & ( !\Mux12~4_combout  & ( 
// (!\memin[19]~47_combout ) # ((\WideOr19~0_combout  & \Selector44~7_combout )) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\memin[19]~47_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Selector44~7_combout ),
	.datae(!\Selector44~5_combout ),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~48 .extended_lut = "off";
defparam \memin[19]~48 .lut_mask = 64'hCCCFCFCFDDDFDFDF;
defparam \memin[19]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N51
cyclonev_lcell_comb \B[19]_NEW288 (
// Equation(s):
// \B[19]_OTERM289  = ( \WideOr20~0_combout  & ( \memin[19]~48_combout  ) ) # ( !\WideOr20~0_combout  & ( B[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[19]~48_combout ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(!\WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[19]_OTERM289 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[19]_NEW288 .extended_lut = "off";
defparam \B[19]_NEW288 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \B[19]_NEW288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \B[20]_OTERM291  ) + ( \A[20]_OTERM235  ) + ( \Add2~46  ))
// \Add2~18  = CARRY(( \B[20]_OTERM291  ) + ( \A[20]_OTERM235  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[20]_OTERM235 ),
	.datad(!\B[20]_OTERM291 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \Add2~17_NEW_REG478 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~17_OTERM479 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~17_NEW_REG478 .is_wysiwyg = "true";
defparam \Add2~17_NEW_REG478 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N45
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( B[20] & ( A[20] & ( (!\IR[21]~DUPLICATE_q  & (\Selector21~1_OTERM95 )) # (\IR[21]~DUPLICATE_q  & ((\Selector44~1_OTERM93DUPLICATE_q ))) ) ) ) # ( !B[20] & ( A[20] & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & 
// \Selector44~1_OTERM93DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( B[20] & ( !A[20] & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & 
// \Selector44~1_OTERM93DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( !B[20] & ( !A[20] & ( (!\IR[21]~DUPLICATE_q  & ((\Selector44~1_OTERM93DUPLICATE_q ) # 
// (\Selector21~1_OTERM95 ))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!B[20]),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h5F00035D035D550F;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N9
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( !\Selector43~2_combout  & ( (!\Add2~17_OTERM479 ) # (!\Selector44~3_OTERM97 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~17_OTERM479 ),
	.datad(!\Selector44~3_OTERM97 ),
	.datae(gnd),
	.dataf(!\Selector43~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'hFFF0FFF000000000;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N2
dffeas \Add1~17_NEW_REG416 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~17_OTERM417 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~17_NEW_REG416 .is_wysiwyg = "true";
defparam \Add1~17_NEW_REG416 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \B[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[20]_OTERM291 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[20]~DUPLICATE .is_wysiwyg = "true";
defparam \B[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N54
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \B[20]~DUPLICATE_q  & ( \Selector63~17_OTERM117DUPLICATE_q  & ( !IR[27] $ (((!\IR[26]~DUPLICATE_q ) # (A[20]))) ) ) ) # ( !\B[20]~DUPLICATE_q  & ( \Selector63~17_OTERM117DUPLICATE_q  & ( (A[20] & (!\IR[26]~DUPLICATE_q  $ 
// (!IR[27]))) ) ) )

	.dataa(!\IR[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!A[20]),
	.datae(!\B[20]~DUPLICATE_q ),
	.dataf(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'h00000000005A5A0F;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N0
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( !\Selector43~4_combout  & ( \Selector32~0_combout  ) ) # ( !\Selector43~4_combout  & ( !\Selector32~0_combout  & ( !\Add2~17_OTERM479  ) ) )

	.dataa(gnd),
	.datab(!\Add2~17_OTERM479 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector43~4_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'hCCCC0000FFFF0000;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \ShiftRight0~58_OTERM683_OTERM1675feeder (
// Equation(s):
// \ShiftRight0~58_OTERM683_OTERM1675feeder_combout  = ( \ShiftRight0~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_OTERM683_OTERM1675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_OTERM1675feeder .extended_lut = "off";
defparam \ShiftRight0~58_OTERM683_OTERM1675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ShiftRight0~58_OTERM683_OTERM1675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N20
dffeas \ShiftRight0~58_OTERM683_NEW_REG1674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~58_OTERM683_OTERM1675feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM683_OTERM1675 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_NEW_REG1674 .is_wysiwyg = "true";
defparam \ShiftRight0~58_OTERM683_NEW_REG1674 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N39
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( \B[0]_OTERM223  & ( \B[1]_OTERM265  & ( \A[23]_OTERM241  ) ) ) # ( !\B[0]_OTERM223  & ( \B[1]_OTERM265  & ( \A[22]_OTERM239  ) ) ) # ( \B[0]_OTERM223  & ( !\B[1]_OTERM265  & ( \A[21]_OTERM237  ) ) ) # ( !\B[0]_OTERM223  & ( 
// !\B[1]_OTERM265  & ( \A[20]_OTERM235  ) ) )

	.dataa(!\A[22]_OTERM239 ),
	.datab(!\A[21]_OTERM237 ),
	.datac(!\A[23]_OTERM241 ),
	.datad(!\A[20]_OTERM235 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\B[1]_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N41
dffeas \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N12
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( B[2] & ( \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (\ShiftRight0~58_OTERM683_OTERM1675 )) # (\B[3]~DUPLICATE_q  & ((A[31]))) ) ) ) # ( !B[2] & ( \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & 
// ( (!\B[3]~DUPLICATE_q ) # (\ShiftRight0~10_OTERM499DUPLICATE_q ) ) ) ) # ( B[2] & ( !\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (\ShiftRight0~58_OTERM683_OTERM1675 )) # (\B[3]~DUPLICATE_q  & ((A[31]))) ) ) ) # ( !B[2] & ( 
// !\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (\ShiftRight0~10_OTERM499DUPLICATE_q  & \B[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~58_OTERM683_OTERM1675 ),
	.datab(!\ShiftRight0~10_OTERM499DUPLICATE_q ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h0303505FF3F3505F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \ShiftLeft1~27 (
// Equation(s):
// \ShiftLeft1~27_combout  = ( \ShiftLeft1~37_OTERM633_OTERM1681  & ( (!B[3] & ((!B[2]) # (\ShiftLeft1~1_OTERM491 ))) ) ) # ( !\ShiftLeft1~37_OTERM633_OTERM1681  & ( (\ShiftLeft1~1_OTERM491  & (!B[3] & B[2])) ) )

	.dataa(!\ShiftLeft1~1_OTERM491 ),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft1~37_OTERM633_OTERM1681 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~27 .extended_lut = "off";
defparam \ShiftLeft1~27 .lut_mask = 64'h00500050F050F050;
defparam \ShiftLeft1~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \ShiftLeft1~32 (
// Equation(s):
// \ShiftLeft1~32_combout  = ( \ShiftLeft1~30_OTERM563  & ( B[3] & ( (!B[2]) # (\ShiftLeft1~31_OTERM565 ) ) ) ) # ( !\ShiftLeft1~30_OTERM563  & ( B[3] & ( (\ShiftLeft1~31_OTERM565  & B[2]) ) ) ) # ( \ShiftLeft1~30_OTERM563  & ( !B[3] & ( (!B[2] & 
// (\ShiftLeft1~28_OTERM559 )) # (B[2] & ((\ShiftLeft1~29_OTERM561 ))) ) ) ) # ( !\ShiftLeft1~30_OTERM563  & ( !B[3] & ( (!B[2] & (\ShiftLeft1~28_OTERM559 )) # (B[2] & ((\ShiftLeft1~29_OTERM561 ))) ) ) )

	.dataa(!\ShiftLeft1~28_OTERM559 ),
	.datab(!\ShiftLeft1~31_OTERM565 ),
	.datac(!B[2]),
	.datad(!\ShiftLeft1~29_OTERM561 ),
	.datae(!\ShiftLeft1~30_OTERM563 ),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~32 .extended_lut = "off";
defparam \ShiftLeft1~32 .lut_mask = 64'h505F505F0303F3F3;
defparam \ShiftLeft1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N30
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \ShiftLeft1~32_combout  & ( (!\ShiftRight0~6_OTERM809  & (!IR[18] & ((!\B[4]~DUPLICATE_q ) # (\ShiftLeft1~27_combout )))) ) ) # ( !\ShiftLeft1~32_combout  & ( (\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809  & 
// (\ShiftLeft1~27_combout  & !IR[18]))) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\ShiftLeft1~27_combout ),
	.datad(!IR[18]),
	.datae(gnd),
	.dataf(!\ShiftLeft1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h040004008C008C00;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \Selector43~0_combout  & ( \Selector31~6_combout  & ( \Selector63~4_OTERM85  ) ) ) # ( !\Selector43~0_combout  & ( \Selector31~6_combout  & ( (\Selector63~4_OTERM85  & ((\ShiftRight0~27_combout ) # (\Selector33~0_combout ))) ) ) 
// ) # ( \Selector43~0_combout  & ( !\Selector31~6_combout  & ( \Selector63~4_OTERM85  ) ) ) # ( !\Selector43~0_combout  & ( !\Selector31~6_combout  & ( (\Selector33~0_combout  & \Selector63~4_OTERM85 ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!\Selector63~4_OTERM85 ),
	.datad(gnd),
	.datae(!\Selector43~0_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h05050F0F07070F0F;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N42
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( \Selector43~5_combout  & ( \Selector43~1_combout  & ( !\Selector56~0_combout  ) ) ) # ( \Selector43~5_combout  & ( !\Selector43~1_combout  & ( (!\Selector56~0_combout ) # ((\Selector43~3_combout  & 
// ((!\Selector44~2_OTERM107DUPLICATE_q ) # (!\Add1~17_OTERM417 )))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector43~3_combout ),
	.datac(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datad(!\Add1~17_OTERM417 ),
	.datae(!\Selector43~5_combout ),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'h0000BBBA0000AAAA;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( \memin[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N44
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N38
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~20_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025228A054918D5E10C88D0000000000000000";
// synopsys translate_on

// Location: FF_X12_Y14_N38
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~20_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N36
cyclonev_lcell_comb \memin[20]~17 (
// Equation(s):
// \memin[20]~17_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~21_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~17 .extended_lut = "off";
defparam \memin[20]~17 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \memin[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N24
cyclonev_lcell_comb \memin[20]~18 (
// Equation(s):
// \memin[20]~18_combout  = ( \dmem~40_combout  & ( \memin[20]~17_combout  & ( (dmem_rtl_0_bypass[69] & \Decoder4~0_combout ) ) ) ) # ( !\dmem~40_combout  & ( \memin[20]~17_combout  & ( (\Decoder4~0_combout  & ((dmem_rtl_0_bypass[70]) # 
// (dmem_rtl_0_bypass[69]))) ) ) ) # ( \dmem~40_combout  & ( !\memin[20]~17_combout  & ( (dmem_rtl_0_bypass[69] & \Decoder4~0_combout ) ) ) ) # ( !\dmem~40_combout  & ( !\memin[20]~17_combout  & ( (dmem_rtl_0_bypass[69] & (!dmem_rtl_0_bypass[70] & 
// \Decoder4~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[69]),
	.datac(!dmem_rtl_0_bypass[70]),
	.datad(!\Decoder4~0_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!\memin[20]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~18 .extended_lut = "off";
defparam \memin[20]~18 .lut_mask = 64'h00300033003F0033;
defparam \memin[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N57
cyclonev_lcell_comb \regs~340 (
// Equation(s):
// \regs~340_combout  = ( \memin[20]~20_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~340 .extended_lut = "off";
defparam \regs~340 .lut_mask = 64'h0000000055555555;
defparam \regs~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N58
dffeas \regs[9][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~340_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \regs~342 (
// Equation(s):
// \regs~342_combout  = ( \regs~79_combout  & ( \memin[20]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~79_combout ),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~342 .extended_lut = "off";
defparam \regs~342 .lut_mask = 64'h000000000000FFFF;
defparam \regs~342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N44
dffeas \regs[11][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~342_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N0
cyclonev_lcell_comb \regs~341 (
// Equation(s):
// \regs~341_combout  = ( \memin[20]~20_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(!\memin[20]~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~341 .extended_lut = "off";
defparam \regs~341 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \regs[10][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~341_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \regs~339 (
// Equation(s):
// \regs~339_combout  = ( \memin[20]~20_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~339 .extended_lut = "off";
defparam \regs~339 .lut_mask = 64'h0000000033333333;
defparam \regs~339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N44
dffeas \regs[8][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~339_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N30
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[8][20]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[9][20]~q )) # (\Selector71~4_combout  & ((\regs[11][20]~q ))) ) ) ) # ( !\regs[8][20]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[9][20]~q )) # (\Selector71~4_combout  & ((\regs[11][20]~q ))) ) ) ) # ( \regs[8][20]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[10][20]~q ) ) ) ) # ( !\regs[8][20]~q  & ( !\Selector72~4_combout  & ( (\regs[10][20]~q  & 
// \Selector71~4_combout ) ) ) )

	.dataa(!\regs[9][20]~q ),
	.datab(!\regs[11][20]~q ),
	.datac(!\regs[10][20]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[8][20]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \regs~338 (
// Equation(s):
// \regs~338_combout  = ( \memin[20]~20_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~338 .extended_lut = "off";
defparam \regs~338 .lut_mask = 64'h0000000055555555;
defparam \regs~338 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N10
dffeas \regs[7][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~338_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \regs~336 (
// Equation(s):
// \regs~336_combout  = ( \memin[20]~20_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~336 .extended_lut = "off";
defparam \regs~336 .lut_mask = 64'h0000000055555555;
defparam \regs~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \regs[5][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~336_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N57
cyclonev_lcell_comb \regs~337 (
// Equation(s):
// \regs~337_combout  = ( \regs~63_combout  & ( \memin[20]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~337 .extended_lut = "off";
defparam \regs~337 .lut_mask = 64'h000000000000FFFF;
defparam \regs~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N58
dffeas \regs[6][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~337_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \regs~335 (
// Equation(s):
// \regs~335_combout  = ( \regs~55_combout  & ( \memin[20]~20_combout  ) )

	.dataa(gnd),
	.datab(!\memin[20]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~335 .extended_lut = "off";
defparam \regs~335 .lut_mask = 64'h0000000033333333;
defparam \regs~335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N8
dffeas \regs[4][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~335_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \Selector72~4_combout  & ( \regs[4][20]~q  & ( (!\Selector71~4_combout  & ((\regs[5][20]~q ))) # (\Selector71~4_combout  & (\regs[7][20]~q )) ) ) ) # ( !\Selector72~4_combout  & ( \regs[4][20]~q  & ( (!\Selector71~4_combout ) # 
// (\regs[6][20]~q ) ) ) ) # ( \Selector72~4_combout  & ( !\regs[4][20]~q  & ( (!\Selector71~4_combout  & ((\regs[5][20]~q ))) # (\Selector71~4_combout  & (\regs[7][20]~q )) ) ) ) # ( !\Selector72~4_combout  & ( !\regs[4][20]~q  & ( (\Selector71~4_combout  & 
// \regs[6][20]~q ) ) ) )

	.dataa(!\regs[7][20]~q ),
	.datab(!\regs[5][20]~q ),
	.datac(!\Selector71~4_combout ),
	.datad(!\regs[6][20]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\regs[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N24
cyclonev_lcell_comb \regs~333 (
// Equation(s):
// \regs~333_combout  = ( \memin[20]~20_combout  & ( \regs~51_combout  ) )

	.dataa(!\regs~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~333 .extended_lut = "off";
defparam \regs~333 .lut_mask = 64'h0000000055555555;
defparam \regs~333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \regs[2][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~333_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N45
cyclonev_lcell_comb \regs~331 (
// Equation(s):
// \regs~331_combout  = ( \memin[20]~20_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~41_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~331 .extended_lut = "off";
defparam \regs~331 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~331 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N46
dffeas \regs[0][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~331_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \regs~334 (
// Equation(s):
// \regs~334_combout  = ( \memin[20]~20_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~334 .extended_lut = "off";
defparam \regs~334 .lut_mask = 64'h0000000033333333;
defparam \regs~334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N37
dffeas \regs[3][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~334_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \regs~332 (
// Equation(s):
// \regs~332_combout  = ( \memin[20]~20_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~332 .extended_lut = "off";
defparam \regs~332 .lut_mask = 64'h0000000055555555;
defparam \regs~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \regs[1][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~332_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][20]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][20]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][20]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][20]~q  ) ) )

	.dataa(!\regs[2][20]~q ),
	.datab(!\regs[0][20]~q ),
	.datac(!\regs[3][20]~q ),
	.datad(!\regs[1][20]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \regs~345 (
// Equation(s):
// \regs~345_combout  = ( \memin[20]~20_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~345 .extended_lut = "off";
defparam \regs~345 .lut_mask = 64'h0000000033333333;
defparam \regs~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \regs[14][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~345_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N3
cyclonev_lcell_comb \regs~346 (
// Equation(s):
// \regs~346_combout  = ( \memin[20]~20_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~89_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~346 .extended_lut = "off";
defparam \regs~346 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N40
dffeas \regs[15][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~346_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \regs~344 (
// Equation(s):
// \regs~344_combout  = ( \memin[20]~20_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~344 .extended_lut = "off";
defparam \regs~344 .lut_mask = 64'h0000000033333333;
defparam \regs~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \regs[13][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~344_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \regs~343 (
// Equation(s):
// \regs~343_combout  = ( \memin[20]~20_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~343 .extended_lut = "off";
defparam \regs~343 .lut_mask = 64'h0000000033333333;
defparam \regs~343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N55
dffeas \regs[12][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~343_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][20]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][20]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][20]~q 
//  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][20]~q  ) ) )

	.dataa(!\regs[14][20]~q ),
	.datab(!\regs[15][20]~q ),
	.datac(!\regs[13][20]~q ),
	.datad(!\regs[12][20]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N18
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~0_combout  & ( \Mux11~3_combout  & ( (!\Selector69~4_combout  & ((!\Selector70~4_combout ) # ((\Mux11~1_combout )))) # (\Selector69~4_combout  & (((\Mux11~2_combout )) # (\Selector70~4_combout ))) ) ) ) # ( !\Mux11~0_combout  
// & ( \Mux11~3_combout  & ( (!\Selector69~4_combout  & (\Selector70~4_combout  & ((\Mux11~1_combout )))) # (\Selector69~4_combout  & (((\Mux11~2_combout )) # (\Selector70~4_combout ))) ) ) ) # ( \Mux11~0_combout  & ( !\Mux11~3_combout  & ( 
// (!\Selector69~4_combout  & ((!\Selector70~4_combout ) # ((\Mux11~1_combout )))) # (\Selector69~4_combout  & (!\Selector70~4_combout  & (\Mux11~2_combout ))) ) ) ) # ( !\Mux11~0_combout  & ( !\Mux11~3_combout  & ( (!\Selector69~4_combout  & 
// (\Selector70~4_combout  & ((\Mux11~1_combout )))) # (\Selector69~4_combout  & (!\Selector70~4_combout  & (\Mux11~2_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux11~2_combout ),
	.datad(!\Mux11~1_combout ),
	.datae(!\Mux11~0_combout ),
	.dataf(!\Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N12
cyclonev_lcell_comb \memin[20]~20 (
// Equation(s):
// \memin[20]~20_combout  = ( \WideOr24~0_combout  & ( \Mux11~4_combout  ) ) # ( !\WideOr24~0_combout  & ( \Mux11~4_combout  & ( (!\memin[20]~19_combout ) # (((\WideOr19~0_combout  & !\Selector43~6_combout )) # (\memin[20]~18_combout )) ) ) ) # ( 
// \WideOr24~0_combout  & ( !\Mux11~4_combout  & ( (!\memin[20]~19_combout ) # (((\WideOr19~0_combout  & !\Selector43~6_combout )) # (\memin[20]~18_combout )) ) ) ) # ( !\WideOr24~0_combout  & ( !\Mux11~4_combout  & ( (!\memin[20]~19_combout ) # 
// (((\WideOr19~0_combout  & !\Selector43~6_combout )) # (\memin[20]~18_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[20]~19_combout ),
	.datac(!\Selector43~6_combout ),
	.datad(!\memin[20]~18_combout ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~20 .extended_lut = "off";
defparam \memin[20]~20 .lut_mask = 64'hDCFFDCFFDCFFFFFF;
defparam \memin[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \A[20]_NEW234 (
// Equation(s):
// \A[20]_OTERM235  = ( \memin[20]~20_combout  & ( (A[20]) # (\WideOr23~0_combout ) ) ) # ( !\memin[20]~20_combout  & ( (!\WideOr23~0_combout  & A[20]) ) )

	.dataa(!\WideOr23~0_combout ),
	.datab(gnd),
	.datac(!A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[20]_OTERM235 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[20]_NEW234 .extended_lut = "off";
defparam \A[20]_NEW234 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A[20]_NEW234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \B[21]_OTERM293  ) + ( \A[21]_OTERM237  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( \B[21]_OTERM293  ) + ( \A[21]_OTERM237  ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[21]_OTERM237 ),
	.datad(!\B[21]_OTERM293 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \Add2~9_NEW_REG482 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~9_OTERM483 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~9_NEW_REG482 .is_wysiwyg = "true";
defparam \Add2~9_NEW_REG482 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N33
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( A[22] & ( !IR[27] $ (((!\IR[26]~DUPLICATE_q ) # (B[22]))) ) ) # ( !A[22] & ( (B[22] & (!IR[27] $ (!\IR[26]~DUPLICATE_q ))) ) )

	.dataa(!IR[27]),
	.datab(gnd),
	.datac(!\IR[26]~DUPLICATE_q ),
	.datad(!B[22]),
	.datae(gnd),
	.dataf(!A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h005A005A5A555A55;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N39
cyclonev_lcell_comb \Selector41~5 (
// Equation(s):
// \Selector41~5_combout  = ( \Selector41~4_combout  & ( \Selector32~0_combout  & ( \Selector63~17_OTERM117DUPLICATE_q  ) ) ) # ( \Selector41~4_combout  & ( !\Selector32~0_combout  & ( (\Add2~9_OTERM483 ) # (\Selector63~17_OTERM117DUPLICATE_q ) ) ) ) # ( 
// !\Selector41~4_combout  & ( !\Selector32~0_combout  & ( \Add2~9_OTERM483  ) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Add2~9_OTERM483 ),
	.datad(gnd),
	.datae(!\Selector41~4_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~5 .extended_lut = "off";
defparam \Selector41~5 .lut_mask = 64'h0F0F5F5F00005555;
defparam \Selector41~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N44
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[22]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N18
cyclonev_lcell_comb \memin[22]~10 (
// Equation(s):
// \memin[22]~10_combout  = ( !\memin[17]~5_combout  & ( PC[22] & ( !\DrPC~0_combout  ) ) ) # ( !\memin[17]~5_combout  & ( !PC[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DrPC~0_combout ),
	.datae(!\memin[17]~5_combout ),
	.dataf(!PC[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~10 .extended_lut = "off";
defparam \memin[22]~10 .lut_mask = 64'hFFFF0000FF000000;
defparam \memin[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N10
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~12_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A014B08D5E0048040000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~12_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N39
cyclonev_lcell_comb \memin[22]~9 (
// Equation(s):
// \memin[22]~9_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (\dmem~23_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (\dmem~23_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) )

	.dataa(!\dmem~23_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~9 .extended_lut = "off";
defparam \memin[22]~9 .lut_mask = 64'h505C505C535F535F;
defparam \memin[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \memin[22]~11 (
// Equation(s):
// \memin[22]~11_combout  = ( \Decoder4~0_combout  & ( \memin[22]~9_combout  & ( (!dmem_rtl_0_bypass[73] & (\memin[22]~10_combout  & ((!dmem_rtl_0_bypass[74]) # (\dmem~40_combout )))) ) ) ) # ( !\Decoder4~0_combout  & ( \memin[22]~9_combout  & ( 
// \memin[22]~10_combout  ) ) ) # ( \Decoder4~0_combout  & ( !\memin[22]~9_combout  & ( (\memin[22]~10_combout  & ((!dmem_rtl_0_bypass[73]) # ((!\dmem~40_combout  & dmem_rtl_0_bypass[74])))) ) ) ) # ( !\Decoder4~0_combout  & ( !\memin[22]~9_combout  & ( 
// \memin[22]~10_combout  ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[74]),
	.datac(!dmem_rtl_0_bypass[73]),
	.datad(!\memin[22]~10_combout ),
	.datae(!\Decoder4~0_combout ),
	.dataf(!\memin[22]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~11 .extended_lut = "off";
defparam \memin[22]~11 .lut_mask = 64'h00FF00F200FF00D0;
defparam \memin[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \regs~371 (
// Equation(s):
// \regs~371_combout  = ( \memin[22]~12_combout  & ( \regs~71_combout  ) )

	.dataa(!\regs~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~371 .extended_lut = "off";
defparam \regs~371 .lut_mask = 64'h0000000055555555;
defparam \regs~371 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N49
dffeas \regs[8][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~371_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N51
cyclonev_lcell_comb \regs~374 (
// Equation(s):
// \regs~374_combout  = ( \regs~79_combout  & ( \memin[22]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~79_combout ),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~374 .extended_lut = "off";
defparam \regs~374 .lut_mask = 64'h000000000000FFFF;
defparam \regs~374 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N52
dffeas \regs[11][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~374_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N9
cyclonev_lcell_comb \regs~373 (
// Equation(s):
// \regs~373_combout  = ( \memin[22]~12_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~373 .extended_lut = "off";
defparam \regs~373 .lut_mask = 64'h0000000055555555;
defparam \regs~373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N10
dffeas \regs[10][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~373_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N45
cyclonev_lcell_comb \regs~372 (
// Equation(s):
// \regs~372_combout  = ( \memin[22]~12_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~372 .extended_lut = "off";
defparam \regs~372 .lut_mask = 64'h0000000055555555;
defparam \regs~372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N46
dffeas \regs[9][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~372_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N42
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[9][22]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[11][22]~q ) ) ) ) # ( !\regs[9][22]~q  & ( \Selector72~4_combout  & ( (\regs[11][22]~q  & \Selector71~4_combout ) ) ) ) # ( \regs[9][22]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][22]~q )) # (\Selector71~4_combout  & ((\regs[10][22]~q ))) ) ) ) # ( !\regs[9][22]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[8][22]~q )) # (\Selector71~4_combout  
// & ((\regs[10][22]~q ))) ) ) )

	.dataa(!\regs[8][22]~q ),
	.datab(!\regs[11][22]~q ),
	.datac(!\regs[10][22]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[9][22]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N30
cyclonev_lcell_comb \regs~369 (
// Equation(s):
// \regs~369_combout  = (\regs~63_combout  & \memin[22]~12_combout )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[22]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~369 .extended_lut = "off";
defparam \regs~369 .lut_mask = 64'h0055005500550055;
defparam \regs~369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \regs[6][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~369_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \regs~368 (
// Equation(s):
// \regs~368_combout  = ( \memin[22]~12_combout  & ( \regs~59_combout  ) )

	.dataa(gnd),
	.datab(!\regs~59_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~368 .extended_lut = "off";
defparam \regs~368 .lut_mask = 64'h0000000033333333;
defparam \regs~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N26
dffeas \regs[5][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~368_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N42
cyclonev_lcell_comb \regs~367 (
// Equation(s):
// \regs~367_combout  = ( \memin[22]~12_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~367 .extended_lut = "off";
defparam \regs~367 .lut_mask = 64'h0000000033333333;
defparam \regs~367 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N43
dffeas \regs[4][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~367_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \regs~370 (
// Equation(s):
// \regs~370_combout  = ( \memin[22]~12_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~370 .extended_lut = "off";
defparam \regs~370 .lut_mask = 64'h0000000033333333;
defparam \regs~370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N8
dffeas \regs[7][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~370_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N0
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[7][22]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[5][22]~q ) ) ) ) # ( !\regs[7][22]~q  & ( \Selector72~4_combout  & ( (\regs[5][22]~q  & !\Selector71~4_combout ) ) ) ) # ( \regs[7][22]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][22]~q ))) # (\Selector71~4_combout  & (\regs[6][22]~q )) ) ) ) # ( !\regs[7][22]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[4][22]~q ))) # (\Selector71~4_combout  
// & (\regs[6][22]~q )) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\regs[5][22]~q ),
	.datac(!\regs[4][22]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N57
cyclonev_lcell_comb \regs~366 (
// Equation(s):
// \regs~366_combout  = ( \memin[22]~12_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~366 .extended_lut = "off";
defparam \regs~366 .lut_mask = 64'h0000000033333333;
defparam \regs~366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N59
dffeas \regs[3][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~366_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \regs~365 (
// Equation(s):
// \regs~365_combout  = ( \memin[22]~12_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~365 .extended_lut = "off";
defparam \regs~365 .lut_mask = 64'h0000000033333333;
defparam \regs~365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \regs[2][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~365_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \regs~364 (
// Equation(s):
// \regs~364_combout  = ( \memin[22]~12_combout  & ( \regs~46_combout  ) )

	.dataa(gnd),
	.datab(!\regs~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~364 .extended_lut = "off";
defparam \regs~364 .lut_mask = 64'h0000000033333333;
defparam \regs~364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N49
dffeas \regs[1][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~364_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N57
cyclonev_lcell_comb \regs~363 (
// Equation(s):
// \regs~363_combout  = ( \memin[22]~12_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~363 .extended_lut = "off";
defparam \regs~363 .lut_mask = 64'h0000000033333333;
defparam \regs~363 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N58
dffeas \regs[0][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~363_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N54
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][22]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][22]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][22]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][22]~q  ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!\regs[2][22]~q ),
	.datac(!\regs[1][22]~q ),
	.datad(!\regs[0][22]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \regs~375 (
// Equation(s):
// \regs~375_combout  = ( \memin[22]~12_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~375 .extended_lut = "off";
defparam \regs~375 .lut_mask = 64'h0000000033333333;
defparam \regs~375 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \regs[12][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~375_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N36
cyclonev_lcell_comb \regs~376 (
// Equation(s):
// \regs~376_combout  = ( \memin[22]~12_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~376 .extended_lut = "off";
defparam \regs~376 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N38
dffeas \regs[13][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~376_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N15
cyclonev_lcell_comb \regs~378 (
// Equation(s):
// \regs~378_combout  = ( \memin[22]~12_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~378 .extended_lut = "off";
defparam \regs~378 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \regs[15][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~378_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \regs~377 (
// Equation(s):
// \regs~377_combout  = ( \memin[22]~12_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~377 .extended_lut = "off";
defparam \regs~377 .lut_mask = 64'h0000000033333333;
defparam \regs~377 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N28
dffeas \regs[14][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~377_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N48
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[14][22]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[13][22]~q )) # (\Selector71~4_combout  & ((\regs[15][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// (\regs[13][22]~q )) # (\Selector71~4_combout  & ((\regs[15][22]~q ))) ) ) ) # ( \regs[14][22]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[12][22]~q ) ) ) ) # ( !\regs[14][22]~q  & ( !\Selector72~4_combout  & ( (\regs[12][22]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\Selector71~4_combout ),
	.datac(!\regs[13][22]~q ),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N30
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~0_combout  & ( \Mux9~3_combout  & ( (!\Selector70~4_combout  & (((!\Selector69~4_combout )) # (\Mux9~2_combout ))) # (\Selector70~4_combout  & (((\Selector69~4_combout ) # (\Mux9~1_combout )))) ) ) ) # ( !\Mux9~0_combout  & ( 
// \Mux9~3_combout  & ( (!\Selector70~4_combout  & (\Mux9~2_combout  & ((\Selector69~4_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout ) # (\Mux9~1_combout )))) ) ) ) # ( \Mux9~0_combout  & ( !\Mux9~3_combout  & ( (!\Selector70~4_combout  & 
// (((!\Selector69~4_combout )) # (\Mux9~2_combout ))) # (\Selector70~4_combout  & (((\Mux9~1_combout  & !\Selector69~4_combout )))) ) ) ) # ( !\Mux9~0_combout  & ( !\Mux9~3_combout  & ( (!\Selector70~4_combout  & (\Mux9~2_combout  & ((\Selector69~4_combout 
// )))) # (\Selector70~4_combout  & (((\Mux9~1_combout  & !\Selector69~4_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux9~2_combout ),
	.datac(!\Mux9~1_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux9~0_combout ),
	.dataf(!\Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \Add1~9_NEW_REG420 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~9_OTERM421 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~9_NEW_REG420 .is_wysiwyg = "true";
defparam \Add1~9_NEW_REG420 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N12
cyclonev_lcell_comb \ShiftLeft1~17 (
// Equation(s):
// \ShiftLeft1~17_combout  = ( \B[3]~DUPLICATE_q  & ( \ShiftLeft1~13_combout  & ( (!B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q ))) # (B[2] & (\ShiftLeft1~16_OTERM537DUPLICATE_q )) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( \ShiftLeft1~13_combout  & ( (!B[2]) # 
// (\ShiftLeft1~14_OTERM533 ) ) ) ) # ( \B[3]~DUPLICATE_q  & ( !\ShiftLeft1~13_combout  & ( (!B[2] & ((\ShiftLeft1~15_OTERM535DUPLICATE_q ))) # (B[2] & (\ShiftLeft1~16_OTERM537DUPLICATE_q )) ) ) ) # ( !\B[3]~DUPLICATE_q  & ( !\ShiftLeft1~13_combout  & ( 
// (\ShiftLeft1~14_OTERM533  & B[2]) ) ) )

	.dataa(!\ShiftLeft1~16_OTERM537DUPLICATE_q ),
	.datab(!\ShiftLeft1~15_OTERM535DUPLICATE_q ),
	.datac(!\ShiftLeft1~14_OTERM533 ),
	.datad(!B[2]),
	.datae(!\B[3]~DUPLICATE_q ),
	.dataf(!\ShiftLeft1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~17 .extended_lut = "off";
defparam \ShiftLeft1~17 .lut_mask = 64'h000F3355FF0F3355;
defparam \ShiftLeft1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N30
cyclonev_lcell_comb \ShiftLeft1~12 (
// Equation(s):
// \ShiftLeft1~12_combout  = ( \ShiftLeft1~11_OTERM531  & ( (!B[3] & ((B[2]) # (\ShiftLeft1~10_OTERM529 ))) ) ) # ( !\ShiftLeft1~11_OTERM531  & ( (!B[3] & (\ShiftLeft1~10_OTERM529  & !B[2])) ) )

	.dataa(gnd),
	.datab(!B[3]),
	.datac(!\ShiftLeft1~10_OTERM529 ),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft1~11_OTERM531 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~12 .extended_lut = "off";
defparam \ShiftLeft1~12 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \ShiftLeft1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N57
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \ShiftLeft1~12_combout  & ( (!IR[18] & (!\ShiftRight0~6_OTERM809  & ((\ShiftLeft1~17_combout ) # (\B[4]~DUPLICATE_q )))) ) ) # ( !\ShiftLeft1~12_combout  & ( (!IR[18] & (!\B[4]~DUPLICATE_q  & (\ShiftLeft1~17_combout  & 
// !\ShiftRight0~6_OTERM809 ))) ) )

	.dataa(!IR[18]),
	.datab(!\B[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft1~17_combout ),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h080008002A002A00;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( A[22] & ( B[22] & ( (!IR[21] & ((\Selector21~1_OTERM95 ))) # (IR[21] & (\Selector44~1_OTERM93 )) ) ) ) # ( !A[22] & ( B[22] & ( (!IR[21] & (\Selector44~1_OTERM93  & ((\IR[18]~DUPLICATE_q )))) # (IR[21] & (((\Selector44~1_OTERM93 
//  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( A[22] & ( !B[22] & ( (!IR[21] & (\Selector44~1_OTERM93  & ((\IR[18]~DUPLICATE_q )))) # (IR[21] & (((\Selector44~1_OTERM93  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( 
// !A[22] & ( !B[22] & ( (!IR[21] & ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93 ))) ) ) )

	.dataa(!IR[21]),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!\Selector21~1_OTERM95 ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!A[22]),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h2A2A152715271B1B;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N36
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \A[31]~DUPLICATE_q  & ( \B[3]~DUPLICATE_q  & ( (B[2]) # (\ShiftRight0~21_OTERM527DUPLICATE_q ) ) ) ) # ( !\A[31]~DUPLICATE_q  & ( \B[3]~DUPLICATE_q  & ( (\ShiftRight0~21_OTERM527DUPLICATE_q  & !B[2]) ) ) ) # ( 
// \A[31]~DUPLICATE_q  & ( !\B[3]~DUPLICATE_q  & ( (!B[2] & (\ShiftRight0~19_OTERM523DUPLICATE_q )) # (B[2] & ((\ShiftRight0~20_OTERM525DUPLICATE_q ))) ) ) ) # ( !\A[31]~DUPLICATE_q  & ( !\B[3]~DUPLICATE_q  & ( (!B[2] & (\ShiftRight0~19_OTERM523DUPLICATE_q 
// )) # (B[2] & ((\ShiftRight0~20_OTERM525DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftRight0~19_OTERM523DUPLICATE_q ),
	.datab(!\ShiftRight0~21_OTERM527DUPLICATE_q ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~20_OTERM525DUPLICATE_q ),
	.datae(!\A[31]~DUPLICATE_q ),
	.dataf(!\B[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h505F505F30303F3F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N30
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( !\Selector41~1_combout  & ( \ShiftRight0~22_combout  & ( (!\Selector63~4_OTERM85 ) # ((!\Selector33~0_combout  & (!\Selector31~6_combout  & !\Selector41~0_combout ))) ) ) ) # ( !\Selector41~1_combout  & ( 
// !\ShiftRight0~22_combout  & ( (!\Selector63~4_OTERM85 ) # ((!\Selector33~0_combout  & !\Selector41~0_combout )) ) ) )

	.dataa(!\Selector63~4_OTERM85 ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector31~6_combout ),
	.datad(!\Selector41~0_combout ),
	.datae(!\Selector41~1_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'hEEAA0000EAAA0000;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N0
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Selector44~0_OTERM91DUPLICATE_q  & ( \Selector41~2_combout  & ( (\Selector56~0_combout  & ((!IR[21] & ((\Add1~9_OTERM421 ))) # (IR[21] & (\Add2~9_OTERM483 )))) ) ) ) # ( \Selector44~0_OTERM91DUPLICATE_q  & ( 
// !\Selector41~2_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector44~0_OTERM91DUPLICATE_q  & ( !\Selector41~2_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!IR[21]),
	.datab(!\Add2~9_OTERM483 ),
	.datac(!\Add1~9_OTERM421 ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector44~0_OTERM91DUPLICATE_q ),
	.dataf(!\Selector41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h00FF00FF0000001B;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N3
cyclonev_lcell_comb \memin[22]~12 (
// Equation(s):
// \memin[22]~12_combout  = ( \Mux9~4_combout  & ( \Selector41~3_combout  & ( (!\memin[22]~11_combout ) # ((\WideOr24~0_combout ) # (\WideOr19~0_combout )) ) ) ) # ( !\Mux9~4_combout  & ( \Selector41~3_combout  & ( (!\memin[22]~11_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux9~4_combout  & ( !\Selector41~3_combout  & ( (!\memin[22]~11_combout ) # (((\Selector41~5_combout  & \WideOr19~0_combout )) # (\WideOr24~0_combout )) ) ) ) # ( !\Mux9~4_combout  & ( !\Selector41~3_combout  & ( 
// (!\memin[22]~11_combout ) # ((\Selector41~5_combout  & \WideOr19~0_combout )) ) ) )

	.dataa(!\Selector41~5_combout ),
	.datab(!\memin[22]~11_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Mux9~4_combout ),
	.dataf(!\Selector41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~12 .extended_lut = "off";
defparam \memin[22]~12 .lut_mask = 64'hCDCDCDFFCFCFCFFF;
defparam \memin[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \memin[22]~12_combout  & ( (\Add0~61_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[22]~12_combout  & ( (!\LdPC~1_combout  & \Add0~61_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \memin[23]~8_combout  & ( (\Add0~57_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[23]~8_combout  & ( (!\LdPC~1_combout  & \Add0~57_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N27
cyclonev_lcell_comb \memin[23]~6 (
// Equation(s):
// \memin[23]~6_combout  = ( !\memin[17]~5_combout  & ( (!PC[23]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~6 .extended_lut = "off";
defparam \memin[23]~6 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~8_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y19_N26
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~8_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004025288A115B08D5E4248A50000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \memin[23]~4 (
// Equation(s):
// \memin[23]~4_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\dmem~24_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~4 .extended_lut = "off";
defparam \memin[23]~4 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \memin[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \memin[23]~7 (
// Equation(s):
// \memin[23]~7_combout  = ( \memin[23]~6_combout  & ( \memin[23]~4_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[75] & ((!dmem_rtl_0_bypass[76]) # (\dmem~40_combout )))) ) ) ) # ( \memin[23]~6_combout  & ( !\memin[23]~4_combout  & ( 
// (!dmem_rtl_0_bypass[75]) # ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[76] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[75]),
	.datab(!dmem_rtl_0_bypass[76]),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!\memin[23]~6_combout ),
	.dataf(!\memin[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~7 .extended_lut = "off";
defparam \memin[23]~7 .lut_mask = 64'h0000FBFA0000F8FA;
defparam \memin[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \regs~379 (
// Equation(s):
// \regs~379_combout  = ( \memin[23]~8_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~379 .extended_lut = "off";
defparam \regs~379 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~379 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N46
dffeas \regs[0][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~379_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N51
cyclonev_lcell_comb \regs~381 (
// Equation(s):
// \regs~381_combout  = ( \memin[23]~8_combout  & ( \regs~71_combout  ) )

	.dataa(!\regs~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~381 .extended_lut = "off";
defparam \regs~381 .lut_mask = 64'h0000000055555555;
defparam \regs~381 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N52
dffeas \regs[8][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~381_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N51
cyclonev_lcell_comb \regs~380 (
// Equation(s):
// \regs~380_combout  = ( \memin[23]~8_combout  & ( \regs~55_combout  ) )

	.dataa(!\regs~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~380 .extended_lut = "off";
defparam \regs~380 .lut_mask = 64'h0000000055555555;
defparam \regs~380 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N53
dffeas \regs[4][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~380_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \regs~382 (
// Equation(s):
// \regs~382_combout  = ( \memin[23]~8_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~382 .extended_lut = "off";
defparam \regs~382 .lut_mask = 64'h0000000033333333;
defparam \regs~382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N4
dffeas \regs[12][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~382_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][23]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][23]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][23]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][23]~q  ) ) )

	.dataa(!\regs[0][23]~q ),
	.datab(!\regs[8][23]~q ),
	.datac(!\regs[4][23]~q ),
	.datad(!\regs[12][23]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \regs~388 (
// Equation(s):
// \regs~388_combout  = (\regs~63_combout  & \memin[23]~8_combout )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[23]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~388 .extended_lut = "off";
defparam \regs~388 .lut_mask = 64'h0055005500550055;
defparam \regs~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N26
dffeas \regs[6][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~388_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \regs~389 (
// Equation(s):
// \regs~389_combout  = ( \memin[23]~8_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(!\memin[23]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~389 .extended_lut = "off";
defparam \regs~389 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N32
dffeas \regs[10][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~389_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \regs~390 (
// Equation(s):
// \regs~390_combout  = ( \regs~87_combout  & ( \memin[23]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~87_combout ),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~390 .extended_lut = "off";
defparam \regs~390 .lut_mask = 64'h000000000000FFFF;
defparam \regs~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N43
dffeas \regs[14][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~390_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \regs~387 (
// Equation(s):
// \regs~387_combout  = ( \memin[23]~8_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~387 .extended_lut = "off";
defparam \regs~387 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \regs[2][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~387_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][23]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][23]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][23]~q  
// ) ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][23]~q  ) ) )

	.dataa(!\regs[6][23]~q ),
	.datab(!\regs[10][23]~q ),
	.datac(!\regs[14][23]~q ),
	.datad(!\regs[2][23]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \regs~392 (
// Equation(s):
// \regs~392_combout  = ( \memin[23]~8_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~392 .extended_lut = "off";
defparam \regs~392 .lut_mask = 64'h0000000033333333;
defparam \regs~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N37
dffeas \regs[7][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~392_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N9
cyclonev_lcell_comb \regs~394 (
// Equation(s):
// \regs~394_combout  = ( \regs~89_combout  & ( \memin[23]~8_combout  ) )

	.dataa(gnd),
	.datab(!\memin[23]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~394 .extended_lut = "off";
defparam \regs~394 .lut_mask = 64'h0000000033333333;
defparam \regs~394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \regs[15][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~394_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \regs~391 (
// Equation(s):
// \regs~391_combout  = ( \memin[23]~8_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~391 .extended_lut = "off";
defparam \regs~391 .lut_mask = 64'h0000000055555555;
defparam \regs~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N10
dffeas \regs[3][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~391_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \regs~393 (
// Equation(s):
// \regs~393_combout  = ( \memin[23]~8_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~393 .extended_lut = "off";
defparam \regs~393 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N41
dffeas \regs[11][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~393_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[11][23]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[7][23]~q )) # (\Selector69~4_combout  & ((\regs[15][23]~q ))) ) ) ) # ( !\regs[11][23]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[7][23]~q )) # (\Selector69~4_combout  & ((\regs[15][23]~q ))) ) ) ) # ( \regs[11][23]~q  & ( !\Selector70~4_combout  & ( (\regs[3][23]~q ) # (\Selector69~4_combout ) ) ) ) # ( !\regs[11][23]~q  & ( !\Selector70~4_combout  & ( 
// (!\Selector69~4_combout  & \regs[3][23]~q ) ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\regs[15][23]~q ),
	.datac(!\Selector69~4_combout ),
	.datad(!\regs[3][23]~q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \regs~384 (
// Equation(s):
// \regs~384_combout  = ( \memin[23]~8_combout  & ( \regs~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[23]~8_combout ),
	.dataf(!\regs~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~384 .extended_lut = "off";
defparam \regs~384 .lut_mask = 64'h000000000000FFFF;
defparam \regs~384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N20
dffeas \regs[5][23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~384_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \regs~385 (
// Equation(s):
// \regs~385_combout  = ( \memin[23]~8_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~385 .extended_lut = "off";
defparam \regs~385 .lut_mask = 64'h0000000055555555;
defparam \regs~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N40
dffeas \regs[9][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~385_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N21
cyclonev_lcell_comb \regs~386 (
// Equation(s):
// \regs~386_combout  = ( \regs~85_combout  & ( \memin[23]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~386 .extended_lut = "off";
defparam \regs~386 .lut_mask = 64'h000000000000FFFF;
defparam \regs~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N22
dffeas \regs[13][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~386_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \regs~383 (
// Equation(s):
// \regs~383_combout  = (\regs~46_combout  & \memin[23]~8_combout )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(!\memin[23]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~383 .extended_lut = "off";
defparam \regs~383 .lut_mask = 64'h0505050505050505;
defparam \regs~383 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N16
dffeas \regs[1][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~383_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[1][23]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[5][23]~DUPLICATE_q )) # (\Selector69~4_combout  & ((\regs[13][23]~q ))) ) ) ) # ( !\regs[1][23]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout 
//  & (\regs[5][23]~DUPLICATE_q )) # (\Selector69~4_combout  & ((\regs[13][23]~q ))) ) ) ) # ( \regs[1][23]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[9][23]~q ) ) ) ) # ( !\regs[1][23]~q  & ( !\Selector70~4_combout  & ( 
// (\regs[9][23]~q  & \Selector69~4_combout ) ) ) )

	.dataa(!\regs[5][23]~DUPLICATE_q ),
	.datab(!\regs[9][23]~q ),
	.datac(!\regs[13][23]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[1][23]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~3_combout  & ( \Mux8~1_combout  & ( ((!\Selector71~4_combout  & (\Mux8~0_combout )) # (\Selector71~4_combout  & ((\Mux8~2_combout )))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux8~3_combout  & ( \Mux8~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux8~0_combout )) # (\Selector71~4_combout  & ((\Mux8~2_combout ))))) # (\Selector72~4_combout  & (!\Selector71~4_combout )) ) ) ) # ( \Mux8~3_combout  & ( !\Mux8~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux8~0_combout )) # (\Selector71~4_combout  & ((\Mux8~2_combout ))))) # (\Selector72~4_combout  & (\Selector71~4_combout )) ) ) ) # ( !\Mux8~3_combout  & ( !\Mux8~1_combout  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux8~0_combout )) # (\Selector71~4_combout  & ((\Mux8~2_combout ))))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(!\Mux8~2_combout ),
	.datae(!\Mux8~3_combout ),
	.dataf(!\Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N21
cyclonev_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ( IR[27] & ( (!IR[26] & ((B[23]) # (A[23]))) # (IR[26] & (A[23] & B[23])) ) ) # ( !IR[27] & ( (IR[26] & (!A[23] $ (!B[23]))) ) )

	.dataa(!IR[26]),
	.datab(!A[23]),
	.datac(!B[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~5 .extended_lut = "off";
defparam \Selector40~5 .lut_mask = 64'h141414142B2B2B2B;
defparam \Selector40~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N10
dffeas \Add2~5_NEW_REG484 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~5_OTERM485 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~5_NEW_REG484 .is_wysiwyg = "true";
defparam \Add2~5_NEW_REG484 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \Selector40~6 (
// Equation(s):
// \Selector40~6_combout  = ( \Selector32~0_combout  & ( \Add2~5_OTERM485  & ( (\Selector40~5_combout  & \Selector63~17_OTERM117 ) ) ) ) # ( !\Selector32~0_combout  & ( \Add2~5_OTERM485  ) ) # ( \Selector32~0_combout  & ( !\Add2~5_OTERM485  & ( 
// (\Selector40~5_combout  & \Selector63~17_OTERM117 ) ) ) ) # ( !\Selector32~0_combout  & ( !\Add2~5_OTERM485  & ( (\Selector40~5_combout  & \Selector63~17_OTERM117 ) ) ) )

	.dataa(gnd),
	.datab(!\Selector40~5_combout ),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(gnd),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Add2~5_OTERM485 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~6 .extended_lut = "off";
defparam \Selector40~6 .lut_mask = 64'h03030303FFFF0303;
defparam \Selector40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N10
dffeas \Add1~5_NEW_REG422 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~5_OTERM423 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~5_NEW_REG422 .is_wysiwyg = "true";
defparam \Add1~5_NEW_REG422 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N9
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( A[23] & ( B[23] & ( (!IR[21] & ((\Selector21~1_OTERM95 ))) # (IR[21] & (\Selector44~1_OTERM93 )) ) ) ) # ( !A[23] & ( B[23] & ( (!IR[21] & (\Selector44~1_OTERM93  & (\IR[18]~DUPLICATE_q ))) # (IR[21] & (((\Selector44~1_OTERM93  
// & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( A[23] & ( !B[23] & ( (!IR[21] & (\Selector44~1_OTERM93  & (\IR[18]~DUPLICATE_q ))) # (IR[21] & (((\Selector44~1_OTERM93  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( 
// !A[23] & ( !B[23] & ( (!IR[21] & ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93 ))) ) ) )

	.dataa(!IR[21]),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(!A[23]),
	.dataf(!B[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h22AA1257125711BB;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N15
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \ShiftRight0~17_OTERM519  & ( (B[2]) # (\ShiftRight0~18_OTERM521 ) ) ) # ( !\ShiftRight0~17_OTERM519  & ( (\ShiftRight0~18_OTERM521  & !B[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~18_OTERM521 ),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_OTERM519 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N54
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( \ShiftRight0~6_OTERM809  & ( \Selector24~0_combout  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( \Selector24~0_combout  & ( (\IR[18]~DUPLICATE_q  & (((!\B[4]~DUPLICATE_q  & 
// !\B[3]~DUPLICATE_q )) # (\A[31]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~6_OTERM809  & ( !\Selector24~0_combout  & ( (\A[31]~DUPLICATE_q  & \IR[18]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~6_OTERM809  & ( !\Selector24~0_combout  & ( (\A[31]~DUPLICATE_q  & 
// (\IR[18]~DUPLICATE_q  & ((\B[3]~DUPLICATE_q ) # (\B[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\ShiftRight0~6_OTERM809 ),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h0013003300B30033;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N38
dffeas \ShiftLeft1~2_NEW_REG508 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~2_OTERM509 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~2_NEW_REG508 .is_wysiwyg = "true";
defparam \ShiftLeft1~2_NEW_REG508 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N44
dffeas \ShiftLeft1~3_NEW_REG510 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~3_OTERM511 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~3_NEW_REG510 .is_wysiwyg = "true";
defparam \ShiftLeft1~3_NEW_REG510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N0
cyclonev_lcell_comb \ShiftLeft1~4 (
// Equation(s):
// \ShiftLeft1~4_combout  = ( B[2] & ( !B[3] & ( \ShiftLeft1~3_OTERM511  ) ) ) # ( !B[2] & ( !B[3] & ( \ShiftLeft1~2_OTERM509  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft1~2_OTERM509 ),
	.datad(!\ShiftLeft1~3_OTERM511 ),
	.datae(!B[2]),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~4 .extended_lut = "off";
defparam \ShiftLeft1~4 .lut_mask = 64'h0F0F00FF00000000;
defparam \ShiftLeft1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N12
cyclonev_lcell_comb \ShiftLeft1~9 (
// Equation(s):
// \ShiftLeft1~9_combout  = ( B[2] & ( \ShiftLeft1~5_combout  & ( (!B[3] & ((\ShiftLeft1~6_OTERM513DUPLICATE_q ))) # (B[3] & (\ShiftLeft1~8_OTERM517 )) ) ) ) # ( !B[2] & ( \ShiftLeft1~5_combout  & ( (!B[3]) # (\ShiftLeft1~7_OTERM515 ) ) ) ) # ( B[2] & ( 
// !\ShiftLeft1~5_combout  & ( (!B[3] & ((\ShiftLeft1~6_OTERM513DUPLICATE_q ))) # (B[3] & (\ShiftLeft1~8_OTERM517 )) ) ) ) # ( !B[2] & ( !\ShiftLeft1~5_combout  & ( (B[3] & \ShiftLeft1~7_OTERM515 ) ) ) )

	.dataa(!\ShiftLeft1~8_OTERM517 ),
	.datab(!\ShiftLeft1~6_OTERM513DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!\ShiftLeft1~7_OTERM515 ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~9 .extended_lut = "off";
defparam \ShiftLeft1~9 .lut_mask = 64'h000F3535F0FF3535;
defparam \ShiftLeft1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N15
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \ShiftLeft1~9_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809  & ((!\B[4]~DUPLICATE_q ) # (\ShiftLeft1~4_combout )))) ) ) # ( !\ShiftLeft1~9_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809  & 
// (\ShiftLeft1~4_combout  & \B[4]~DUPLICATE_q ))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\ShiftLeft1~4_combout ),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h0008000888088808;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N39
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector40~0_combout  & ( (!\Selector63~4_OTERM85  & !\Selector40~2_combout ) ) ) # ( !\Selector40~0_combout  & ( (!\Selector40~2_combout  & ((!\Selector63~4_OTERM85 ) # (!\Selector40~1_combout ))) ) )

	.dataa(!\Selector63~4_OTERM85 ),
	.datab(gnd),
	.datac(!\Selector40~2_combout ),
	.datad(!\Selector40~1_combout ),
	.datae(gnd),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'hF0A0F0A0A0A0A0A0;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \Add1~5_OTERM423  & ( \Selector40~3_combout  & ( (\Selector56~0_combout  & (\Selector44~0_OTERM91DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q ) # (\Add2~5_OTERM485 )))) ) ) ) # ( !\Add1~5_OTERM423  & ( \Selector40~3_combout  & ( 
// (\Selector56~0_combout  & (\Add2~5_OTERM485  & (\Selector44~0_OTERM91DUPLICATE_q  & \IR[21]~DUPLICATE_q ))) ) ) ) # ( \Add1~5_OTERM423  & ( !\Selector40~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add1~5_OTERM423  & ( !\Selector40~3_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Add2~5_OTERM485 ),
	.datac(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Add1~5_OTERM423 ),
	.dataf(!\Selector40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h5555555500010501;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \memin[23]~8 (
// Equation(s):
// \memin[23]~8_combout  = ( \WideOr24~0_combout  & ( \Selector40~4_combout  & ( (!\memin[23]~7_combout ) # ((\Mux8~4_combout ) # (\WideOr19~0_combout )) ) ) ) # ( !\WideOr24~0_combout  & ( \Selector40~4_combout  & ( (!\memin[23]~7_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \WideOr24~0_combout  & ( !\Selector40~4_combout  & ( (!\memin[23]~7_combout ) # (((\WideOr19~0_combout  & \Selector40~6_combout )) # (\Mux8~4_combout )) ) ) ) # ( !\WideOr24~0_combout  & ( !\Selector40~4_combout  & ( 
// (!\memin[23]~7_combout ) # ((\WideOr19~0_combout  & \Selector40~6_combout )) ) ) )

	.dataa(!\memin[23]~7_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Mux8~4_combout ),
	.datad(!\Selector40~6_combout ),
	.datae(!\WideOr24~0_combout ),
	.dataf(!\Selector40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~8 .extended_lut = "off";
defparam \memin[23]~8 .lut_mask = 64'hAABBAFBFBBBBBFBF;
defparam \memin[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N41
dffeas \MAR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[23] .is_wysiwyg = "true";
defparam \MAR[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N33
cyclonev_lcell_comb \MAR[21]~feeder (
// Equation(s):
// \MAR[21]~feeder_combout  = ( \memin[21]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[21]~feeder .extended_lut = "off";
defparam \MAR[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N35
dffeas \MAR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[21] .is_wysiwyg = "true";
defparam \MAR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N38
dffeas \MAR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[22] .is_wysiwyg = "true";
defparam \MAR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N32
dffeas \MAR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~20_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[20] .is_wysiwyg = "true";
defparam \MAR[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N36
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !MAR[22] & ( !MAR[20] & ( (!MAR[23] & !MAR[21]) ) ) )

	.dataa(gnd),
	.datab(!MAR[23]),
	.datac(!MAR[21]),
	.datad(gnd),
	.datae(!MAR[22]),
	.dataf(!MAR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N30
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \MemWE~0_combout  & ( \WideNor0~3_combout  & ( (\WideNor0~0_combout  & (\WideNor0~1_combout  & \WideNor0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(!\MemWE~0_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000000003;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N27
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MAR[15]~DUPLICATE_q  & ( \MemWE~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MAR[15]~DUPLICATE_q ),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000000FFFF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~116_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~116_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00009002224900A0020413A11810FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N6
cyclonev_lcell_comb \memin[12]~113 (
// Equation(s):
// \memin[12]~113_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~13_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~13_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~13_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~13_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~13_q ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~113 .extended_lut = "off";
defparam \memin[12]~113 .lut_mask = 64'hC0C0C5C5CACACFCF;
defparam \memin[12]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N48
cyclonev_lcell_comb \memin[12]~114 (
// Equation(s):
// \memin[12]~114_combout  = ( \memin[12]~113_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[53]) # ((dmem_rtl_0_bypass[54] & !\dmem~40_combout )))) ) ) # ( !\memin[12]~113_combout  & ( (!dmem_rtl_0_bypass[53] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[54]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(!\dmem~40_combout ),
	.datac(!dmem_rtl_0_bypass[53]),
	.datad(!\Decoder4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[12]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~114 .extended_lut = "off";
defparam \memin[12]~114 .lut_mask = 64'h00B000B000F400F4;
defparam \memin[12]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N36
cyclonev_lcell_comb \memin[12]~115 (
// Equation(s):
// \memin[12]~115_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout  & (IR[20])) # (\WideOr22~0_combout  & ((!\IR[18]~DUPLICATE_q )))) # (\PC[12]~DUPLICATE_q ) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( 
// (!\WideOr22~0_combout  & (IR[20])) # (\WideOr22~0_combout  & ((!\IR[18]~DUPLICATE_q ))) ) ) ) # ( \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( \PC[12]~DUPLICATE_q  ) ) )

	.dataa(!\WideOr22~0_combout ),
	.datab(!\PC[12]~DUPLICATE_q ),
	.datac(!IR[20]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~115 .extended_lut = "off";
defparam \memin[12]~115 .lut_mask = 64'h000033335F0A7F3B;
defparam \memin[12]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N3
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( IR[26] & ( (!A[12] & (B[12] & !IR[27])) # (A[12] & (!B[12] $ (IR[27]))) ) ) # ( !IR[26] & ( (IR[27] & ((B[12]) # (A[12]))) ) )

	.dataa(!A[12]),
	.datab(!B[12]),
	.datac(!IR[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0707070761616161;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N18
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \Selector51~1_combout  & ( \ShiftLeft1~37_combout  & ( ((\Selector56~0_combout  & (\Selector59~0_OTERM331DUPLICATE_q  & !\ShiftRight0~6_OTERM809 ))) # (\Selector63~17_OTERM117 ) ) ) ) # ( !\Selector51~1_combout  & ( 
// \ShiftLeft1~37_combout  & ( (\Selector56~0_combout  & (\Selector59~0_OTERM331DUPLICATE_q  & !\ShiftRight0~6_OTERM809 )) ) ) ) # ( \Selector51~1_combout  & ( !\ShiftLeft1~37_combout  & ( \Selector63~17_OTERM117  ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(!\Selector59~0_OTERM331DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809 ),
	.datae(!\Selector51~1_combout ),
	.dataf(!\ShiftLeft1~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h0000333305003733;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N38
dffeas \Add1~113_NEW_REG368 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~113_OTERM369 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~113_NEW_REG368 .is_wysiwyg = "true";
defparam \Add1~113_NEW_REG368 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N37
dffeas \Add2~113_NEW_REG430 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~113_OTERM431 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~113_NEW_REG430 .is_wysiwyg = "true";
defparam \Add2~113_NEW_REG430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( A[12] & ( B[12] & ( (!\IR[21]~DUPLICATE_q  & (\Selector21~1_OTERM95 )) # (\IR[21]~DUPLICATE_q  & ((\Selector44~1_OTERM93DUPLICATE_q ))) ) ) ) # ( !A[12] & ( B[12] & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & 
// \Selector44~1_OTERM93DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( A[12] & ( !B[12] & ( (!\IR[21]~DUPLICATE_q  & (((\IR[18]~DUPLICATE_q  & 
// \Selector44~1_OTERM93DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((!\IR[18]~DUPLICATE_q  & \Selector44~1_OTERM93DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( !A[12] & ( !B[12] & ( (!\IR[21]~DUPLICATE_q  & ((\Selector44~1_OTERM93DUPLICATE_q ) # 
// (\Selector21~1_OTERM95 ))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datae(!A[12]),
	.dataf(!B[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h50F0053D053D505F;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N42
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Selector46~5_combout  & ( \Selector56~0_combout  & ( (!\Add2~113_OTERM431  & !\Selector51~0_combout ) ) ) ) # ( !\Selector46~5_combout  & ( \Selector56~0_combout  & ( (!\Selector51~0_combout  & ((!\Add2~113_OTERM431 ) # 
// (\Selector32~0_combout ))) ) ) ) # ( \Selector46~5_combout  & ( !\Selector56~0_combout  & ( !\Add2~113_OTERM431  ) ) ) # ( !\Selector46~5_combout  & ( !\Selector56~0_combout  & ( (!\Add2~113_OTERM431 ) # (\Selector32~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Add2~113_OTERM431 ),
	.datac(!\Selector32~0_combout ),
	.datad(!\Selector51~0_combout ),
	.datae(!\Selector46~5_combout ),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'hCFCFCCCCCF00CC00;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \ShiftRight0~10_NEW_REG498 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~10_OTERM499 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~10_NEW_REG498 .is_wysiwyg = "true";
defparam \ShiftRight0~10_NEW_REG498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \Selector52~5_RTM0128 (
// Equation(s):
// \Selector52~5_RTM0128_combout  = !\ShiftLeft1~0_OTERM127DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftLeft1~0_OTERM127DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_RTM0128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5_RTM0128 .extended_lut = "off";
defparam \Selector52~5_RTM0128 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \Selector52~5_RTM0128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N20
dffeas \ShiftRight0~58_OTERM683_NEW_REG1676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM683_OTERM1677 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_NEW_REG1676 .is_wysiwyg = "true";
defparam \ShiftRight0~58_OTERM683_NEW_REG1676 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N52
dffeas \ShiftRight0~58_OTERM683_NEW_REG1670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM683_OTERM1671 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_NEW_REG1670 .is_wysiwyg = "true";
defparam \ShiftRight0~58_OTERM683_NEW_REG1670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N54
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( B[2] & ( \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~58_OTERM683_OTERM1671 ))) # (\B[3]~DUPLICATE_q  & (\ShiftRight0~58_OTERM683_OTERM1675 )) ) ) ) # ( !B[2] & ( 
// \ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (\ShiftRight0~58_OTERM683_OTERM1677 ) # (\B[3]~DUPLICATE_q ) ) ) ) # ( B[2] & ( !\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & ((\ShiftRight0~58_OTERM683_OTERM1671 ))) # 
// (\B[3]~DUPLICATE_q  & (\ShiftRight0~58_OTERM683_OTERM1675 )) ) ) ) # ( !B[2] & ( !\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & \ShiftRight0~58_OTERM683_OTERM1677 ) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~58_OTERM683_OTERM1677 ),
	.datac(!\ShiftRight0~58_OTERM683_OTERM1675 ),
	.datad(!\ShiftRight0~58_OTERM683_OTERM1671 ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~58_OTERM683_OTERM1673DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h222205AF777705AF;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N24
cyclonev_lcell_comb \Selector51~5 (
// Equation(s):
// \Selector51~5_combout  = ( !\B[4]~DUPLICATE_q  & ( ((\Selector62~2_OTERM155  & ((!\ShiftRight0~6_OTERM809  & (\ShiftRight0~58_combout )) # (\ShiftRight0~6_OTERM809  & ((\A[31]~DUPLICATE_q )))))) ) ) # ( \B[4]~DUPLICATE_q  & ( (\Selector62~2_OTERM155  & 
// ((!\ShiftRight0~6_OTERM809  & ((!\Selector52~5_RTM0128_combout  & ((\A[31]~DUPLICATE_q ))) # (\Selector52~5_RTM0128_combout  & (\ShiftRight0~10_OTERM499 )))) # (\ShiftRight0~6_OTERM809  & (((\A[31]~DUPLICATE_q )))))) ) )

	.dataa(!\ShiftRight0~6_OTERM809 ),
	.datab(!\ShiftRight0~10_OTERM499 ),
	.datac(!\Selector52~5_RTM0128_combout ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!\Selector62~2_OTERM155 ),
	.datag(!\ShiftRight0~58_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~5 .extended_lut = "on";
defparam \Selector51~5 .lut_mask = 64'h000000000A5F02F7;
defparam \Selector51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N54
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( \Selector44~2_OTERM107DUPLICATE_q  & ( \Selector51~5_combout  & ( (!\Selector56~0_combout  & (!\Selector51~3_combout  & \Selector51~4_combout )) ) ) ) # ( !\Selector44~2_OTERM107DUPLICATE_q  & ( \Selector51~5_combout  & ( 
// (!\Selector56~0_combout  & (!\Selector51~3_combout  & \Selector51~4_combout )) ) ) ) # ( \Selector44~2_OTERM107DUPLICATE_q  & ( !\Selector51~5_combout  & ( (!\Selector51~3_combout  & (\Selector51~4_combout  & ((!\Selector56~0_combout ) # 
// (!\Add1~113_OTERM369 )))) ) ) ) # ( !\Selector44~2_OTERM107DUPLICATE_q  & ( !\Selector51~5_combout  & ( (!\Selector51~3_combout  & \Selector51~4_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector51~3_combout ),
	.datac(!\Add1~113_OTERM369 ),
	.datad(!\Selector51~4_combout ),
	.datae(!\Selector44~2_OTERM107DUPLICATE_q ),
	.dataf(!\Selector51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h00CC00C800880088;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N51
cyclonev_lcell_comb \regs~215 (
// Equation(s):
// \regs~215_combout  = ( \memin[12]~116_combout  & ( \regs~83_combout  ) )

	.dataa(!\regs~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~215 .extended_lut = "off";
defparam \regs~215 .lut_mask = 64'h0000000055555555;
defparam \regs~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N53
dffeas \regs[12][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~215_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N27
cyclonev_lcell_comb \regs~218 (
// Equation(s):
// \regs~218_combout  = ( \memin[12]~116_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~218 .extended_lut = "off";
defparam \regs~218 .lut_mask = 64'h0000000033333333;
defparam \regs~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N28
dffeas \regs[15][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~218_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \regs~217 (
// Equation(s):
// \regs~217_combout  = (\regs~87_combout  & \memin[12]~116_combout )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(!\memin[12]~116_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~217 .extended_lut = "off";
defparam \regs~217 .lut_mask = 64'h0033003300330033;
defparam \regs~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N34
dffeas \regs[14][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~217_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \regs~216 (
// Equation(s):
// \regs~216_combout  = ( \memin[12]~116_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~216 .extended_lut = "off";
defparam \regs~216 .lut_mask = 64'h0000000033333333;
defparam \regs~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \regs[13][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~216_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N48
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[13][12]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\regs[15][12]~q ) ) ) ) # ( !\regs[13][12]~q  & ( \Selector72~4_combout  & ( (\Selector71~4_combout  & \regs[15][12]~q ) ) ) ) # ( \regs[13][12]~q  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][12]~q )) # (\Selector71~4_combout  & ((\regs[14][12]~q ))) ) ) ) # ( !\regs[13][12]~q  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & (\regs[12][12]~q )) # 
// (\Selector71~4_combout  & ((\regs[14][12]~q ))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\regs[12][12]~q ),
	.datac(!\regs[15][12]~q ),
	.datad(!\regs[14][12]~q ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \regs~207 (
// Equation(s):
// \regs~207_combout  = ( \regs~55_combout  & ( \memin[12]~116_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~207 .extended_lut = "off";
defparam \regs~207 .lut_mask = 64'h000000000000FFFF;
defparam \regs~207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N40
dffeas \regs[4][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~207_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N27
cyclonev_lcell_comb \regs~208 (
// Equation(s):
// \regs~208_combout  = ( \memin[12]~116_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~208 .extended_lut = "off";
defparam \regs~208 .lut_mask = 64'h0000000055555555;
defparam \regs~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N28
dffeas \regs[5][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~208_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \regs~209 (
// Equation(s):
// \regs~209_combout  = ( \memin[12]~116_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~209 .extended_lut = "off";
defparam \regs~209 .lut_mask = 64'h0000000055555555;
defparam \regs~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \regs[6][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~209_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \regs~210 (
// Equation(s):
// \regs~210_combout  = ( \regs~67_combout  & ( \memin[12]~116_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~67_combout ),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~210 .extended_lut = "off";
defparam \regs~210 .lut_mask = 64'h000000000000FFFF;
defparam \regs~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N49
dffeas \regs[7][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~210_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N24
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[7][12]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[6][12]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[5][12]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[4][12]~q  ) ) )

	.dataa(!\regs[4][12]~q ),
	.datab(!\regs[5][12]~q ),
	.datac(!\regs[6][12]~q ),
	.datad(!\regs[7][12]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \regs~206 (
// Equation(s):
// \regs~206_combout  = ( \memin[12]~116_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~206 .extended_lut = "off";
defparam \regs~206 .lut_mask = 64'h0000000033333333;
defparam \regs~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N56
dffeas \regs[3][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~206_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N24
cyclonev_lcell_comb \regs~205 (
// Equation(s):
// \regs~205_combout  = ( \regs~51_combout  & ( \memin[12]~116_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~51_combout ),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~205 .extended_lut = "off";
defparam \regs~205 .lut_mask = 64'h000000000000FFFF;
defparam \regs~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \regs[2][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~205_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N27
cyclonev_lcell_comb \regs~203 (
// Equation(s):
// \regs~203_combout  = ( \memin[12]~116_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~203 .extended_lut = "off";
defparam \regs~203 .lut_mask = 64'h0000000033333333;
defparam \regs~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \regs[0][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~203_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N3
cyclonev_lcell_comb \regs~204 (
// Equation(s):
// \regs~204_combout  = ( \memin[12]~116_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~204 .extended_lut = "off";
defparam \regs~204 .lut_mask = 64'h0000000055555555;
defparam \regs~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N4
dffeas \regs[1][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~204_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N36
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][12]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][12]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][12]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][12]~q  ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\regs[2][12]~q ),
	.datac(!\regs[0][12]~q ),
	.datad(!\regs[1][12]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \regs~212 (
// Equation(s):
// \regs~212_combout  = ( \memin[12]~116_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~212 .extended_lut = "off";
defparam \regs~212 .lut_mask = 64'h0000000055555555;
defparam \regs~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \regs[9][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~212_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \regs~214 (
// Equation(s):
// \regs~214_combout  = ( \memin[12]~116_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~214 .extended_lut = "off";
defparam \regs~214 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \regs[11][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~214_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N57
cyclonev_lcell_comb \regs~213 (
// Equation(s):
// \regs~213_combout  = ( \memin[12]~116_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[12]~116_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~213 .extended_lut = "off";
defparam \regs~213 .lut_mask = 64'h0000555500005555;
defparam \regs~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N58
dffeas \regs[10][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~213_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \regs~211 (
// Equation(s):
// \regs~211_combout  = ( \memin[12]~116_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~211 .extended_lut = "off";
defparam \regs~211 .lut_mask = 64'h0000000033333333;
defparam \regs~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \regs[8][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~211_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N6
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[11][12]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[10][12]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[9][12]~q  
// ) ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[8][12]~q  ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\regs[11][12]~q ),
	.datac(!\regs[10][12]~q ),
	.datad(!\regs[8][12]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N54
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~0_combout  & ( \Mux19~2_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & ((\Mux19~1_combout ))) # (\Selector69~4_combout  & (\Mux19~3_combout ))) ) ) ) # ( !\Mux19~0_combout  & ( \Mux19~2_combout  & ( 
// (!\Selector69~4_combout  & (((\Mux19~1_combout  & \Selector70~4_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )) # (\Mux19~3_combout ))) ) ) ) # ( \Mux19~0_combout  & ( !\Mux19~2_combout  & ( (!\Selector69~4_combout  & 
// (((!\Selector70~4_combout ) # (\Mux19~1_combout )))) # (\Selector69~4_combout  & (\Mux19~3_combout  & ((\Selector70~4_combout )))) ) ) ) # ( !\Mux19~0_combout  & ( !\Mux19~2_combout  & ( (\Selector70~4_combout  & ((!\Selector69~4_combout  & 
// ((\Mux19~1_combout ))) # (\Selector69~4_combout  & (\Mux19~3_combout )))) ) ) )

	.dataa(!\Mux19~3_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux19~1_combout ),
	.datad(!\Selector70~4_combout ),
	.datae(!\Mux19~0_combout ),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N0
cyclonev_lcell_comb \memin[12]~116 (
// Equation(s):
// \memin[12]~116_combout  = ( \Selector51~2_combout  & ( \Mux19~4_combout  & ( ((\memin[12]~115_combout ) # (\memin[12]~114_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector51~2_combout  & ( \Mux19~4_combout  & ( (((\memin[12]~115_combout ) # 
// (\memin[12]~114_combout )) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( \Selector51~2_combout  & ( !\Mux19~4_combout  & ( (\memin[12]~115_combout ) # (\memin[12]~114_combout ) ) ) ) # ( !\Selector51~2_combout  & ( !\Mux19~4_combout  & ( 
// ((\memin[12]~115_combout ) # (\memin[12]~114_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\memin[12]~114_combout ),
	.datad(!\memin[12]~115_combout ),
	.datae(!\Selector51~2_combout ),
	.dataf(!\Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~116 .extended_lut = "off";
defparam \memin[12]~116 .lut_mask = 64'h5FFF0FFF7FFF3FFF;
defparam \memin[12]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N45
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \memin[12]~116_combout  & ( (\Add0~45_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[12]~116_combout  & ( (!\LdPC~1_combout  & \Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N46
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \memin[13]~120_combout  & ( (\LdPC~1_combout ) # (\Add0~41_sumout ) ) ) # ( !\memin[13]~120_combout  & ( (\Add0~41_sumout  & !\LdPC~1_combout ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h4444444477777777;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N28
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \memin[14]~124_combout  & ( (\Add0~37_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[14]~124_combout  & ( (!\LdPC~1_combout  & \Add0~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\memin[14]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N55
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \memin[15]~128_combout  & ( (\Add0~33_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[15]~128_combout  & ( (!\LdPC~1_combout  & \Add0~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(!\Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \memin[15]~126 (
// Equation(s):
// \memin[15]~126_combout  = ( \WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[21]) # ((\DrPC~0_combout  & PC[15])) ) ) ) # ( !\WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[23]) # ((\DrPC~0_combout  & PC[15])) ) ) ) # ( \WideOr22~0_combout  & 
// ( !\WideOr21~0_combout  & ( (\DrPC~0_combout  & PC[15]) ) ) ) # ( !\WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (\DrPC~0_combout  & PC[15]) ) ) )

	.dataa(!IR[21]),
	.datab(!\DrPC~0_combout ),
	.datac(!PC[15]),
	.datad(!IR[23]),
	.datae(!\WideOr22~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~126 .extended_lut = "off";
defparam \memin[15]~126 .lut_mask = 64'h03030303FF03ABAB;
defparam \memin[15]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( !\memin[15]~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N56
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~128_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE28009002824840884A4492AD0812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~128_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \memin[15]~125 (
// Equation(s):
// \memin[15]~125_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout )))) ) )

	.dataa(!\dmem~16_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~125 .extended_lut = "off";
defparam \memin[15]~125 .lut_mask = 64'hA0ACA0ACA3AFA3AF;
defparam \memin[15]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \memin[15]~127 (
// Equation(s):
// \memin[15]~127_combout  = ( \memin[15]~126_combout  & ( \memin[15]~125_combout  ) ) # ( !\memin[15]~126_combout  & ( \memin[15]~125_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[59]) # ((dmem_rtl_0_bypass[60] & !\dmem~40_combout )))) ) ) ) # ( 
// \memin[15]~126_combout  & ( !\memin[15]~125_combout  ) ) # ( !\memin[15]~126_combout  & ( !\memin[15]~125_combout  & ( (!dmem_rtl_0_bypass[59] & (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[60]) # (\dmem~40_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[60]),
	.datab(!dmem_rtl_0_bypass[59]),
	.datac(!\dmem~40_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(!\memin[15]~126_combout ),
	.dataf(!\memin[15]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~127 .extended_lut = "off";
defparam \memin[15]~127 .lut_mask = 64'h008CFFFF00DCFFFF;
defparam \memin[15]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \memin[15]~128_Duplicate (
// Equation(s):
// \memin[15]~128_Duplicate_138  = ( \Selector48~3_combout  & ( \Mux16~4_combout  & ( ((\memin[15]~127_combout ) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector48~3_combout  & ( \Mux16~4_combout  & ( (\memin[15]~127_combout ) # 
// (\WideOr24~0_combout ) ) ) ) # ( \Selector48~3_combout  & ( !\Mux16~4_combout  & ( (\memin[15]~127_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector48~3_combout  & ( !\Mux16~4_combout  & ( \memin[15]~127_combout  ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(gnd),
	.datad(!\memin[15]~127_combout ),
	.datae(!\Selector48~3_combout ),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~128_Duplicate_138 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~128_Duplicate .extended_lut = "off";
defparam \memin[15]~128_Duplicate .lut_mask = 64'h00FF55FF33FF77FF;
defparam \memin[15]~128_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N27
cyclonev_lcell_comb \A[15]_NEW210 (
// Equation(s):
// \A[15]_OTERM211  = ( \memin[15]~128_Duplicate_138  & ( (\WideOr23~0_combout ) # (A[15]) ) ) # ( !\memin[15]~128_Duplicate_138  & ( (A[15] & !\WideOr23~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[15]),
	.datad(!\WideOr23~0_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~128_Duplicate_138 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[15]_OTERM211 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[15]_NEW210 .extended_lut = "off";
defparam \A[15]_NEW210 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A[15]_NEW210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N47
dffeas \Add1~125_NEW_REG362 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~125_OTERM363 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~125_NEW_REG362 .is_wysiwyg = "true";
defparam \Add1~125_NEW_REG362 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \ShiftRight0~17_OTERM519  & ( \ShiftRight0~29_OTERM573  & ( ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_OTERM599 )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 )))) # (B[2]) ) ) ) # ( !\ShiftRight0~17_OTERM519  & ( 
// \ShiftRight0~29_OTERM573  & ( (!B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_OTERM599 )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 ))))) # (B[2] & (((!\B[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~17_OTERM519  & ( !\ShiftRight0~29_OTERM573  & 
// ( (!B[2] & ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_OTERM599 )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 ))))) # (B[2] & (((\B[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~17_OTERM519  & ( !\ShiftRight0~29_OTERM573  & ( (!B[2] & 
// ((!\B[3]~DUPLICATE_q  & (\ShiftRight0~48_OTERM599 )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~18_OTERM521 ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~48_OTERM599 ),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~18_OTERM521 ),
	.datae(!\ShiftRight0~17_OTERM519 ),
	.dataf(!\ShiftRight0~29_OTERM573 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h202A252F707A757F;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N33
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( \ShiftRight0~61_combout  & ( (\Selector62~2_OTERM155DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & !\B[4]~DUPLICATE_q )) ) )

	.dataa(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0000000040404040;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \B[15]_OTERM279  & ( !\IR[27]_OTERM219  $ (((!\IR[26]_OTERM217 ) # (\A[15]_OTERM211 ))) ) ) # ( !\B[15]_OTERM279  & ( (\A[15]_OTERM211  & (!\IR[26]_OTERM217  $ (!\IR[27]_OTERM219 ))) ) )

	.dataa(!\IR[26]_OTERM217 ),
	.datab(gnd),
	.datac(!\IR[27]_OTERM219 ),
	.datad(!\A[15]_OTERM211 ),
	.datae(gnd),
	.dataf(!\B[15]_OTERM279 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h005A005A5A0F5A0F;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N35
dffeas \Selector48~2_NEW_REG360 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector48~2_OTERM361 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector48~2_NEW_REG360 .is_wysiwyg = "true";
defparam \Selector48~2_NEW_REG360 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \Selector59~0_NEW_REG330 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector59~0_OTERM331 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector59~0_NEW_REG330 .is_wysiwyg = "true";
defparam \Selector59~0_NEW_REG330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( \Selector59~0_OTERM331  & ( \ShiftLeft1~53_combout  & ( (\ShiftRight0~6_OTERM809  & (!\Selector62~3_OTERM333DUPLICATE_q  & ((!\Selector48~2_OTERM361 ) # (!\Selector63~17_OTERM117 )))) ) ) ) # ( !\Selector59~0_OTERM331  & ( 
// \ShiftLeft1~53_combout  & ( (!\Selector48~2_OTERM361  & (((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q )))) # (\Selector48~2_OTERM361  & (!\Selector63~17_OTERM117  & ((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q 
// )))) ) ) ) # ( \Selector59~0_OTERM331  & ( !\ShiftLeft1~53_combout  & ( (!\Selector48~2_OTERM361  & (((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q )))) # (\Selector48~2_OTERM361  & (!\Selector63~17_OTERM117  & 
// ((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q )))) ) ) ) # ( !\Selector59~0_OTERM331  & ( !\ShiftLeft1~53_combout  & ( (!\Selector48~2_OTERM361  & (((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q )))) # 
// (\Selector48~2_OTERM361  & (!\Selector63~17_OTERM117  & ((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q )))) ) ) )

	.dataa(!\Selector48~2_OTERM361 ),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(!\ShiftRight0~6_OTERM809 ),
	.datad(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datae(!\Selector59~0_OTERM331 ),
	.dataf(!\ShiftLeft1~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'hEEE0EEE0EEE00E00;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( \Selector21~1_OTERM95  & ( B[15] & ( (!\Selector44~1_OTERM93DUPLICATE_q  & (!A[15] $ ((!IR[21])))) # (\Selector44~1_OTERM93DUPLICATE_q  & (((\IR[18]~DUPLICATE_q ) # (IR[21])) # (A[15]))) ) ) ) # ( !\Selector21~1_OTERM95  & ( 
// B[15] & ( (\Selector44~1_OTERM93DUPLICATE_q  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q ) # (A[15]))))) ) ) ) # ( \Selector21~1_OTERM95  & ( !B[15] & ( (!A[15] & (((!IR[21])))) # (A[15] & (((\Selector44~1_OTERM93DUPLICATE_q  & \IR[18]~DUPLICATE_q )) # 
// (IR[21]))) ) ) ) # ( !\Selector21~1_OTERM95  & ( !B[15] & ( (\Selector44~1_OTERM93DUPLICATE_q  & (!IR[21] $ (((A[15] & !\IR[18]~DUPLICATE_q ))))) ) ) )

	.dataa(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datab(!A[15]),
	.datac(!IR[21]),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\Selector21~1_OTERM95 ),
	.dataf(!B[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h4150C3D305413D7D;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \Selector48~0_combout  & ( \Selector56~0_combout  ) ) # ( !\Selector48~0_combout  & ( \Selector56~0_combout  & ( !\Selector48~4_combout  ) ) ) # ( \Selector48~0_combout  & ( !\Selector56~0_combout  & ( (\Selector48~2_OTERM361  & 
// \Selector63~17_OTERM117 ) ) ) ) # ( !\Selector48~0_combout  & ( !\Selector56~0_combout  & ( (\Selector48~2_OTERM361  & \Selector63~17_OTERM117 ) ) ) )

	.dataa(!\Selector48~2_OTERM361 ),
	.datab(!\Selector63~17_OTERM117 ),
	.datac(gnd),
	.datad(!\Selector48~4_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'h11111111FF00FFFF;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N47
dffeas \Add2~125_NEW_REG424 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~125_OTERM425 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~125_NEW_REG424 .is_wysiwyg = "true";
defparam \Add2~125_NEW_REG424 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \Selector44~3_OTERM97DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector44~3_OTERM97DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector44~3_OTERM97DUPLICATE .is_wysiwyg = "true";
defparam \Selector44~3_OTERM97DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Selector44~3_OTERM97DUPLICATE_q  & ( \Selector32~0_combout  & ( (\Selector56~0_combout  & (((\Selector62~3_OTERM333DUPLICATE_q  & B[4])) # (\Add2~125_OTERM425 ))) ) ) ) # ( !\Selector44~3_OTERM97DUPLICATE_q  & ( 
// \Selector32~0_combout  & ( (\Selector62~3_OTERM333DUPLICATE_q  & (\Selector56~0_combout  & B[4])) ) ) ) # ( \Selector44~3_OTERM97DUPLICATE_q  & ( !\Selector32~0_combout  & ( ((\Selector62~3_OTERM333DUPLICATE_q  & (\Selector56~0_combout  & B[4]))) # 
// (\Add2~125_OTERM425 ) ) ) ) # ( !\Selector44~3_OTERM97DUPLICATE_q  & ( !\Selector32~0_combout  & ( ((\Selector62~3_OTERM333DUPLICATE_q  & (\Selector56~0_combout  & B[4]))) # (\Add2~125_OTERM425 ) ) ) )

	.dataa(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datab(!\Add2~125_OTERM425 ),
	.datac(!\Selector56~0_combout ),
	.datad(!B[4]),
	.datae(!\Selector44~3_OTERM97DUPLICATE_q ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h3337333700050307;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \Selector48~6_combout  & ( \Selector48~5_combout  ) ) # ( !\Selector48~6_combout  & ( \Selector48~5_combout  ) ) # ( \Selector48~6_combout  & ( !\Selector48~5_combout  ) ) # ( !\Selector48~6_combout  & ( !\Selector48~5_combout  
// & ( (\Selector56~0_combout  & (((\Add1~125_OTERM363  & \Selector44~2_OTERM107DUPLICATE_q )) # (\Selector48~1_combout ))) ) ) )

	.dataa(!\Add1~125_OTERM363 ),
	.datab(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector48~1_combout ),
	.datae(!\Selector48~6_combout ),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h010FFFFFFFFFFFFF;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N21
cyclonev_lcell_comb \memin[15]~128 (
// Equation(s):
// \memin[15]~128_combout  = ( \memin[15]~127_combout  ) # ( !\memin[15]~127_combout  & ( (!\WideOr19~0_combout  & (\WideOr24~0_combout  & (\Mux16~4_combout ))) # (\WideOr19~0_combout  & (((\WideOr24~0_combout  & \Mux16~4_combout )) # (\Selector48~3_combout 
// ))) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\Mux16~4_combout ),
	.datad(!\Selector48~3_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~128 .extended_lut = "off";
defparam \memin[15]~128 .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[15]~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N58
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \memin[15]~128_combout  & ( (\LdMAR~0_combout ) # (\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) # ( !\memin[15]~128_combout  & ( (\dmem_rtl_0|auto_generated|addr_store_b [0] & 
// !\LdMAR~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datac(!\LdMAR~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N22
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~84_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000522F6BFD0E9E0C00001400000D000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y22_N53
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~84_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N51
cyclonev_lcell_comb \memin[4]~81 (
// Equation(s):
// \memin[4]~81_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~5_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~81 .extended_lut = "off";
defparam \memin[4]~81 .lut_mask = 64'h000AFF0A005FFF5F;
defparam \memin[4]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \memin[4]~82 (
// Equation(s):
// \memin[4]~82_combout  = ( \memin[4]~81_combout  & ( (\Decoder4~0_combout  & (((!\dmem~40_combout  & dmem_rtl_0_bypass[38])) # (dmem_rtl_0_bypass[37]))) ) ) # ( !\memin[4]~81_combout  & ( (\Decoder4~0_combout  & (dmem_rtl_0_bypass[37] & 
// ((!dmem_rtl_0_bypass[38]) # (\dmem~40_combout )))) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[38]),
	.datac(!\Decoder4~0_combout ),
	.datad(!dmem_rtl_0_bypass[37]),
	.datae(gnd),
	.dataf(!\memin[4]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~82 .extended_lut = "off";
defparam \memin[4]~82 .lut_mask = 64'h000D000D020F020F;
defparam \memin[4]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \IR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \IR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \memin[4]~83 (
// Equation(s):
// \memin[4]~83_combout  = ( \WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[10]) # ((\PC[4]~DUPLICATE_q  & \DrPC~0_combout )) ) ) ) # ( !\WideOr22~0_combout  & ( \WideOr21~0_combout  & ( (!IR[12]) # ((\PC[4]~DUPLICATE_q  & \DrPC~0_combout )) ) ) ) # 
// ( \WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (\PC[4]~DUPLICATE_q  & \DrPC~0_combout ) ) ) ) # ( !\WideOr22~0_combout  & ( !\WideOr21~0_combout  & ( (\PC[4]~DUPLICATE_q  & \DrPC~0_combout ) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[12]),
	.datad(!IR[10]),
	.datae(!\WideOr22~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~83 .extended_lut = "off";
defparam \memin[4]~83 .lut_mask = 64'h11111111F1F1FF11;
defparam \memin[4]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N39
cyclonev_lcell_comb \Selector59~7 (
// Equation(s):
// \Selector59~7_combout  = ( \B[4]_OTERM177  & ( !\IR[27]_OTERM219  $ (((!\IR[26]_OTERM217 ) # (\A[4]_OTERM193 ))) ) ) # ( !\B[4]_OTERM177  & ( (\A[4]_OTERM193  & (!\IR[26]_OTERM217  $ (!\IR[27]_OTERM219 ))) ) )

	.dataa(!\IR[26]_OTERM217 ),
	.datab(gnd),
	.datac(!\IR[27]_OTERM219 ),
	.datad(!\A[4]_OTERM193 ),
	.datae(gnd),
	.dataf(!\B[4]_OTERM177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~7 .extended_lut = "off";
defparam \Selector59~7 .lut_mask = 64'h005A005A5A0F5A0F;
defparam \Selector59~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N41
dffeas \Selector59~7_NEW_REG352 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector59~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector59~7_OTERM353 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector59~7_NEW_REG352 .is_wysiwyg = "true";
defparam \Selector59~7_NEW_REG352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( \A[4]_OTERM193  ) + ( \B[4]_OTERM177  ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( \A[4]_OTERM193  ) + ( \B[4]_OTERM177  ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[4]_OTERM177 ),
	.datad(!\A[4]_OTERM193 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N14
dffeas \Add2~81_NEW_REG446 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~81_OTERM447 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~81_NEW_REG446 .is_wysiwyg = "true";
defparam \Add2~81_NEW_REG446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \Selector59~8 (
// Equation(s):
// \Selector59~8_combout  = ( \Selector32~0_combout  & ( (\Selector59~7_OTERM353  & \Selector63~17_OTERM117DUPLICATE_q ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector59~7_OTERM353  & \Selector63~17_OTERM117DUPLICATE_q )) # (\Add2~81_OTERM447 ) ) )

	.dataa(gnd),
	.datab(!\Selector59~7_OTERM353 ),
	.datac(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datad(!\Add2~81_OTERM447 ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~8 .extended_lut = "off";
defparam \Selector59~8 .lut_mask = 64'h03FF03FF03030303;
defparam \Selector59~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \Selector59~2 (
// Equation(s):
// \Selector59~2_combout  = ( IR[21] & ( (\Selector44~1_OTERM93DUPLICATE_q  & ((!\IR[18]~DUPLICATE_q  & ((A[4]) # (\B[4]~DUPLICATE_q ))) # (\IR[18]~DUPLICATE_q  & (\B[4]~DUPLICATE_q  & A[4])))) ) ) # ( !IR[21] & ( (\Selector44~1_OTERM93DUPLICATE_q  & 
// ((!\IR[18]~DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & !A[4])) # (\IR[18]~DUPLICATE_q  & ((!\B[4]~DUPLICATE_q ) # (!A[4]))))) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~2 .extended_lut = "off";
defparam \Selector59~2 .lut_mask = 64'h3110311002230223;
defparam \Selector59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N39
cyclonev_lcell_comb \Selector59~1 (
// Equation(s):
// \Selector59~1_combout  = ( \ShiftRight0~27_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~5_OTERM335DUPLICATE_q ) ) )

	.dataa(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datab(!\Selector62~5_OTERM335DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~1 .extended_lut = "off";
defparam \Selector59~1 .lut_mask = 64'h0000000022222222;
defparam \Selector59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N33
cyclonev_lcell_comb \Selector59~3 (
// Equation(s):
// \Selector59~3_combout  = ( \Selector21~1_NEW_REG94_OTERM187  & ( !\A[4]_OTERM193  $ (!\IR[21]_OTERM199  $ (!\B[4]_OTERM177 )) ) )

	.dataa(!\A[4]_OTERM193 ),
	.datab(gnd),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\B[4]_OTERM177 ),
	.datae(gnd),
	.dataf(!\Selector21~1_NEW_REG94_OTERM187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~3 .extended_lut = "off";
defparam \Selector59~3 .lut_mask = 64'h00000000A55AA55A;
defparam \Selector59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N34
dffeas \Selector59~3_NEW_REG764 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector59~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector59~3_OTERM765 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector59~3_NEW_REG764 .is_wysiwyg = "true";
defparam \Selector59~3_NEW_REG764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \Selector59~4 (
// Equation(s):
// \Selector59~4_combout  = ( \Selector59~0_OTERM331  & ( \ShiftLeft1~27_combout  & ( (\ShiftRight0~6_OTERM809  & (!\Selector59~3_OTERM765  & !\Selector62~3_OTERM333DUPLICATE_q )) ) ) ) # ( !\Selector59~0_OTERM331  & ( \ShiftLeft1~27_combout  & ( 
// (!\Selector59~3_OTERM765  & ((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q ))) ) ) ) # ( \Selector59~0_OTERM331  & ( !\ShiftLeft1~27_combout  & ( (!\Selector59~3_OTERM765  & ((!\ShiftRight0~6_OTERM809 ) # 
// (!\Selector62~3_OTERM333DUPLICATE_q ))) ) ) ) # ( !\Selector59~0_OTERM331  & ( !\ShiftLeft1~27_combout  & ( (!\Selector59~3_OTERM765  & ((!\ShiftRight0~6_OTERM809 ) # (!\Selector62~3_OTERM333DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftRight0~6_OTERM809 ),
	.datab(gnd),
	.datac(!\Selector59~3_OTERM765 ),
	.datad(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datae(!\Selector59~0_OTERM331 ),
	.dataf(!\ShiftLeft1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~4 .extended_lut = "off";
defparam \Selector59~4 .lut_mask = 64'hF0A0F0A0F0A05000;
defparam \Selector59~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N38
dffeas \ShiftRight0~50_OTERM667_NEW_REG1702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ShiftRight0~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~50_OTERM667_OTERM1703 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~50_OTERM667_NEW_REG1702 .is_wysiwyg = "true";
defparam \ShiftRight0~50_OTERM667_NEW_REG1702 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N42
cyclonev_lcell_comb \ShiftRight0~50_OTERM667_OTERM1705feeder (
// Equation(s):
// \ShiftRight0~50_OTERM667_OTERM1705feeder_combout  = ( \ShiftRight0~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_OTERM667_OTERM1705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50_OTERM667_OTERM1705feeder .extended_lut = "off";
defparam \ShiftRight0~50_OTERM667_OTERM1705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ShiftRight0~50_OTERM667_OTERM1705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N44
dffeas \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~50_OTERM667_OTERM1705feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N21
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( B[2] & ( \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q  & ( (!B[3]) # (\ShiftRight0~58_OTERM683_OTERM1671 ) ) ) ) # ( !B[2] & ( \ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q  & ( (!B[3] & ((\ShiftRight0~50_OTERM667_OTERM1703 
// ))) # (B[3] & (\ShiftRight0~58_OTERM683_OTERM1677 )) ) ) ) # ( B[2] & ( !\ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q  & ( (\ShiftRight0~58_OTERM683_OTERM1671  & B[3]) ) ) ) # ( !B[2] & ( !\ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q  & ( (!B[3] & 
// ((\ShiftRight0~50_OTERM667_OTERM1703 ))) # (B[3] & (\ShiftRight0~58_OTERM683_OTERM1677 )) ) ) )

	.dataa(!\ShiftRight0~58_OTERM683_OTERM1677 ),
	.datab(!\ShiftRight0~58_OTERM683_OTERM1671 ),
	.datac(!B[3]),
	.datad(!\ShiftRight0~50_OTERM667_OTERM1703 ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~50_OTERM667_OTERM1705DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \Add1~81_NEW_REG384 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~81_OTERM385 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~81_NEW_REG384 .is_wysiwyg = "true";
defparam \Add1~81_NEW_REG384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N33
cyclonev_lcell_comb \Selector59~5 (
// Equation(s):
// \Selector59~5_combout  = ( \Selector44~0_OTERM91DUPLICATE_q  & ( (!\IR[21]~DUPLICATE_q  & (\Add1~81_OTERM385 )) # (\IR[21]~DUPLICATE_q  & ((\Add2~81_OTERM447 ))) ) )

	.dataa(!\IR[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Add1~81_OTERM385 ),
	.datad(!\Add2~81_OTERM447 ),
	.datae(gnd),
	.dataf(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~5 .extended_lut = "off";
defparam \Selector59~5 .lut_mask = 64'h000000000A5F0A5F;
defparam \Selector59~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N27
cyclonev_lcell_comb \Selector59~6 (
// Equation(s):
// \Selector59~6_combout  = ( !\Selector59~5_combout  & ( (((!\Selector62~2_OTERM155DUPLICATE_q ) # (!\ShiftRight0~50_combout )) # (\ShiftRight0~6_OTERM809 )) # (\B[4]~DUPLICATE_q ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datad(!\ShiftRight0~50_combout ),
	.datae(gnd),
	.dataf(!\Selector59~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~6 .extended_lut = "off";
defparam \Selector59~6 .lut_mask = 64'hFFF7FFF700000000;
defparam \Selector59~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \Selector59~9 (
// Equation(s):
// \Selector59~9_combout  = ( \Selector59~4_combout  & ( \Selector59~6_combout  & ( (!\Selector59~8_combout  & ((!\Selector56~0_combout ) # ((!\Selector59~2_combout  & !\Selector59~1_combout )))) ) ) ) # ( !\Selector59~4_combout  & ( \Selector59~6_combout  & 
// ( (!\Selector59~8_combout  & !\Selector56~0_combout ) ) ) ) # ( \Selector59~4_combout  & ( !\Selector59~6_combout  & ( (!\Selector59~8_combout  & !\Selector56~0_combout ) ) ) ) # ( !\Selector59~4_combout  & ( !\Selector59~6_combout  & ( 
// (!\Selector59~8_combout  & !\Selector56~0_combout ) ) ) )

	.dataa(!\Selector59~8_combout ),
	.datab(!\Selector59~2_combout ),
	.datac(!\Selector59~1_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector59~4_combout ),
	.dataf(!\Selector59~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~9 .extended_lut = "off";
defparam \Selector59~9 .lut_mask = 64'hAA00AA00AA00AA80;
defparam \Selector59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \regs~86 (
// Equation(s):
// \regs~86_combout  = ( \memin[4]~84_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~86 .extended_lut = "off";
defparam \regs~86 .lut_mask = 64'h0000000033333333;
defparam \regs~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \regs[13][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N57
cyclonev_lcell_comb \regs~88 (
// Equation(s):
// \regs~88_combout  = ( \memin[4]~84_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~88 .extended_lut = "off";
defparam \regs~88 .lut_mask = 64'h0000000033333333;
defparam \regs~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N58
dffeas \regs[14][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~88_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \regs~84 (
// Equation(s):
// \regs~84_combout  = ( \regs~83_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~83_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~84 .extended_lut = "off";
defparam \regs~84 .lut_mask = 64'h000000000000FFFF;
defparam \regs~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N40
dffeas \regs[12][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \regs~90 (
// Equation(s):
// \regs~90_combout  = ( \regs~89_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~89_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~90 .extended_lut = "off";
defparam \regs~90 .lut_mask = 64'h000000000000FFFF;
defparam \regs~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N52
dffeas \regs[15][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][4]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][4]~q  ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\regs[14][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!\regs[15][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N0
cyclonev_lcell_comb \regs~78 (
// Equation(s):
// \regs~78_combout  = ( \regs~77_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~77_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~78 .extended_lut = "off";
defparam \regs~78 .lut_mask = 64'h000000000000FFFF;
defparam \regs~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \regs[10][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~78_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \regs~74 (
// Equation(s):
// \regs~74_combout  = ( \memin[4]~84_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[4]~84_combout ),
	.dataf(!\regs~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~74 .extended_lut = "off";
defparam \regs~74 .lut_mask = 64'h000000000000FFFF;
defparam \regs~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \regs[9][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \regs~72 (
// Equation(s):
// \regs~72_combout  = ( \memin[4]~84_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~72 .extended_lut = "off";
defparam \regs~72 .lut_mask = 64'h0000000033333333;
defparam \regs~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N38
dffeas \regs[8][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~72_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \regs~80 (
// Equation(s):
// \regs~80_combout  = (\regs~79_combout  & \memin[4]~84_combout )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(!\memin[4]~84_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~80 .extended_lut = "off";
defparam \regs~80 .lut_mask = 64'h0505050505050505;
defparam \regs~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \regs[11][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][4]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][4]~q  ) ) )

	.dataa(!\regs[10][4]~q ),
	.datab(!\regs[9][4]~q ),
	.datac(!\regs[8][4]~q ),
	.datad(!\regs[11][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N51
cyclonev_lcell_comb \regs~52 (
// Equation(s):
// \regs~52_combout  = ( \regs~51_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~51_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52 .extended_lut = "off";
defparam \regs~52 .lut_mask = 64'h000000000000FFFF;
defparam \regs~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N53
dffeas \regs[2][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \regs~42 (
// Equation(s):
// \regs~42_combout  = ( \memin[4]~84_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42 .extended_lut = "off";
defparam \regs~42 .lut_mask = 64'h0000000033333333;
defparam \regs~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N20
dffeas \regs[0][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \regs~47 (
// Equation(s):
// \regs~47_combout  = ( \memin[4]~84_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~47 .extended_lut = "off";
defparam \regs~47 .lut_mask = 64'h0000000055555555;
defparam \regs~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N40
dffeas \regs[1][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \regs~54 (
// Equation(s):
// \regs~54_combout  = ( \memin[4]~84_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~54 .extended_lut = "off";
defparam \regs~54 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N59
dffeas \regs[3][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][4]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][4]~q  ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\regs[0][4]~q ),
	.datac(!\regs[1][4]~q ),
	.datad(!\regs[3][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \regs~60 (
// Equation(s):
// \regs~60_combout  = ( \regs~59_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60 .extended_lut = "off";
defparam \regs~60 .lut_mask = 64'h000000000000FFFF;
defparam \regs~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \regs[5][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \regs~56 (
// Equation(s):
// \regs~56_combout  = ( \memin[4]~84_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~56 .extended_lut = "off";
defparam \regs~56 .lut_mask = 64'h0000000033333333;
defparam \regs~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N34
dffeas \regs[4][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N15
cyclonev_lcell_comb \regs~64 (
// Equation(s):
// \regs~64_combout  = ( \regs~63_combout  & ( \memin[4]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~64 .extended_lut = "off";
defparam \regs~64 .lut_mask = 64'h000000000000FFFF;
defparam \regs~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N16
dffeas \regs[6][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~64_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \regs~68 (
// Equation(s):
// \regs~68_combout  = ( \memin[4]~84_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~68 .extended_lut = "off";
defparam \regs~68 .lut_mask = 64'h0000000033333333;
defparam \regs~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N41
dffeas \regs[7][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~68_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][4]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][4]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][4]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][4]~q  ) ) )

	.dataa(!\regs[5][4]~q ),
	.datab(!\regs[4][4]~q ),
	.datac(!\regs[6][4]~q ),
	.datad(!\regs[7][4]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~0_combout  & ( \Mux27~1_combout  & ( (!\Selector69~4_combout ) # ((!\Selector70~4_combout  & ((\Mux27~2_combout ))) # (\Selector70~4_combout  & (\Mux27~3_combout ))) ) ) ) # ( !\Mux27~0_combout  & ( \Mux27~1_combout  & ( 
// (!\Selector70~4_combout  & (\Selector69~4_combout  & ((\Mux27~2_combout )))) # (\Selector70~4_combout  & ((!\Selector69~4_combout ) # ((\Mux27~3_combout )))) ) ) ) # ( \Mux27~0_combout  & ( !\Mux27~1_combout  & ( (!\Selector70~4_combout  & 
// ((!\Selector69~4_combout ) # ((\Mux27~2_combout )))) # (\Selector70~4_combout  & (\Selector69~4_combout  & (\Mux27~3_combout ))) ) ) ) # ( !\Mux27~0_combout  & ( !\Mux27~1_combout  & ( (\Selector69~4_combout  & ((!\Selector70~4_combout  & 
// ((\Mux27~2_combout ))) # (\Selector70~4_combout  & (\Mux27~3_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux27~3_combout ),
	.datad(!\Mux27~2_combout ),
	.datae(!\Mux27~0_combout ),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \memin[4]~84 (
// Equation(s):
// \memin[4]~84_combout  = ( \Selector59~9_combout  & ( \Mux27~4_combout  & ( ((\memin[4]~83_combout ) # (\memin[4]~82_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector59~9_combout  & ( \Mux27~4_combout  & ( (((\memin[4]~83_combout ) # 
// (\memin[4]~82_combout )) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( \Selector59~9_combout  & ( !\Mux27~4_combout  & ( (\memin[4]~83_combout ) # (\memin[4]~82_combout ) ) ) ) # ( !\Selector59~9_combout  & ( !\Mux27~4_combout  & ( 
// ((\memin[4]~83_combout ) # (\memin[4]~82_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\memin[4]~82_combout ),
	.datad(!\memin[4]~83_combout ),
	.datae(!\Selector59~9_combout ),
	.dataf(!\Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~84 .extended_lut = "off";
defparam \memin[4]~84 .lut_mask = 64'h5FFF0FFF7FFF3FFF;
defparam \memin[4]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N33
cyclonev_lcell_comb \B[4]_NEW176 (
// Equation(s):
// \B[4]_OTERM177  = ( \memin[4]~84_combout  & ( (\WideOr20~0_combout ) # (\B[4]~DUPLICATE_q ) ) ) # ( !\memin[4]~84_combout  & ( (\B[4]~DUPLICATE_q  & !\WideOr20~0_combout ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[4]_OTERM177 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[4]_NEW176 .extended_lut = "off";
defparam \B[4]_NEW176 .lut_mask = 64'h5500550055FF55FF;
defparam \B[4]_NEW176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \Add1~85_NEW_REG382 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~85_OTERM383 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~85_NEW_REG382 .is_wysiwyg = "true";
defparam \Add1~85_NEW_REG382 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N15
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \B[5]_OTERM305  ) + ( \A[5]_OTERM195  ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( \B[5]_OTERM305  ) + ( \A[5]_OTERM195  ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(!\B[5]_OTERM305 ),
	.datac(!\A[5]_OTERM195 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N17
dffeas \Add2~85_NEW_REG444 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~85_OTERM445 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~85_NEW_REG444 .is_wysiwyg = "true";
defparam \Add2~85_NEW_REG444 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N57
cyclonev_lcell_comb \Selector58~1 (
// Equation(s):
// \Selector58~1_combout  = ( \Add2~85_OTERM445  & ( (\Selector44~0_OTERM91DUPLICATE_q  & ((\IR[21]~DUPLICATE_q ) # (\Add1~85_OTERM383 ))) ) ) # ( !\Add2~85_OTERM445  & ( (\Selector44~0_OTERM91DUPLICATE_q  & (\Add1~85_OTERM383  & !\IR[21]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datac(!\Add1~85_OTERM383 ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add2~85_OTERM445 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~1 .extended_lut = "off";
defparam \Selector58~1 .lut_mask = 64'h0300030003330333;
defparam \Selector58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \Selector58~5 (
// Equation(s):
// \Selector58~5_combout  = ( \A[5]_OTERM195  & ( !\IR[27]_OTERM219  $ (((!\IR[26]_OTERM217 ) # (\B[5]_OTERM305 ))) ) ) # ( !\A[5]_OTERM195  & ( (\B[5]_OTERM305  & (!\IR[27]_OTERM219  $ (!\IR[26]_OTERM217 ))) ) )

	.dataa(!\IR[27]_OTERM219 ),
	.datab(gnd),
	.datac(!\IR[26]_OTERM217 ),
	.datad(!\B[5]_OTERM305 ),
	.datae(gnd),
	.dataf(!\A[5]_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~5 .extended_lut = "off";
defparam \Selector58~5 .lut_mask = 64'h005A005A5A555A55;
defparam \Selector58~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N56
dffeas \Selector58~5_NEW_REG354 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector58~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector58~5_OTERM355 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector58~5_NEW_REG354 .is_wysiwyg = "true";
defparam \Selector58~5_NEW_REG354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \Selector58~6 (
// Equation(s):
// \Selector58~6_combout  = ( \Selector58~5_OTERM355  & ( \Selector32~0_combout  & ( \Selector63~17_OTERM117DUPLICATE_q  ) ) ) # ( \Selector58~5_OTERM355  & ( !\Selector32~0_combout  & ( (\Add2~85_OTERM445 ) # (\Selector63~17_OTERM117DUPLICATE_q ) ) ) ) # ( 
// !\Selector58~5_OTERM355  & ( !\Selector32~0_combout  & ( \Add2~85_OTERM445  ) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~85_OTERM445 ),
	.datae(!\Selector58~5_OTERM355 ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~6 .extended_lut = "off";
defparam \Selector58~6 .lut_mask = 64'h00FF55FF00005555;
defparam \Selector58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ( \Selector44~1_OTERM93DUPLICATE_q  & ( !IR[21] $ (((!B[5] & (!\IR[18]~DUPLICATE_q  & A[5])) # (B[5] & ((!\IR[18]~DUPLICATE_q ) # (A[5]))))) ) )

	.dataa(!IR[21]),
	.datab(!B[5]),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~0 .extended_lut = "off";
defparam \Selector58~0 .lut_mask = 64'h000000009A599A59;
defparam \Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \A[31]~DUPLICATE_q  & ( \ShiftRight0~34_OTERM657_OTERM1697  & ( ((!\B[2]~_Duplicate_19  & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (\B[2]~_Duplicate_19  & (\ShiftRight0~59_OTERM685_OTERM1687 ))) # (\B[3]~_Duplicate_18 ) ) ) 
// ) # ( !\A[31]~DUPLICATE_q  & ( \ShiftRight0~34_OTERM657_OTERM1697  & ( (!\B[3]~_Duplicate_18  & ((!\B[2]~_Duplicate_19  & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (\B[2]~_Duplicate_19  & (\ShiftRight0~59_OTERM685_OTERM1687 )))) # (\B[3]~_Duplicate_18  & 
// (!\B[2]~_Duplicate_19 )) ) ) ) # ( \A[31]~DUPLICATE_q  & ( !\ShiftRight0~34_OTERM657_OTERM1697  & ( (!\B[3]~_Duplicate_18  & ((!\B[2]~_Duplicate_19  & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (\B[2]~_Duplicate_19  & (\ShiftRight0~59_OTERM685_OTERM1687 
// )))) # (\B[3]~_Duplicate_18  & (\B[2]~_Duplicate_19 )) ) ) ) # ( !\A[31]~DUPLICATE_q  & ( !\ShiftRight0~34_OTERM657_OTERM1697  & ( (!\B[3]~_Duplicate_18  & ((!\B[2]~_Duplicate_19  & ((\ShiftRight0~59_OTERM685_OTERM1685 ))) # (\B[2]~_Duplicate_19  & 
// (\ShiftRight0~59_OTERM685_OTERM1687 )))) ) ) )

	.dataa(!\B[3]~_Duplicate_18 ),
	.datab(!\B[2]~_Duplicate_19 ),
	.datac(!\ShiftRight0~59_OTERM685_OTERM1687 ),
	.datad(!\ShiftRight0~59_OTERM685_OTERM1685 ),
	.datae(!\A[31]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~34_OTERM657_OTERM1697 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \B[3]~_Duplicate_18  & ( \ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19 ) # (\ShiftRight0~59_OTERM685_OTERM1689_Duplicate ) ) ) ) # ( !\B[3]~_Duplicate_18  & ( \ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & 
// ((\ShiftRight0~36_OTERM579 ))) # (\B[2]~_Duplicate_19  & (\ShiftRight0~37_OTERM581 )) ) ) ) # ( \B[3]~_Duplicate_18  & ( !\ShiftRight0~38_OTERM583  & ( (\B[2]~_Duplicate_19  & \ShiftRight0~59_OTERM685_OTERM1689_Duplicate ) ) ) ) # ( !\B[3]~_Duplicate_18  
// & ( !\ShiftRight0~38_OTERM583  & ( (!\B[2]~_Duplicate_19  & ((\ShiftRight0~36_OTERM579 ))) # (\B[2]~_Duplicate_19  & (\ShiftRight0~37_OTERM581 )) ) ) )

	.dataa(!\ShiftRight0~37_OTERM581 ),
	.datab(!\B[2]~_Duplicate_19 ),
	.datac(!\ShiftRight0~36_OTERM579 ),
	.datad(!\ShiftRight0~59_OTERM685_OTERM1689_Duplicate ),
	.datae(!\B[3]~_Duplicate_18 ),
	.dataf(!\ShiftRight0~38_OTERM583 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = ( \B[4]~DUPLICATE_q  & ( (\ShiftRight0~26_combout  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155 )) ) ) # ( !\B[4]~DUPLICATE_q  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\Selector62~2_OTERM155  & 
// \ShiftRight0~51_combout )) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\Selector62~2_OTERM155 ),
	.datad(!\ShiftRight0~51_combout ),
	.datae(gnd),
	.dataf(!\B[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~2 .extended_lut = "off";
defparam \Selector58~2 .lut_mask = 64'h000C000C04040404;
defparam \Selector58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N15
cyclonev_lcell_comb \Selector58~3 (
// Equation(s):
// \Selector58~3_combout  = ( \B[5]_OTERM305  & ( (\Selector21~1_NEW_REG94_OTERM187  & (!\IR[21]_OTERM199  $ (!\A[5]_OTERM195 ))) ) ) # ( !\B[5]_OTERM305  & ( (\Selector21~1_NEW_REG94_OTERM187  & (!\IR[21]_OTERM199  $ (\A[5]_OTERM195 ))) ) )

	.dataa(!\Selector21~1_NEW_REG94_OTERM187 ),
	.datab(!\IR[21]_OTERM199 ),
	.datac(!\A[5]_OTERM195 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[5]_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~3 .extended_lut = "off";
defparam \Selector58~3 .lut_mask = 64'h4141414114141414;
defparam \Selector58~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N16
dffeas \Selector58~3_NEW_REG762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector58~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector58~3_OTERM763 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector58~3_NEW_REG762 .is_wysiwyg = "true";
defparam \Selector58~3_NEW_REG762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \ShiftLeft1~20 (
// Equation(s):
// \ShiftLeft1~20_combout  = ( \ShiftLeft1~33_OTERM631_OTERM1691  & ( (!\B[3]~DUPLICATE_q  & ((!B[2]) # (\ShiftLeft1~19_OTERM547 ))) ) ) # ( !\ShiftLeft1~33_OTERM631_OTERM1691  & ( (B[2] & (!\B[3]~DUPLICATE_q  & \ShiftLeft1~19_OTERM547 )) ) )

	.dataa(gnd),
	.datab(!B[2]),
	.datac(!\B[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft1~19_OTERM547 ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~33_OTERM631_OTERM1691 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~20 .extended_lut = "off";
defparam \ShiftLeft1~20 .lut_mask = 64'h00300030C0F0C0F0;
defparam \ShiftLeft1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \Selector58~4 (
// Equation(s):
// \Selector58~4_combout  = ( \ShiftRight0~6_OTERM809DUPLICATE_q  & ( (!\Selector58~3_OTERM763  & !\Selector62~3_OTERM333DUPLICATE_q ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( (!\Selector58~3_OTERM763  & ((!\ShiftLeft1~20_combout ) # 
// (!\Selector59~0_OTERM331 ))) ) )

	.dataa(!\Selector58~3_OTERM763 ),
	.datab(!\ShiftLeft1~20_combout ),
	.datac(!\Selector59~0_OTERM331 ),
	.datad(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~4 .extended_lut = "off";
defparam \Selector58~4 .lut_mask = 64'hA8A8A8A8AA00AA00;
defparam \Selector58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \Selector58~7 (
// Equation(s):
// \Selector58~7_combout  = ( \Selector58~2_combout  & ( \Selector58~4_combout  & ( (!\Selector56~0_combout  & !\Selector58~6_combout ) ) ) ) # ( !\Selector58~2_combout  & ( \Selector58~4_combout  & ( (!\Selector58~6_combout  & ((!\Selector56~0_combout ) # 
// ((!\Selector58~1_combout  & !\Selector58~0_combout )))) ) ) ) # ( \Selector58~2_combout  & ( !\Selector58~4_combout  & ( (!\Selector56~0_combout  & !\Selector58~6_combout ) ) ) ) # ( !\Selector58~2_combout  & ( !\Selector58~4_combout  & ( 
// (!\Selector56~0_combout  & !\Selector58~6_combout ) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector58~1_combout ),
	.datac(!\Selector58~6_combout ),
	.datad(!\Selector58~0_combout ),
	.datae(!\Selector58~2_combout ),
	.dataf(!\Selector58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector58~7 .extended_lut = "off";
defparam \Selector58~7 .lut_mask = 64'hA0A0A0A0E0A0A0A0;
defparam \Selector58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \regs~92 (
// Equation(s):
// \regs~92_combout  = ( \memin[5]~88_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(!\regs~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~92 .extended_lut = "off";
defparam \regs~92 .lut_mask = 64'h0000000033333333;
defparam \regs~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \regs[4][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~92_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N9
cyclonev_lcell_comb \regs~93 (
// Equation(s):
// \regs~93_combout  = ( \memin[5]~88_combout  & ( \regs~71_combout  ) )

	.dataa(!\regs~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~93 .extended_lut = "off";
defparam \regs~93 .lut_mask = 64'h0000000055555555;
defparam \regs~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \regs[8][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \regs~94 (
// Equation(s):
// \regs~94_combout  = ( \regs~83_combout  & ( \memin[5]~88_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~83_combout ),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~94 .extended_lut = "off";
defparam \regs~94 .lut_mask = 64'h000000000000FFFF;
defparam \regs~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N16
dffeas \regs[12][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \regs~91 (
// Equation(s):
// \regs~91_combout  = ( \memin[5]~88_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~91 .extended_lut = "off";
defparam \regs~91 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \regs[0][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~91_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[12][5]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[4][5]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[8][5]~q  ) ) 
// ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[0][5]~q  ) ) )

	.dataa(!\regs[4][5]~q ),
	.datab(!\regs[8][5]~q ),
	.datac(!\regs[12][5]~q ),
	.datad(!\regs[0][5]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \regs~99 (
// Equation(s):
// \regs~99_combout  = ( \memin[5]~88_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~99 .extended_lut = "off";
defparam \regs~99 .lut_mask = 64'h0000000033333333;
defparam \regs~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \regs[2][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N27
cyclonev_lcell_comb \regs~100 (
// Equation(s):
// \regs~100_combout  = ( \memin[5]~88_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~100 .extended_lut = "off";
defparam \regs~100 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \regs[6][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~100_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \regs~101 (
// Equation(s):
// \regs~101_combout  = ( \memin[5]~88_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~101 .extended_lut = "off";
defparam \regs~101 .lut_mask = 64'h0000000055555555;
defparam \regs~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \regs[10][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~101_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N51
cyclonev_lcell_comb \regs~102 (
// Equation(s):
// \regs~102_combout  = ( \regs~87_combout  & ( \memin[5]~88_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~87_combout ),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~102 .extended_lut = "off";
defparam \regs~102 .lut_mask = 64'h000000000000FFFF;
defparam \regs~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N52
dffeas \regs[14][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~102_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[14][5]~q  ) ) ) # ( !\Selector69~4_combout  & ( \Selector70~4_combout  & ( \regs[6][5]~q  ) ) ) # ( \Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[10][5]~q  ) 
// ) ) # ( !\Selector69~4_combout  & ( !\Selector70~4_combout  & ( \regs[2][5]~q  ) ) )

	.dataa(!\regs[2][5]~q ),
	.datab(!\regs[6][5]~q ),
	.datac(!\regs[10][5]~q ),
	.datad(!\regs[14][5]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \regs~104 (
// Equation(s):
// \regs~104_combout  = ( \memin[5]~88_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~104 .extended_lut = "off";
defparam \regs~104 .lut_mask = 64'h0000000055555555;
defparam \regs~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N34
dffeas \regs[7][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~104_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \regs~103 (
// Equation(s):
// \regs~103_combout  = ( \memin[5]~88_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~103 .extended_lut = "off";
defparam \regs~103 .lut_mask = 64'h0000000055555555;
defparam \regs~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N16
dffeas \regs[3][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~103_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N0
cyclonev_lcell_comb \regs~106 (
// Equation(s):
// \regs~106_combout  = ( \memin[5]~88_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[5]~88_combout ),
	.dataf(!\regs~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~106 .extended_lut = "off";
defparam \regs~106 .lut_mask = 64'h000000000000FFFF;
defparam \regs~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \regs[15][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~106_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \regs~105 (
// Equation(s):
// \regs~105_combout  = ( \memin[5]~88_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~105 .extended_lut = "off";
defparam \regs~105 .lut_mask = 64'h0000000033333333;
defparam \regs~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N4
dffeas \regs[11][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~105_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[11][5]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[7][5]~q )) # (\Selector69~4_combout  & ((\regs[15][5]~q ))) ) ) ) # ( !\regs[11][5]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// (\regs[7][5]~q )) # (\Selector69~4_combout  & ((\regs[15][5]~q ))) ) ) ) # ( \regs[11][5]~q  & ( !\Selector70~4_combout  & ( (\regs[3][5]~q ) # (\Selector69~4_combout ) ) ) ) # ( !\regs[11][5]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & 
// \regs[3][5]~q ) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\regs[7][5]~q ),
	.datac(!\regs[3][5]~q ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \regs~95 (
// Equation(s):
// \regs~95_combout  = ( \regs~46_combout  & ( \memin[5]~88_combout  ) )

	.dataa(gnd),
	.datab(!\memin[5]~88_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~95 .extended_lut = "off";
defparam \regs~95 .lut_mask = 64'h0000333300003333;
defparam \regs~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N37
dffeas \regs[1][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~95_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N51
cyclonev_lcell_comb \regs~96 (
// Equation(s):
// \regs~96_combout  = (\regs~59_combout  & \memin[5]~88_combout )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(!\memin[5]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~96 .extended_lut = "off";
defparam \regs~96 .lut_mask = 64'h0505050505050505;
defparam \regs~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N52
dffeas \regs[5][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~96_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \regs~98 (
// Equation(s):
// \regs~98_combout  = ( \regs~85_combout  & ( \memin[5]~88_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~98 .extended_lut = "off";
defparam \regs~98 .lut_mask = 64'h000000000000FFFF;
defparam \regs~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \regs[13][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~98_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \regs~97 (
// Equation(s):
// \regs~97_combout  = ( \regs~73_combout  & ( \memin[5]~88_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[5]~88_combout ),
	.datae(gnd),
	.dataf(!\regs~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~97 .extended_lut = "off";
defparam \regs~97 .lut_mask = 64'h0000000000FF00FF;
defparam \regs~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N35
dffeas \regs[9][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~97_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \Mux26~1_Duplicate (
// Equation(s):
// \Mux26~1_Duplicate_6  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][5]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][5]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][5]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][5]~q  ) ) )

	.dataa(!\regs[1][5]~q ),
	.datab(!\regs[5][5]~q ),
	.datac(!\regs[13][5]~q ),
	.datad(!\regs[9][5]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1_Duplicate .extended_lut = "off";
defparam \Mux26~1_Duplicate .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux26~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~3_combout  & ( \Mux26~1_Duplicate_6  & ( ((!\Selector71~4_combout  & (\Mux26~0_combout )) # (\Selector71~4_combout  & ((\Mux26~2_combout )))) # (\Selector72~4_combout ) ) ) ) # ( !\Mux26~3_combout  & ( \Mux26~1_Duplicate_6  & 
// ( (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux26~0_combout )) # (\Selector71~4_combout  & ((\Mux26~2_combout ))))) # (\Selector72~4_combout  & (((!\Selector71~4_combout )))) ) ) ) # ( \Mux26~3_combout  & ( !\Mux26~1_Duplicate_6  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux26~0_combout )) # (\Selector71~4_combout  & ((\Mux26~2_combout ))))) # (\Selector72~4_combout  & (((\Selector71~4_combout )))) ) ) ) # ( !\Mux26~3_combout  & ( !\Mux26~1_Duplicate_6  & ( 
// (!\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux26~0_combout )) # (\Selector71~4_combout  & ((\Mux26~2_combout ))))) ) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(!\Selector72~4_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\Mux26~2_combout ),
	.datae(!\Mux26~3_combout ),
	.dataf(!\Mux26~1_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h404C434F707C737F;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~3_combout  = ( !\memin[5]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N41
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N45
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = !\memin[5]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[5]~88_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N47
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~88_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~88_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE45510EC708120103201400420020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \memin[5]~85 (
// Equation(s):
// \memin[5]~85_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~6_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~6_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~6_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~85 .extended_lut = "off";
defparam \memin[5]~85 .lut_mask = 64'hC0C5C0C5CACFCACF;
defparam \memin[5]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \memin[5]~86 (
// Equation(s):
// \memin[5]~86_combout  = ( \memin[5]~85_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[39]) # ((dmem_rtl_0_bypass[40] & !\dmem~40_combout )))) ) ) # ( !\memin[5]~85_combout  & ( (!dmem_rtl_0_bypass[39] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[40]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[39]),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!\dmem~40_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[5]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~86 .extended_lut = "off";
defparam \memin[5]~86 .lut_mask = 64'h008A008A00BA00BA;
defparam \memin[5]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \memin[5]~88 (
// Equation(s):
// \memin[5]~88_combout  = ( \Mux26~4_combout  & ( \memin[5]~86_combout  ) ) # ( !\Mux26~4_combout  & ( \memin[5]~86_combout  ) ) # ( \Mux26~4_combout  & ( !\memin[5]~86_combout  & ( (((!\Selector58~7_combout  & \WideOr19~0_combout )) # (\memin[5]~87_combout 
// )) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux26~4_combout  & ( !\memin[5]~86_combout  & ( ((!\Selector58~7_combout  & \WideOr19~0_combout )) # (\memin[5]~87_combout ) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\memin[5]~87_combout ),
	.datac(!\Selector58~7_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Mux26~4_combout ),
	.dataf(!\memin[5]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~88 .extended_lut = "off";
defparam \memin[5]~88 .lut_mask = 64'h33F377F7FFFFFFFF;
defparam \memin[5]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \memin[5]~88_combout  & ( (\Add0~13_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[5]~88_combout  & ( (!\LdPC~1_combout  & \Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\memin[5]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N49
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[6] & ( (!PC[4] & (!\PC[7]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) # (PC[4] & (!\PC[7]~DUPLICATE_q  $ (((\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[6] & ( 
// (\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!PC[4] $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[4] $ (!\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (PC[4] & 
// (!\PC[3]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] & ((\PC[3]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q )))) ) 
// ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h4C05120914002A99;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \imem~37_combout  & ( !\imem~6_combout  ) ) # ( !\imem~37_combout  & ( ((!\imem~39_combout ) # (!\imem~6_combout )) # (PC[9]) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~39_combout ),
	.datad(!\imem~6_combout ),
	.datae(gnd),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'hFFF5FFF5FF00FF00;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \IR[21]_NEW198 (
// Equation(s):
// \IR[21]_OTERM199  = ( \imem~40_combout  & ( (\Decoder9~1_combout ) # (IR[21]) ) ) # ( !\imem~40_combout  & ( (IR[21] & !\Decoder9~1_combout ) ) )

	.dataa(gnd),
	.datab(!IR[21]),
	.datac(!\Decoder9~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[21]_OTERM199 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[21]_NEW198 .extended_lut = "off";
defparam \IR[21]_NEW198 .lut_mask = 64'h303030303F3F3F3F;
defparam \IR[21]_NEW198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N53
dffeas \IR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[21]_OTERM199 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21] .is_wysiwyg = "true";
defparam \IR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N22
dffeas \Add1~29_NEW_REG410 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~29_OTERM411 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~29_NEW_REG410 .is_wysiwyg = "true";
defparam \Add1~29_NEW_REG410 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \ShiftRight0~17_OTERM519  & ( ((!\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & !\ShiftLeft1~0_OTERM127 ))) # (A[31]) ) ) # ( !\ShiftRight0~17_OTERM519  & ( (A[31] & (((\ShiftLeft1~0_OTERM127 ) # 
// (\ShiftRight0~6_OTERM809DUPLICATE_q )) # (\B[4]~DUPLICATE_q ))) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!A[31]),
	.datad(!\ShiftLeft1~0_OTERM127 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_OTERM519 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \A[27]~_Duplicate_4  & ( B[27] & ( (!\IR[21]~DUPLICATE_q  & ((\Selector21~1_OTERM95 ))) # (\IR[21]~DUPLICATE_q  & (\Selector44~1_OTERM93DUPLICATE_q )) ) ) ) # ( !\A[27]~_Duplicate_4  & ( B[27] & ( (!\IR[21]~DUPLICATE_q  & 
// (\Selector44~1_OTERM93DUPLICATE_q  & ((\IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( \A[27]~_Duplicate_4  & ( !B[27] & ( (!\IR[21]~DUPLICATE_q  & 
// (\Selector44~1_OTERM93DUPLICATE_q  & ((\IR[18]~DUPLICATE_q )))) # (\IR[21]~DUPLICATE_q  & (((\Selector44~1_OTERM93DUPLICATE_q  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( !\A[27]~_Duplicate_4  & ( !B[27] & ( (!\IR[21]~DUPLICATE_q  & 
// ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93DUPLICATE_q ))) ) ) )

	.dataa(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector21~1_OTERM95 ),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!\A[27]~_Duplicate_4 ),
	.dataf(!B[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h4C4C134713471D1D;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \ShiftLeft1~43 (
// Equation(s):
// \ShiftLeft1~43_combout  = ( B[2] & ( (!\B[3]~DUPLICATE_q  & \ShiftLeft1~2_OTERM509DUPLICATE_q ) ) ) # ( !B[2] & ( (!\B[3]~DUPLICATE_q  & ((\ShiftLeft1~8_OTERM517 ))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft1~3_OTERM511DUPLICATE_q )) ) )

	.dataa(!\ShiftLeft1~3_OTERM511DUPLICATE_q ),
	.datab(!\B[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft1~2_OTERM509DUPLICATE_q ),
	.datad(!\ShiftLeft1~8_OTERM517 ),
	.datae(gnd),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~43 .extended_lut = "off";
defparam \ShiftLeft1~43 .lut_mask = 64'h11DD11DD0C0C0C0C;
defparam \ShiftLeft1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N30
cyclonev_lcell_comb \ShiftLeft1~42_Duplicate (
// Equation(s):
// \ShiftLeft1~42_Duplicate_64  = ( B[3] & ( \ShiftLeft1~5_combout  & ( (!B[2] & ((\ShiftLeft1~6_OTERM513 ))) # (B[2] & (\ShiftLeft1~7_OTERM515 )) ) ) ) # ( !B[3] & ( \ShiftLeft1~5_combout  & ( (B[2]) # (\ShiftLeft1~41_combout ) ) ) ) # ( B[3] & ( 
// !\ShiftLeft1~5_combout  & ( (!B[2] & ((\ShiftLeft1~6_OTERM513 ))) # (B[2] & (\ShiftLeft1~7_OTERM515 )) ) ) ) # ( !B[3] & ( !\ShiftLeft1~5_combout  & ( (\ShiftLeft1~41_combout  & !B[2]) ) ) )

	.dataa(!\ShiftLeft1~41_combout ),
	.datab(!\ShiftLeft1~7_OTERM515 ),
	.datac(!\ShiftLeft1~6_OTERM513 ),
	.datad(!B[2]),
	.datae(!B[3]),
	.dataf(!\ShiftLeft1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~42_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~42_Duplicate .extended_lut = "off";
defparam \ShiftLeft1~42_Duplicate .lut_mask = 64'h55000F3355FF0F33;
defparam \ShiftLeft1~42_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \ShiftLeft1~43_combout  & ( \ShiftLeft1~42_Duplicate_64  & ( (\Selector63~4_OTERM85DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & !IR[18])) ) ) ) # ( !\ShiftLeft1~43_combout  & ( \ShiftLeft1~42_Duplicate_64  & ( 
// (\Selector63~4_OTERM85DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & !IR[18]))) ) ) ) # ( \ShiftLeft1~43_combout  & ( !\ShiftLeft1~42_Duplicate_64  & ( (\Selector63~4_OTERM85DUPLICATE_q  & 
// (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\B[4]~DUPLICATE_q  & !IR[18]))) ) ) )

	.dataa(!\Selector63~4_OTERM85DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!IR[18]),
	.datae(!\ShiftLeft1~43_combout ),
	.dataf(!\ShiftLeft1~42_Duplicate_64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0000040040004400;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N48
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( !\Selector36~2_combout  & ( (!\Selector36~1_combout  & ((!\Selector36~0_combout ) # (!\Selector62~2_OTERM155DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datad(!\Selector36~1_combout ),
	.datae(gnd),
	.dataf(!\Selector36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'hFC00FC0000000000;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N54
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \Selector44~0_OTERM91DUPLICATE_q  & ( \Selector36~3_combout  & ( (\Selector56~0_combout  & ((!IR[21] & (\Add1~29_OTERM411 )) # (IR[21] & ((\Add2~29_OTERM473 ))))) ) ) ) # ( \Selector44~0_OTERM91DUPLICATE_q  & ( 
// !\Selector36~3_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector44~0_OTERM91DUPLICATE_q  & ( !\Selector36~3_combout  & ( \Selector56~0_combout  ) ) )

	.dataa(!IR[21]),
	.datab(!\Add1~29_OTERM411 ),
	.datac(!\Add2~29_OTERM473 ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector44~0_OTERM91DUPLICATE_q ),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h00FF00FF00000027;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \memin[27]~32_Duplicate_139 (
// Equation(s):
// \memin[27]~32_Duplicate_140  = ( \Mux4~4_combout  & ( \memin[27]~31_combout  & ( ((\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout )))) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux4~4_combout  & ( \memin[27]~31_combout  & ( 
// (\WideOr19~0_combout  & ((!\Selector36~6_combout ) # (\Selector36~4_combout ))) ) ) ) # ( \Mux4~4_combout  & ( !\memin[27]~31_combout  ) ) # ( !\Mux4~4_combout  & ( !\memin[27]~31_combout  ) )

	.dataa(!\Selector36~6_combout ),
	.datab(!\Selector36~4_combout ),
	.datac(!\WideOr24~0_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Mux4~4_combout ),
	.dataf(!\memin[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~32_Duplicate_140 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~32_Duplicate_139 .extended_lut = "off";
defparam \memin[27]~32_Duplicate_139 .lut_mask = 64'hFFFFFFFF00BB0FBF;
defparam \memin[27]~32_Duplicate_139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N51
cyclonev_lcell_comb \B[27]_NEW316 (
// Equation(s):
// \B[27]_OTERM317  = ( \memin[27]~32_Duplicate_140  & ( (B[27]) # (\WideOr20~0_combout ) ) ) # ( !\memin[27]~32_Duplicate_140  & ( (!\WideOr20~0_combout  & B[27]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(!B[27]),
	.datae(gnd),
	.dataf(!\memin[27]~32_Duplicate_140 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[27]_OTERM317 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[27]_NEW316 .extended_lut = "off";
defparam \B[27]_NEW316 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \B[27]_NEW316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N22
dffeas \Add2~29_NEW_REG472 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~29_OTERM473 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~29_NEW_REG472 .is_wysiwyg = "true";
defparam \Add2~29_NEW_REG472 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N45
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \IR[26]~DUPLICATE_q  & ( (\Selector63~17_OTERM117DUPLICATE_q  & ((!\A[27]~DUPLICATE_q  & (!IR[27] & B[27])) # (\A[27]~DUPLICATE_q  & (!IR[27] $ (B[27]))))) ) ) # ( !\IR[26]~DUPLICATE_q  & ( (\Selector63~17_OTERM117DUPLICATE_q  & 
// (IR[27] & ((B[27]) # (\A[27]~DUPLICATE_q )))) ) )

	.dataa(!\Selector63~17_OTERM117DUPLICATE_q ),
	.datab(!\A[27]~DUPLICATE_q ),
	.datac(!IR[27]),
	.datad(!B[27]),
	.datae(gnd),
	.dataf(!\IR[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'h0105010510411041;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N6
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( !\Selector36~5_combout  & ( \Selector32~0_combout  ) ) # ( !\Selector36~5_combout  & ( !\Selector32~0_combout  & ( !\Add2~29_OTERM473  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~29_OTERM473 ),
	.datad(gnd),
	.datae(!\Selector36~5_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'hF0F00000FFFF0000;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \memin[27]~32 (
// Equation(s):
// \memin[27]~32_combout  = ( \memin[27]~31_combout  & ( \Selector36~4_combout  & ( ((\WideOr24~0_combout  & \Mux4~4_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\memin[27]~31_combout  & ( \Selector36~4_combout  ) ) # ( \memin[27]~31_combout  & ( 
// !\Selector36~4_combout  & ( (!\WideOr24~0_combout  & (!\Selector36~6_combout  & (\WideOr19~0_combout ))) # (\WideOr24~0_combout  & (((!\Selector36~6_combout  & \WideOr19~0_combout )) # (\Mux4~4_combout ))) ) ) ) # ( !\memin[27]~31_combout  & ( 
// !\Selector36~4_combout  ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\Selector36~6_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\Mux4~4_combout ),
	.datae(!\memin[27]~31_combout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~32 .extended_lut = "off";
defparam \memin[27]~32 .lut_mask = 64'hFFFF0C5DFFFF0F5F;
defparam \memin[27]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N43
dffeas \MAR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~32_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[27] .is_wysiwyg = "true";
defparam \MAR[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N36
cyclonev_lcell_comb \MAR[26]~feeder (
// Equation(s):
// \MAR[26]~feeder_combout  = ( \memin[26]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[26]~feeder .extended_lut = "off";
defparam \MAR[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N37
dffeas \MAR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[26] .is_wysiwyg = "true";
defparam \MAR[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N2
dffeas \MAR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[28] .is_wysiwyg = "true";
defparam \MAR[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N59
dffeas \MAR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[29] .is_wysiwyg = "true";
defparam \MAR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N0
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !MAR[29] & ( (!MAR[27] & (!MAR[26] & !MAR[28])) ) )

	.dataa(gnd),
	.datab(!MAR[27]),
	.datac(!MAR[26]),
	.datad(!MAR[28]),
	.datae(gnd),
	.dataf(!MAR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N3
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~2_combout  & ( (\WideNor0~1_combout  & (\WideNor0~3_combout  & \WideNor0~0_combout )) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(gnd),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0000000000050005;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N12
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( !MAR[11] & ( (!MAR[12] & (!MAR[10] & !MAR[9])) ) )

	.dataa(gnd),
	.datab(!MAR[12]),
	.datac(!MAR[10]),
	.datad(!MAR[9]),
	.datae(gnd),
	.dataf(!MAR[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'hC000C00000000000;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N9
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( !MAR[6] & ( !MAR[3] & ( (\dmem~41_combout  & (!MAR[4] & !MAR[5])) ) ) )

	.dataa(gnd),
	.datab(!\dmem~41_combout ),
	.datac(!MAR[4]),
	.datad(!MAR[5]),
	.datae(!MAR[6]),
	.dataf(!MAR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h3000000000000000;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N39
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( !MAR[13] & ( (!\MAR[14]~DUPLICATE_q  & (!MAR[7] & (!MAR[2] & !MAR[8]))) ) )

	.dataa(!\MAR[14]~DUPLICATE_q ),
	.datab(!MAR[7]),
	.datac(!MAR[2]),
	.datad(!MAR[8]),
	.datae(!MAR[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h8000000080000000;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N48
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \MemWE~0_combout  & ( (\WideNor0~combout  & (\dmem~42_combout  & (!\MAR[15]~DUPLICATE_q  & \dmem~43_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\dmem~42_combout ),
	.datac(!\MAR[15]~DUPLICATE_q ),
	.datad(!\dmem~43_combout ),
	.datae(!\MemWE~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h0000001000000010;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N41
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~112_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X3_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~112_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00040009A3030208484482000A42FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \memin[11]~109 (
// Equation(s):
// \memin[11]~109_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~12_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~109 .extended_lut = "off";
defparam \memin[11]~109 .lut_mask = 64'h888D888DD8DDD8DD;
defparam \memin[11]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \memin[11]~110 (
// Equation(s):
// \memin[11]~110_combout  = ( \memin[11]~109_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[51]) # ((dmem_rtl_0_bypass[52] & !\dmem~40_combout )))) ) ) # ( !\memin[11]~109_combout  & ( (!dmem_rtl_0_bypass[51] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[52]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[52]),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~110 .extended_lut = "off";
defparam \memin[11]~110 .lut_mask = 64'h080C080C0D0C0D0C;
defparam \memin[11]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \memin[11]~111 (
// Equation(s):
// \memin[11]~111_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout  & ((!\IR[19]~DUPLICATE_q ))) # (\WideOr22~0_combout  & (IR[17]))) # (\PC[11]~DUPLICATE_q ) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( 
// (!\WideOr22~0_combout  & ((!\IR[19]~DUPLICATE_q ))) # (\WideOr22~0_combout  & (IR[17])) ) ) ) # ( \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( \PC[11]~DUPLICATE_q  ) ) )

	.dataa(!\PC[11]~DUPLICATE_q ),
	.datab(!IR[17]),
	.datac(!\IR[19]~DUPLICATE_q ),
	.datad(!\WideOr22~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~111 .extended_lut = "off";
defparam \memin[11]~111 .lut_mask = 64'h00005555F033F577;
defparam \memin[11]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N33
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( A[11] & ( B[11] & ( (!IR[21] & ((\Selector21~1_OTERM95 ))) # (IR[21] & (\Selector44~1_OTERM93 )) ) ) ) # ( !A[11] & ( B[11] & ( (!IR[21] & (\Selector44~1_OTERM93  & (\IR[18]~DUPLICATE_q ))) # (IR[21] & (((\Selector44~1_OTERM93  
// & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( A[11] & ( !B[11] & ( (!IR[21] & (\Selector44~1_OTERM93  & (\IR[18]~DUPLICATE_q ))) # (IR[21] & (((\Selector44~1_OTERM93  & !\IR[18]~DUPLICATE_q )) # (\Selector21~1_OTERM95 ))) ) ) ) # ( 
// !A[11] & ( !B[11] & ( (!IR[21] & ((\Selector21~1_OTERM95 ) # (\Selector44~1_OTERM93 ))) ) ) )

	.dataa(!IR[21]),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(!A[11]),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h22AA1257125711BB;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N15
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( \ShiftLeft1~43_combout  & ( (!\Selector52~0_combout  & ((!\Selector59~0_OTERM331DUPLICATE_q ) # (\ShiftRight0~6_OTERM809 ))) ) ) # ( !\ShiftLeft1~43_combout  & ( !\Selector52~0_combout  ) )

	.dataa(!\Selector52~0_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_OTERM809 ),
	.datad(!\Selector59~0_OTERM331DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'hAAAAAAAAAA0AAA0A;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N34
dffeas \Add1~109_NEW_REG370 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~109_OTERM371 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~109_NEW_REG370 .is_wysiwyg = "true";
defparam \Add1~109_NEW_REG370 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N32
dffeas \ShiftRight0~47_OTERM597DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~47_OTERM597feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~47_OTERM597DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~47_OTERM597DUPLICATE .is_wysiwyg = "true";
defparam \ShiftRight0~47_OTERM597DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N12
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( B[2] & ( \ShiftRight0~48_OTERM599  & ( (!B[3]) # (\ShiftRight0~18_OTERM521 ) ) ) ) # ( !B[2] & ( \ShiftRight0~48_OTERM599  & ( (!B[3] & ((\ShiftRight0~47_OTERM597DUPLICATE_q ))) # (B[3] & (\ShiftRight0~29_OTERM573 )) ) ) ) # ( 
// B[2] & ( !\ShiftRight0~48_OTERM599  & ( (B[3] & \ShiftRight0~18_OTERM521 ) ) ) ) # ( !B[2] & ( !\ShiftRight0~48_OTERM599  & ( (!B[3] & ((\ShiftRight0~47_OTERM597DUPLICATE_q ))) # (B[3] & (\ShiftRight0~29_OTERM573 )) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~18_OTERM521 ),
	.datac(!\ShiftRight0~29_OTERM573 ),
	.datad(!\ShiftRight0~47_OTERM597DUPLICATE_q ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~48_OTERM599 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( !\B[4]~DUPLICATE_q  & ( (\Selector62~2_OTERM155DUPLICATE_q  & (((!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftRight0~57_combout )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((A[31])))))) ) ) # ( \B[4]~DUPLICATE_q  & ( 
// (\Selector62~2_OTERM155DUPLICATE_q  & ((!\Selector52~5_RTM0128_combout  & (((A[31])))) # (\Selector52~5_RTM0128_combout  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftRight0~17_OTERM519 )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((A[31]))))))) ) )

	.dataa(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datab(!\Selector52~5_RTM0128_combout ),
	.datac(!\ShiftRight0~17_OTERM519 ),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!A[31]),
	.datag(!\ShiftRight0~57_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "on";
defparam \Selector52~5 .lut_mask = 64'h0500010005554555;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N34
dffeas \Add2~109_NEW_REG432 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~109_OTERM433 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~109_NEW_REG432 .is_wysiwyg = "true";
defparam \Add2~109_NEW_REG432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( IR[27] & ( (!B[11] & (A[11] & !IR[26])) # (B[11] & ((!IR[26]) # (A[11]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[11] $ (!A[11]))) ) )

	.dataa(gnd),
	.datab(!B[11]),
	.datac(!A[11]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h003C003C3F033F03;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( \Selector46~5_combout  & ( \Selector32~0_combout  & ( (!\Add2~109_OTERM433  & ((!\Selector63~17_OTERM117 ) # (!\Selector52~2_combout ))) ) ) ) # ( !\Selector46~5_combout  & ( \Selector32~0_combout  & ( (!\Selector63~17_OTERM117 
// ) # (!\Selector52~2_combout ) ) ) ) # ( \Selector46~5_combout  & ( !\Selector32~0_combout  & ( (!\Add2~109_OTERM433  & ((!\Selector63~17_OTERM117 ) # (!\Selector52~2_combout ))) ) ) ) # ( !\Selector46~5_combout  & ( !\Selector32~0_combout  & ( 
// (!\Add2~109_OTERM433  & ((!\Selector63~17_OTERM117 ) # (!\Selector52~2_combout ))) ) ) )

	.dataa(!\Add2~109_OTERM433 ),
	.datab(gnd),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(!\Selector52~2_combout ),
	.datae(!\Selector46~5_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'hAAA0AAA0FFF0AAA0;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector52~5_combout  & ( \Selector52~3_combout  & ( !\Selector56~0_combout  ) ) ) # ( !\Selector52~5_combout  & ( \Selector52~3_combout  & ( (!\Selector56~0_combout ) # ((\Selector52~1_combout  & 
// ((!\Selector44~2_OTERM107DUPLICATE_q ) # (!\Add1~109_OTERM371 )))) ) ) )

	.dataa(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datab(!\Selector52~1_combout ),
	.datac(!\Add1~109_OTERM371 ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector52~5_combout ),
	.dataf(!\Selector52~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h00000000FF32FF00;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \regs~197 (
// Equation(s):
// \regs~197_combout  = ( \memin[11]~112_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~197 .extended_lut = "off";
defparam \regs~197 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \regs[10][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~197_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \regs~195 (
// Equation(s):
// \regs~195_combout  = ( \memin[11]~112_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~195 .extended_lut = "off";
defparam \regs~195 .lut_mask = 64'h0000000033333333;
defparam \regs~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \regs[2][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~195_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \regs~198 (
// Equation(s):
// \regs~198_combout  = ( \regs~87_combout  & ( \memin[11]~112_combout  ) )

	.dataa(gnd),
	.datab(!\memin[11]~112_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~198 .extended_lut = "off";
defparam \regs~198 .lut_mask = 64'h0000000033333333;
defparam \regs~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \regs[14][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~198_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N27
cyclonev_lcell_comb \regs~196 (
// Equation(s):
// \regs~196_combout  = ( \memin[11]~112_combout  & ( \regs~63_combout  ) )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~196 .extended_lut = "off";
defparam \regs~196 .lut_mask = 64'h0000000055555555;
defparam \regs~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N28
dffeas \regs[6][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~196_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[14][11]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[10][11]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[6][11]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[2][11]~q  ) ) )

	.dataa(!\regs[10][11]~q ),
	.datab(!\regs[2][11]~q ),
	.datac(!\regs[14][11]~q ),
	.datad(!\regs[6][11]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N33
cyclonev_lcell_comb \regs~199 (
// Equation(s):
// \regs~199_combout  = ( \regs~53_combout  & ( \memin[11]~112_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~53_combout ),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~199 .extended_lut = "off";
defparam \regs~199 .lut_mask = 64'h000000000000FFFF;
defparam \regs~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N34
dffeas \regs[3][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~199_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \regs~201 (
// Equation(s):
// \regs~201_combout  = ( \memin[11]~112_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~201 .extended_lut = "off";
defparam \regs~201 .lut_mask = 64'h0000000033333333;
defparam \regs~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N38
dffeas \regs[11][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~201_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \regs~202 (
// Equation(s):
// \regs~202_combout  = ( \memin[11]~112_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~202 .extended_lut = "off";
defparam \regs~202 .lut_mask = 64'h0000000033333333;
defparam \regs~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \regs[15][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~202_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \regs~200 (
// Equation(s):
// \regs~200_combout  = ( \memin[11]~112_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~67_combout ),
	.datad(gnd),
	.datae(!\memin[11]~112_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~200 .extended_lut = "off";
defparam \regs~200 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \regs[7][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~200_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[15][11]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[11][11]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[7][11]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[3][11]~q  ) ) )

	.dataa(!\regs[3][11]~q ),
	.datab(!\regs[11][11]~q ),
	.datac(!\regs[15][11]~q ),
	.datad(!\regs[7][11]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \regs~188 (
// Equation(s):
// \regs~188_combout  = ( \memin[11]~112_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[11]~112_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~188 .extended_lut = "off";
defparam \regs~188 .lut_mask = 64'h000000000000FFFF;
defparam \regs~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N38
dffeas \regs[4][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~188_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \regs~190 (
// Equation(s):
// \regs~190_combout  = ( \memin[11]~112_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~190 .extended_lut = "off";
defparam \regs~190 .lut_mask = 64'h0000000033333333;
defparam \regs~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N2
dffeas \regs[12][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~190_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \regs~189 (
// Equation(s):
// \regs~189_combout  = ( \memin[11]~112_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~189 .extended_lut = "off";
defparam \regs~189 .lut_mask = 64'h0000000033333333;
defparam \regs~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \regs[8][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N39
cyclonev_lcell_comb \regs~187 (
// Equation(s):
// \regs~187_combout  = ( \memin[11]~112_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~187 .extended_lut = "off";
defparam \regs~187 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N41
dffeas \regs[0][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~187_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[12][11]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[8][11]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[4][11]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[0][11]~q  ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!\regs[12][11]~q ),
	.datac(!\regs[8][11]~q ),
	.datad(!\regs[0][11]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N54
cyclonev_lcell_comb \regs~192 (
// Equation(s):
// \regs~192_combout  = ( \regs~59_combout  & ( \memin[11]~112_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~192 .extended_lut = "off";
defparam \regs~192 .lut_mask = 64'h000000000000FFFF;
defparam \regs~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N55
dffeas \regs[5][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~192_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \regs~191 (
// Equation(s):
// \regs~191_combout  = ( \memin[11]~112_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~191 .extended_lut = "off";
defparam \regs~191 .lut_mask = 64'h0000000055555555;
defparam \regs~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N38
dffeas \regs[1][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~191_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \regs~193 (
// Equation(s):
// \regs~193_combout  = ( \memin[11]~112_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~193 .extended_lut = "off";
defparam \regs~193 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \regs[9][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~193_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \regs~194 (
// Equation(s):
// \regs~194_combout  = (\regs~85_combout  & \memin[11]~112_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(!\memin[11]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~194 .extended_lut = "off";
defparam \regs~194 .lut_mask = 64'h0033003300330033;
defparam \regs~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N10
dffeas \regs[13][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~194_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][11]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][11]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][11]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][11]~q  ) ) )

	.dataa(!\regs[5][11]~q ),
	.datab(!\regs[1][11]~q ),
	.datac(!\regs[9][11]~q ),
	.datad(!\regs[13][11]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~1_combout  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout ) # (\Mux20~3_combout ) ) ) ) # ( !\Mux20~1_combout  & ( \Selector72~4_combout  & ( (\Mux20~3_combout  & \Selector71~4_combout ) ) ) ) # ( \Mux20~1_combout  & ( 
// !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\Mux20~0_combout ))) # (\Selector71~4_combout  & (\Mux20~2_combout )) ) ) ) # ( !\Mux20~1_combout  & ( !\Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\Mux20~0_combout ))) # 
// (\Selector71~4_combout  & (\Mux20~2_combout )) ) ) )

	.dataa(!\Mux20~2_combout ),
	.datab(!\Mux20~3_combout ),
	.datac(!\Selector71~4_combout ),
	.datad(!\Mux20~0_combout ),
	.datae(!\Mux20~1_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N33
cyclonev_lcell_comb \memin[11]~112 (
// Equation(s):
// \memin[11]~112_combout  = ( \Selector52~4_combout  & ( \Mux20~4_combout  & ( ((\memin[11]~111_combout ) # (\memin[11]~110_combout )) # (\WideOr24~0_combout ) ) ) ) # ( !\Selector52~4_combout  & ( \Mux20~4_combout  & ( (((\WideOr19~0_combout ) # 
// (\memin[11]~111_combout )) # (\memin[11]~110_combout )) # (\WideOr24~0_combout ) ) ) ) # ( \Selector52~4_combout  & ( !\Mux20~4_combout  & ( (\memin[11]~111_combout ) # (\memin[11]~110_combout ) ) ) ) # ( !\Selector52~4_combout  & ( !\Mux20~4_combout  & ( 
// ((\WideOr19~0_combout ) # (\memin[11]~111_combout )) # (\memin[11]~110_combout ) ) ) )

	.dataa(!\WideOr24~0_combout ),
	.datab(!\memin[11]~110_combout ),
	.datac(!\memin[11]~111_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector52~4_combout ),
	.dataf(!\Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~112 .extended_lut = "off";
defparam \memin[11]~112 .lut_mask = 64'h3FFF3F3F7FFF7F7F;
defparam \memin[11]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = (!\LdPC~1_combout  & ((\Add0~49_sumout ))) # (\LdPC~1_combout  & (\memin[11]~112_combout ))

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\memin[11]~112_combout ),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N56
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N8
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N47
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !PC[12] & ( !PC[13] & ( (!PC[11] & (!PC[15] & (!PC[14] & !PC[10]))) ) ) )

	.dataa(!PC[11]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!PC[10]),
	.datae(!PC[12]),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h8000000000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \imem~137 (
// Equation(s):
// \imem~137_combout  = ( !PC[8] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (PC[9] & ((!\PC[3]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # 
// (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & 
// \PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[8]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~137 .extended_lut = "off";
defparam \imem~137 .lut_mask = 64'h8600007EAF000000;
defparam \imem~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( PC[8] & ( \PC[7]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( 
// PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & 
// ((!\PC[5]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[8]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h7B0000B6BB0000EB;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( PC[8] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[9]))) ) ) ) # ( !PC[8] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # 
// (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (PC[9] & (((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & 
// ((\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[8]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h3D0000FDFE000080;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[8] & ( \PC[7]~DUPLICATE_q  & ( PC[9] ) ) ) # ( !PC[8] & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (PC[9] & 
// (((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & (((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[8]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'hDF0000FDF40000FF;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~28_combout  & ( \imem~27_combout  & ( (PC[2] & ((!PC[6] & ((!\imem~29_combout ))) # (PC[6] & (!\imem~137_combout )))) ) ) ) # ( !\imem~28_combout  & ( \imem~27_combout  & ( (!PC[6] & (((PC[2] & !\imem~29_combout )))) # (PC[6] & 
// ((!\imem~137_combout ) # ((!PC[2])))) ) ) ) # ( \imem~28_combout  & ( !\imem~27_combout  & ( (!PC[6] & (((!PC[2]) # (!\imem~29_combout )))) # (PC[6] & (!\imem~137_combout  & (PC[2]))) ) ) ) # ( !\imem~28_combout  & ( !\imem~27_combout  & ( (!PC[2]) # 
// ((!PC[6] & ((!\imem~29_combout ))) # (PC[6] & (!\imem~137_combout ))) ) ) )

	.dataa(!\imem~137_combout ),
	.datab(!PC[6]),
	.datac(!PC[2]),
	.datad(!\imem~29_combout ),
	.datae(!\imem~28_combout ),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'hFEF2CEC23E320E02;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( !\imem~30_combout  & ( \imem~3_combout  ) )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h5555555500000000;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \IR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \memin[7]~94 (
// Equation(s):
// \memin[7]~94_combout  = ( IR[13] & ( \DrPC~0_combout  & ( ((\WideOr21~0_combout  & ((!IR[15]) # (\WideOr22~0_combout )))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !IR[13] & ( \DrPC~0_combout  & ( ((!IR[15] & (\WideOr21~0_combout  & !\WideOr22~0_combout ))) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( IR[13] & ( !\DrPC~0_combout  & ( (\WideOr21~0_combout  & ((!IR[15]) # (\WideOr22~0_combout ))) ) ) ) # ( !IR[13] & ( !\DrPC~0_combout  & ( (!IR[15] & (\WideOr21~0_combout  & !\WideOr22~0_combout )) ) ) )

	.dataa(!IR[15]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\WideOr21~0_combout ),
	.datad(!\WideOr22~0_combout ),
	.datae(!IR[13]),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~94 .extended_lut = "off";
defparam \memin[7]~94 .lut_mask = 64'h0A000A0F3B333B3F;
defparam \memin[7]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~4_combout  = !\memin[7]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[7]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N47
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N3
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( !\memin[7]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~96_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~96_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4001000400100000000012000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \memin[7]~93_Duplicate (
// Equation(s):
// \memin[7]~93_Duplicate_136  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~8_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~93_Duplicate_136 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~93_Duplicate .extended_lut = "off";
defparam \memin[7]~93_Duplicate .lut_mask = 64'hAA03AA03AAF3AAF3;
defparam \memin[7]~93_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \memin[7]~95 (
// Equation(s):
// \memin[7]~95_combout  = ( \Decoder4~0_combout  & ( \memin[7]~93_Duplicate_136  & ( (!\memin[7]~94_combout  & (dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~40_combout )))) ) ) ) # ( !\Decoder4~0_combout  & ( \memin[7]~93_Duplicate_136  & ( 
// !\memin[7]~94_combout  ) ) ) # ( \Decoder4~0_combout  & ( !\memin[7]~93_Duplicate_136  & ( (!\memin[7]~94_combout  & (((dmem_rtl_0_bypass[44] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[43]))) ) ) ) # ( !\Decoder4~0_combout  & ( 
// !\memin[7]~93_Duplicate_136  & ( !\memin[7]~94_combout  ) ) )

	.dataa(!\memin[7]~94_combout ),
	.datab(!dmem_rtl_0_bypass[44]),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[43]),
	.datae(!\Decoder4~0_combout ),
	.dataf(!\memin[7]~93_Duplicate_136 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~95 .extended_lut = "off";
defparam \memin[7]~95 .lut_mask = 64'hAAAA20AAAAAA008A;
defparam \memin[7]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \regs~129 (
// Equation(s):
// \regs~129_combout  = ( \memin[7]~96_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~73_combout ),
	.datad(gnd),
	.datae(!\memin[7]~96_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~129 .extended_lut = "off";
defparam \regs~129 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N37
dffeas \regs[9][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~129_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \regs~130 (
// Equation(s):
// \regs~130_combout  = ( \memin[7]~96_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~130 .extended_lut = "off";
defparam \regs~130 .lut_mask = 64'h0000000033333333;
defparam \regs~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N28
dffeas \regs[13][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~130_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \regs~127 (
// Equation(s):
// \regs~127_combout  = ( \memin[7]~96_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~127 .extended_lut = "off";
defparam \regs~127 .lut_mask = 64'h0000000055555555;
defparam \regs~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N58
dffeas \regs[1][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~127_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N21
cyclonev_lcell_comb \regs~128 (
// Equation(s):
// \regs~128_combout  = ( \memin[7]~96_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[7]~96_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~128 .extended_lut = "off";
defparam \regs~128 .lut_mask = 64'h0000555500005555;
defparam \regs~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \regs[5][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~128_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \regs[5][7]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[13][7]~q ) ) ) ) # ( !\regs[5][7]~q  & ( \Selector70~4_combout  & ( (\regs[13][7]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[5][7]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][7]~q ))) # (\Selector69~4_combout  & (\regs[9][7]~q )) ) ) ) # ( !\regs[5][7]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & ((\regs[1][7]~q ))) # (\Selector69~4_combout  & 
// (\regs[9][7]~q )) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[13][7]~q ),
	.datac(!\regs[1][7]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \regs~138 (
// Equation(s):
// \regs~138_combout  = ( \memin[7]~96_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~138 .extended_lut = "off";
defparam \regs~138 .lut_mask = 64'h0000000033333333;
defparam \regs~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N20
dffeas \regs[15][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~138_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \regs~135 (
// Equation(s):
// \regs~135_combout  = ( \memin[7]~96_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~135 .extended_lut = "off";
defparam \regs~135 .lut_mask = 64'h0000000055555555;
defparam \regs~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \regs[3][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~135_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N3
cyclonev_lcell_comb \regs~137 (
// Equation(s):
// \regs~137_combout  = ( \memin[7]~96_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~137 .extended_lut = "off";
defparam \regs~137 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N26
dffeas \regs[11][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~137_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N3
cyclonev_lcell_comb \regs~136 (
// Equation(s):
// \regs~136_combout  = ( \memin[7]~96_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~136 .extended_lut = "off";
defparam \regs~136 .lut_mask = 64'h0000000033333333;
defparam \regs~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \regs[7][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~136_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[7][7]~q  & ( \Selector70~4_combout  & ( (!\Selector69~4_combout ) # (\regs[15][7]~q ) ) ) ) # ( !\regs[7][7]~q  & ( \Selector70~4_combout  & ( (\regs[15][7]~q  & \Selector69~4_combout ) ) ) ) # ( \regs[7][7]~q  & ( 
// !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[3][7]~q )) # (\Selector69~4_combout  & ((\regs[11][7]~q ))) ) ) ) # ( !\regs[7][7]~q  & ( !\Selector70~4_combout  & ( (!\Selector69~4_combout  & (\regs[3][7]~q )) # (\Selector69~4_combout  & 
// ((\regs[11][7]~q ))) ) ) )

	.dataa(!\regs[15][7]~q ),
	.datab(!\regs[3][7]~q ),
	.datac(!\regs[11][7]~q ),
	.datad(!\Selector69~4_combout ),
	.datae(!\regs[7][7]~q ),
	.dataf(!\Selector70~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \regs~126 (
// Equation(s):
// \regs~126_combout  = ( \memin[7]~96_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~126 .extended_lut = "off";
defparam \regs~126 .lut_mask = 64'h0000000033333333;
defparam \regs~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \regs[12][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~126_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \regs~124 (
// Equation(s):
// \regs~124_combout  = ( \memin[7]~96_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~124 .extended_lut = "off";
defparam \regs~124 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \regs[4][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~124_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \regs~125 (
// Equation(s):
// \regs~125_combout  = ( \memin[7]~96_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~125 .extended_lut = "off";
defparam \regs~125 .lut_mask = 64'h0000000033333333;
defparam \regs~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \regs[8][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~125_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \regs~123 (
// Equation(s):
// \regs~123_combout  = ( \memin[7]~96_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~123 .extended_lut = "off";
defparam \regs~123 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N40
dffeas \regs[0][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~123_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \Selector69~4_combout  & ( \regs[0][7]~q  & ( (!\Selector70~4_combout  & ((\regs[8][7]~q ))) # (\Selector70~4_combout  & (\regs[12][7]~q )) ) ) ) # ( !\Selector69~4_combout  & ( \regs[0][7]~q  & ( (!\Selector70~4_combout ) # 
// (\regs[4][7]~q ) ) ) ) # ( \Selector69~4_combout  & ( !\regs[0][7]~q  & ( (!\Selector70~4_combout  & ((\regs[8][7]~q ))) # (\Selector70~4_combout  & (\regs[12][7]~q )) ) ) ) # ( !\Selector69~4_combout  & ( !\regs[0][7]~q  & ( (\regs[4][7]~q  & 
// \Selector70~4_combout ) ) ) )

	.dataa(!\regs[12][7]~q ),
	.datab(!\regs[4][7]~q ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[8][7]~q ),
	.datae(!\Selector69~4_combout ),
	.dataf(!\regs[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \regs~131 (
// Equation(s):
// \regs~131_combout  = ( \memin[7]~96_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~131 .extended_lut = "off";
defparam \regs~131 .lut_mask = 64'h0000000033333333;
defparam \regs~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \regs[2][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~131_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \regs~134 (
// Equation(s):
// \regs~134_combout  = ( \memin[7]~96_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~134 .extended_lut = "off";
defparam \regs~134 .lut_mask = 64'h0000000033333333;
defparam \regs~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N40
dffeas \regs[14][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~134_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N21
cyclonev_lcell_comb \regs~132 (
// Equation(s):
// \regs~132_combout  = ( \memin[7]~96_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(!\regs~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~132 .extended_lut = "off";
defparam \regs~132 .lut_mask = 64'h0000000033333333;
defparam \regs~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \regs[6][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~132_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \regs~133 (
// Equation(s):
// \regs~133_combout  = ( \memin[7]~96_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(!\memin[7]~96_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~133 .extended_lut = "off";
defparam \regs~133 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \regs[10][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~133_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[6][7]~q  & ( \regs[10][7]~q  & ( (!\Selector69~4_combout  & (((\Selector70~4_combout )) # (\regs[2][7]~q ))) # (\Selector69~4_combout  & (((!\Selector70~4_combout ) # (\regs[14][7]~q )))) ) ) ) # ( !\regs[6][7]~q  & ( 
// \regs[10][7]~q  & ( (!\Selector69~4_combout  & (\regs[2][7]~q  & (!\Selector70~4_combout ))) # (\Selector69~4_combout  & (((!\Selector70~4_combout ) # (\regs[14][7]~q )))) ) ) ) # ( \regs[6][7]~q  & ( !\regs[10][7]~q  & ( (!\Selector69~4_combout  & 
// (((\Selector70~4_combout )) # (\regs[2][7]~q ))) # (\Selector69~4_combout  & (((\Selector70~4_combout  & \regs[14][7]~q )))) ) ) ) # ( !\regs[6][7]~q  & ( !\regs[10][7]~q  & ( (!\Selector69~4_combout  & (\regs[2][7]~q  & (!\Selector70~4_combout ))) # 
// (\Selector69~4_combout  & (((\Selector70~4_combout  & \regs[14][7]~q )))) ) ) )

	.dataa(!\regs[2][7]~q ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\regs[14][7]~q ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\regs[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~0_combout  & ( \Mux24~2_combout  & ( (!\Selector72~4_combout ) # ((!\Selector71~4_combout  & (\Mux24~1_combout )) # (\Selector71~4_combout  & ((\Mux24~3_combout )))) ) ) ) # ( !\Mux24~0_combout  & ( \Mux24~2_combout  & ( 
// (!\Selector72~4_combout  & (\Selector71~4_combout )) # (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~1_combout )) # (\Selector71~4_combout  & ((\Mux24~3_combout ))))) ) ) ) # ( \Mux24~0_combout  & ( !\Mux24~2_combout  & ( 
// (!\Selector72~4_combout  & (!\Selector71~4_combout )) # (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~1_combout )) # (\Selector71~4_combout  & ((\Mux24~3_combout ))))) ) ) ) # ( !\Mux24~0_combout  & ( !\Mux24~2_combout  & ( 
// (\Selector72~4_combout  & ((!\Selector71~4_combout  & (\Mux24~1_combout )) # (\Selector71~4_combout  & ((\Mux24~3_combout ))))) ) ) )

	.dataa(!\Selector72~4_combout ),
	.datab(!\Selector71~4_combout ),
	.datac(!\Mux24~1_combout ),
	.datad(!\Mux24~3_combout ),
	.datae(!\Mux24~0_combout ),
	.dataf(!\Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( IR[27] & ( (!B[7] & (A[7] & !IR[26])) # (B[7] & ((!IR[26]) # (A[7]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[7] $ (!A[7]))) ) )

	.dataa(gnd),
	.datab(!B[7]),
	.datac(!A[7]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h003C003C3F033F03;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \A[6]_OTERM197  ) + ( \B[6]_OTERM297  ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \A[6]_OTERM197  ) + ( \B[6]_OTERM297  ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[6]_OTERM297 ),
	.datad(!\A[6]_OTERM197 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N21
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( \B[7]_OTERM295  ) + ( \A[7]_OTERM213  ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( \B[7]_OTERM295  ) + ( \A[7]_OTERM213  ) + ( \Add2~90  ))

	.dataa(!\B[7]_OTERM295 ),
	.datab(gnd),
	.datac(!\A[7]_OTERM213 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N22
dffeas \Add2~93_NEW_REG440 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~93_OTERM441 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~93_NEW_REG440 .is_wysiwyg = "true";
defparam \Add2~93_NEW_REG440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N21
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( \Selector32~0_combout  & ( (\Selector56~2_combout  & \Selector63~17_OTERM117 ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector56~2_combout  & \Selector63~17_OTERM117 )) # (\Add2~93_OTERM441 ) ) )

	.dataa(!\Selector56~2_combout ),
	.datab(gnd),
	.datac(!\Add2~93_OTERM441 ),
	.datad(!\Selector63~17_OTERM117 ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'h0F5F0F5F00550055;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~29_OTERM573  & ( \ShiftRight0~47_OTERM597  & ( ((!B[3] & ((\ShiftRight0~53_OTERM673_OTERM1695 ))) # (B[3] & (\ShiftRight0~48_OTERM599 ))) # (B[2]) ) ) ) # ( !\ShiftRight0~29_OTERM573  & ( \ShiftRight0~47_OTERM597  
// & ( (!B[3] & (((\ShiftRight0~53_OTERM673_OTERM1695 ) # (B[2])))) # (B[3] & (\ShiftRight0~48_OTERM599  & (!B[2]))) ) ) ) # ( \ShiftRight0~29_OTERM573  & ( !\ShiftRight0~47_OTERM597  & ( (!B[3] & (((!B[2] & \ShiftRight0~53_OTERM673_OTERM1695 )))) # (B[3] & 
// (((B[2])) # (\ShiftRight0~48_OTERM599 ))) ) ) ) # ( !\ShiftRight0~29_OTERM573  & ( !\ShiftRight0~47_OTERM597  & ( (!B[2] & ((!B[3] & ((\ShiftRight0~53_OTERM673_OTERM1695 ))) # (B[3] & (\ShiftRight0~48_OTERM599 )))) ) ) )

	.dataa(!\ShiftRight0~48_OTERM599 ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftRight0~53_OTERM673_OTERM1695 ),
	.datae(!\ShiftRight0~29_OTERM573 ),
	.dataf(!\ShiftRight0~47_OTERM597 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N9
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \ShiftRight0~53_combout  & ( (\IR[18]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809  & !\B[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_OTERM809 ),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0000000030003000;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \Selector24~6 (
// Equation(s):
// \Selector24~6_combout  = ( \IR[18]~DUPLICATE_q  & ( \Selector21~1_OTERM95  & ( (!IR[20] & (!B[7] $ (!A[7] $ (!IR[21])))) # (IR[20] & (((!IR[21]) # (A[7])) # (B[7]))) ) ) ) # ( !\IR[18]~DUPLICATE_q  & ( \Selector21~1_OTERM95  & ( (!B[7] & ((!A[7] $ 
// (IR[21])))) # (B[7] & ((!A[7] & ((IR[21]))) # (A[7] & ((!IR[21]) # (IR[20]))))) ) ) ) # ( \IR[18]~DUPLICATE_q  & ( !\Selector21~1_OTERM95  & ( (IR[20] & (!IR[21] $ (((B[7] & A[7]))))) ) ) ) # ( !\IR[18]~DUPLICATE_q  & ( !\Selector21~1_OTERM95  & ( (IR[20] 
// & (!IR[21] $ (((A[7]) # (B[7]))))) ) ) )

	.dataa(!IR[20]),
	.datab(!B[7]),
	.datac(!A[7]),
	.datad(!IR[21]),
	.datae(!\IR[18]~DUPLICATE_q ),
	.dataf(!\Selector21~1_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~6 .extended_lut = "off";
defparam \Selector24~6 .lut_mask = 64'h40155401C33DD73D;
defparam \Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N22
dffeas \Add1~93_NEW_REG378 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~93_OTERM379 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~93_NEW_REG378 .is_wysiwyg = "true";
defparam \Add1~93_NEW_REG378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = ( !IR[20] & ( \IR[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[20]),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~5 .extended_lut = "off";
defparam \Selector24~5 .lut_mask = 64'h00000000FFFF0000;
defparam \Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \Selector24~1_OTERM99DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector24~1_OTERM99DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector24~1_OTERM99DUPLICATE .is_wysiwyg = "true";
defparam \Selector24~1_OTERM99DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \Selector24~7 (
// Equation(s):
// \Selector24~7_combout  = ( B[7] & ( \Selector21~1_OTERM95  & ( !A[7] $ (!IR[21]) ) ) ) # ( !B[7] & ( \Selector21~1_OTERM95  & ( (!A[7]) # (IR[21]) ) ) ) # ( B[7] & ( !\Selector21~1_OTERM95  & ( (A[7] & !IR[21]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[7]),
	.datad(!IR[21]),
	.datae(!B[7]),
	.dataf(!\Selector21~1_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~7 .extended_lut = "off";
defparam \Selector24~7 .lut_mask = 64'h00000F00F0FF0FF0;
defparam \Selector24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \Selector24~8 (
// Equation(s):
// \Selector24~8_combout  = ( !\Selector24~1_OTERM99DUPLICATE_q  & ( (\Selector24~6_combout  & (((\Selector24~7_combout )))) ) ) # ( \Selector24~1_OTERM99DUPLICATE_q  & ( ((\Selector24~5_combout  & ((!IR[21] & (\Add1~93_OTERM379 )) # (IR[21] & 
// ((\Add2~93_OTERM441 )))))) # (\Selector24~6_combout ) ) )

	.dataa(!\Selector24~6_combout ),
	.datab(!\Add1~93_OTERM379 ),
	.datac(!\Selector24~5_combout ),
	.datad(!\Add2~93_OTERM441 ),
	.datae(!\Selector24~1_OTERM99DUPLICATE_q ),
	.dataf(!IR[21]),
	.datag(!\Selector24~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~8 .extended_lut = "on";
defparam \Selector24~8 .lut_mask = 64'h050557570505555F;
defparam \Selector24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \ShiftLeft1~4_combout  & ( (!\IR[18]~DUPLICATE_q  & (!\B[4]~DUPLICATE_q  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q )))) # (\IR[18]~DUPLICATE_q  & (((A[31] & \ShiftRight0~6_OTERM809DUPLICATE_q )))) ) ) # ( !\ShiftLeft1~4_combout  & 
// ( (\IR[18]~DUPLICATE_q  & (A[31] & \ShiftRight0~6_OTERM809DUPLICATE_q )) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!A[31]),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'h0003000388038803;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( A[31] & ( \Selector24~0_combout  & ( (IR[18] & (!\ShiftRight0~6_OTERM809  & \B[4]~DUPLICATE_q )) ) ) ) # ( !A[31] & ( \Selector24~0_combout  & ( (IR[18] & (!\ShiftRight0~6_OTERM809  & (!B[3] & \B[4]~DUPLICATE_q ))) ) ) ) # ( 
// A[31] & ( !\Selector24~0_combout  & ( (IR[18] & (!\ShiftRight0~6_OTERM809  & (B[3] & \B[4]~DUPLICATE_q ))) ) ) )

	.dataa(!IR[18]),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!B[3]),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(!A[31]),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h0000000400400044;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( \Selector24~4_combout  & ( \Selector24~3_combout  & ( (\Selector56~0_combout  & ((\Selector24~8_combout ) # (\Selector63~4_OTERM85 ))) ) ) ) # ( !\Selector24~4_combout  & ( \Selector24~3_combout  & ( (\Selector56~0_combout  & 
// ((\Selector24~8_combout ) # (\Selector63~4_OTERM85 ))) ) ) ) # ( \Selector24~4_combout  & ( !\Selector24~3_combout  & ( (\Selector56~0_combout  & ((\Selector24~8_combout ) # (\Selector63~4_OTERM85 ))) ) ) ) # ( !\Selector24~4_combout  & ( 
// !\Selector24~3_combout  & ( (\Selector56~0_combout  & (((\Selector63~4_OTERM85  & \Selector24~2_combout )) # (\Selector24~8_combout ))) ) ) )

	.dataa(!\Selector63~4_OTERM85 ),
	.datab(!\Selector24~2_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector24~8_combout ),
	.datae(!\Selector24~4_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h010F050F050F050F;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \memin[7]~96 (
// Equation(s):
// \memin[7]~96_combout  = ( \Selector56~3_combout  & ( \Selector56~1_combout  & ( (!\memin[7]~95_combout ) # (((\WideOr24~0_combout  & \Mux24~4_combout )) # (\WideOr19~0_combout )) ) ) ) # ( !\Selector56~3_combout  & ( \Selector56~1_combout  & ( 
// (!\memin[7]~95_combout ) # (((\WideOr24~0_combout  & \Mux24~4_combout )) # (\WideOr19~0_combout )) ) ) ) # ( \Selector56~3_combout  & ( !\Selector56~1_combout  & ( (!\memin[7]~95_combout ) # (((\WideOr24~0_combout  & \Mux24~4_combout )) # 
// (\WideOr19~0_combout )) ) ) ) # ( !\Selector56~3_combout  & ( !\Selector56~1_combout  & ( (!\memin[7]~95_combout ) # ((\WideOr24~0_combout  & \Mux24~4_combout )) ) ) )

	.dataa(!\memin[7]~95_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\Mux24~4_combout ),
	.datad(!\WideOr19~0_combout ),
	.datae(!\Selector56~3_combout ),
	.dataf(!\Selector56~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~96 .extended_lut = "off";
defparam \memin[7]~96 .lut_mask = 64'hABABABFFABFFABFF;
defparam \memin[7]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N51
cyclonev_lcell_comb \B[7]_NEW294 (
// Equation(s):
// \B[7]_OTERM295  = ( \memin[7]~96_combout  & ( (\WideOr20~0_combout ) # (B[7]) ) ) # ( !\memin[7]~96_combout  & ( (B[7] & !\WideOr20~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[7]),
	.datad(!\WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[7]_OTERM295 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[7]_NEW294 .extended_lut = "off";
defparam \B[7]_NEW294 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \B[7]_NEW294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \Add2~97_NEW_REG438 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~97_OTERM439 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~97_NEW_REG438 .is_wysiwyg = "true";
defparam \Add2~97_NEW_REG438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( A[8] & ( !IR[27] $ (((!IR[26]) # (B[8]))) ) ) # ( !A[8] & ( (B[8] & (!IR[27] $ (!IR[26]))) ) )

	.dataa(!IR[27]),
	.datab(!B[8]),
	.datac(!IR[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h1212121259595959;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N18
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( \Selector32~0_combout  & ( \Selector55~1_combout  & ( \Selector63~17_OTERM117  ) ) ) # ( !\Selector32~0_combout  & ( \Selector55~1_combout  & ( (\Selector63~17_OTERM117 ) # (\Add2~97_OTERM439 ) ) ) ) # ( !\Selector32~0_combout  
// & ( !\Selector55~1_combout  & ( \Add2~97_OTERM439  ) ) )

	.dataa(!\Add2~97_OTERM439 ),
	.datab(gnd),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(gnd),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h555500005F5F0F0F;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N56
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N53
dffeas \IR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[16] .is_wysiwyg = "true";
defparam \IR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \memin[8]~98 (
// Equation(s):
// \memin[8]~98_combout  = ( PC[8] & ( \WideOr21~0_combout  & ( (!\WideOr22~0_combout  & (!IR[16])) # (\WideOr22~0_combout  & ((!IR[14]))) ) ) ) # ( !PC[8] & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout  & (!IR[16])) # (\WideOr22~0_combout  & 
// ((!IR[14])))) # (\DrPC~0_combout ) ) ) ) # ( !PC[8] & ( !\WideOr21~0_combout  & ( \DrPC~0_combout  ) ) )

	.dataa(!IR[16]),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[14]),
	.datad(!\WideOr22~0_combout ),
	.datae(!PC[8]),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~98 .extended_lut = "off";
defparam \memin[8]~98 .lut_mask = 64'h33330000BBF3AAF0;
defparam \memin[8]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N2
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N8
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~100_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014840321821A204C54228C02420000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~100_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N9
cyclonev_lcell_comb \memin[8]~97 (
// Equation(s):
// \memin[8]~97_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem~0_q ) # (\dmem~9_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & ((\dmem~9_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & ((\dmem~9_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem~9_q  & !\dmem~0_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~9_q ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~97 .extended_lut = "off";
defparam \memin[8]~97 .lut_mask = 64'h0F000FCC0F330FFF;
defparam \memin[8]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \memin[8]~99 (
// Equation(s):
// \memin[8]~99_combout  = ( dmem_rtl_0_bypass[45] & ( \memin[8]~97_combout  & ( (!\memin[8]~98_combout  & !\Decoder4~0_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( \memin[8]~97_combout  & ( (!\memin[8]~98_combout  & ((!dmem_rtl_0_bypass[46]) # 
// ((!\Decoder4~0_combout ) # (\dmem~40_combout )))) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !\memin[8]~97_combout  & ( (!\memin[8]~98_combout  & ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[46] & !\dmem~40_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( 
// !\memin[8]~97_combout  & ( !\memin[8]~98_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[46]),
	.datab(!\dmem~40_combout ),
	.datac(!\memin[8]~98_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!\memin[8]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~99 .extended_lut = "off";
defparam \memin[8]~99 .lut_mask = 64'hF0F0F040F0B0F000;
defparam \memin[8]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N26
dffeas \Add1~97_NEW_REG376 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~97_OTERM377 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~97_NEW_REG376 .is_wysiwyg = "true";
defparam \Add1~97_NEW_REG376 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N15
cyclonev_lcell_comb \Selector55~7_RTM0347 (
// Equation(s):
// \Selector55~7_RTM0347_combout  = ( \A[8]_OTERM181  & ( \IR[22]_OTERM179  ) ) # ( !\A[8]_OTERM181  & ( \IR[22]_OTERM179  & ( (\IR[18]_OTERM327 ) # (\B[8]_OTERM299 ) ) ) ) # ( \A[8]_OTERM181  & ( !\IR[22]_OTERM179  & ( (!\IR[18]_OTERM327  & 
// ((!\IR[19]_OTERM215 ) # ((!\IR[21]_OTERM199 )))) # (\IR[18]_OTERM327  & (!\IR[19]_OTERM215  $ (!\B[8]_OTERM299  $ (!\IR[21]_OTERM199 )))) ) ) ) # ( !\A[8]_OTERM181  & ( !\IR[22]_OTERM179  & ( (!\IR[21]_OTERM199  & (\B[8]_OTERM299  & ((!\IR[19]_OTERM215 ) 
// # (!\IR[18]_OTERM327 )))) # (\IR[21]_OTERM199  & (!\IR[18]_OTERM327  $ (((!\B[8]_OTERM299 ) # (\IR[19]_OTERM215 ))))) ) ) )

	.dataa(!\IR[19]_OTERM215 ),
	.datab(!\B[8]_OTERM299 ),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\IR[18]_OTERM327 ),
	.datae(!\A[8]_OTERM181 ),
	.dataf(!\IR[22]_OTERM179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~7_RTM0347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~7_RTM0347 .extended_lut = "off";
defparam \Selector55~7_RTM0347 .lut_mask = 64'h322DFA9633FFFFFF;
defparam \Selector55~7_RTM0347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N16
dffeas \Selector55~7_NEW_REG344 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector55~7_RTM0347_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector55~7_OTERM345 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector55~7_NEW_REG344 .is_wysiwyg = "true";
defparam \Selector55~7_NEW_REG344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \Selector55~8 (
// Equation(s):
// \Selector55~8_combout  = ( IR[20] & ( !\Selector55~7_OTERM345  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[20]),
	.dataf(!\Selector55~7_OTERM345 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~8 .extended_lut = "off";
defparam \Selector55~8 .lut_mask = 64'h0000FFFF00000000;
defparam \Selector55~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N43
dffeas \ShiftRight0~50_OTERM667_NEW_REG1704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~50_OTERM667_OTERM1705feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~50_OTERM667_OTERM1705 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~50_OTERM667_NEW_REG1704 .is_wysiwyg = "true";
defparam \ShiftRight0~50_OTERM667_NEW_REG1704 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N40
dffeas \ShiftRight0~58_OTERM683_NEW_REG1672 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM683_OTERM1673 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_OTERM683_NEW_REG1672 .is_wysiwyg = "true";
defparam \ShiftRight0~58_OTERM683_NEW_REG1672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N54
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~50_OTERM667_OTERM1705  & ( \ShiftRight0~58_OTERM683_OTERM1673  & ( (!B[2] & (((!B[3])) # (\ShiftRight0~58_OTERM683_OTERM1671 ))) # (B[2] & (((\ShiftRight0~58_OTERM683_OTERM1677 ) # (B[3])))) ) ) ) # ( 
// !\ShiftRight0~50_OTERM667_OTERM1705  & ( \ShiftRight0~58_OTERM683_OTERM1673  & ( (!B[2] & (\ShiftRight0~58_OTERM683_OTERM1671  & (B[3]))) # (B[2] & (((\ShiftRight0~58_OTERM683_OTERM1677 ) # (B[3])))) ) ) ) # ( \ShiftRight0~50_OTERM667_OTERM1705  & ( 
// !\ShiftRight0~58_OTERM683_OTERM1673  & ( (!B[2] & (((!B[3])) # (\ShiftRight0~58_OTERM683_OTERM1671 ))) # (B[2] & (((!B[3] & \ShiftRight0~58_OTERM683_OTERM1677 )))) ) ) ) # ( !\ShiftRight0~50_OTERM667_OTERM1705  & ( !\ShiftRight0~58_OTERM683_OTERM1673  & ( 
// (!B[2] & (\ShiftRight0~58_OTERM683_OTERM1671  & (B[3]))) # (B[2] & (((!B[3] & \ShiftRight0~58_OTERM683_OTERM1677 )))) ) ) )

	.dataa(!\ShiftRight0~58_OTERM683_OTERM1671 ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftRight0~58_OTERM683_OTERM1677 ),
	.datae(!\ShiftRight0~50_OTERM667_OTERM1705 ),
	.dataf(!\ShiftRight0~58_OTERM683_OTERM1673 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N48
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \Selector62~2_OTERM155DUPLICATE_q  & ( \ShiftRight0~54_combout  & ( (!\ShiftRight0~6_OTERM809  & ((!\B[4]~DUPLICATE_q ) # ((B[3] & A[31])))) ) ) ) # ( \Selector62~2_OTERM155DUPLICATE_q  & ( !\ShiftRight0~54_combout  & ( (B[3] & 
// (!\ShiftRight0~6_OTERM809  & (A[31] & \B[4]~DUPLICATE_q ))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~6_OTERM809 ),
	.datac(!A[31]),
	.datad(!\B[4]~DUPLICATE_q ),
	.datae(!\Selector62~2_OTERM155DUPLICATE_q ),
	.dataf(!\ShiftRight0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000040000CC04;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N33
cyclonev_lcell_comb \Selector55~4_NEW_REG104_NEW834 (
// Equation(s):
// \Selector55~4_NEW_REG104_OTERM835  = ( \Selector55~4_OTERM105  & ( \imem~38_combout  & ( !\Decoder9~1_combout  ) ) ) # ( \Selector55~4_OTERM105  & ( !\imem~38_combout  & ( (!\Decoder9~1_combout ) # ((\imem~82_combout  & (!\imem~40_combout  & 
// !\imem~133_combout ))) ) ) ) # ( !\Selector55~4_OTERM105  & ( !\imem~38_combout  & ( (\imem~82_combout  & (!\imem~40_combout  & (!\imem~133_combout  & \Decoder9~1_combout ))) ) ) )

	.dataa(!\imem~82_combout ),
	.datab(!\imem~40_combout ),
	.datac(!\imem~133_combout ),
	.datad(!\Decoder9~1_combout ),
	.datae(!\Selector55~4_OTERM105 ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_NEW_REG104_OTERM835 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4_NEW_REG104_NEW834 .extended_lut = "off";
defparam \Selector55~4_NEW_REG104_NEW834 .lut_mask = 64'h0040FF400000FF00;
defparam \Selector55~4_NEW_REG104_NEW834 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N34
dffeas \Selector55~4_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector55~4_NEW_REG104_OTERM835 ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector55~4_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector55~4_NEW_REG104 .is_wysiwyg = "true";
defparam \Selector55~4_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N3
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = ( \A[8]_OTERM181  & ( !\IR[22]_OTERM179  & ( (!\IR[18]_OTERM327  & (\IR[19]_OTERM215  & ((\IR[21]_OTERM199 )))) # (\IR[18]_OTERM327  & (!\IR[19]_OTERM215  $ (!\B[8]_OTERM299  $ (\IR[21]_OTERM199 )))) ) ) ) # ( !\A[8]_OTERM181  & ( 
// !\IR[22]_OTERM179  & ( (!\IR[19]_OTERM215  & (\IR[18]_OTERM327  & (!\B[8]_OTERM299  $ (\IR[21]_OTERM199 )))) # (\IR[19]_OTERM215  & (!\IR[21]_OTERM199  $ (((\B[8]_OTERM299  & !\IR[18]_OTERM327 ))))) ) ) )

	.dataa(!\IR[19]_OTERM215 ),
	.datab(!\B[8]_OTERM299 ),
	.datac(!\IR[21]_OTERM199 ),
	.datad(!\IR[18]_OTERM327 ),
	.datae(!\A[8]_OTERM181 ),
	.dataf(!\IR[22]_OTERM179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'h41D2056900000000;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N4
dffeas \Selector55~5_NEW_REG342 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector55~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector55~5_OTERM343 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector55~5_NEW_REG342 .is_wysiwyg = "true";
defparam \Selector55~5_NEW_REG342 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N12
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( IR[20] & ( \Selector55~5_OTERM343  ) ) # ( !IR[20] & ( \Selector55~5_OTERM343  & ( \Selector55~4_OTERM105  ) ) ) # ( !IR[20] & ( !\Selector55~5_OTERM343  & ( \Selector55~4_OTERM105  ) ) )

	.dataa(gnd),
	.datab(!\Selector55~4_OTERM105 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[20]),
	.dataf(!\Selector55~5_OTERM343 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h333300003333FFFF;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Selector59~0_OTERM331DUPLICATE_q  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftLeft1~50_OTERM645 )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((\Selector62~3_OTERM333 ))) ) ) # ( !\Selector59~0_OTERM331DUPLICATE_q  & ( 
// (\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~3_OTERM333 ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\ShiftLeft1~50_OTERM645 ),
	.datad(!\Selector62~3_OTERM333 ),
	.datae(gnd),
	.dataf(!\Selector59~0_OTERM331DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h003300330C3F0C3F;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N36
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Selector39~1_OTERM695  & ( (\Selector62~5_OTERM335DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & !\B[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\Selector62~5_OTERM335DUPLICATE_q ),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector39~1_OTERM695 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0000000030003000;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( !\Selector23~2_combout  & ( !\Selector23~1_combout  & ( (!\Add2~97_OTERM439 ) # ((!\Selector22~1_OTERM101 ) # (IR[20])) ) ) )

	.dataa(!\Add2~97_OTERM439 ),
	.datab(gnd),
	.datac(!\Selector22~1_OTERM101 ),
	.datad(!IR[20]),
	.datae(!\Selector23~2_combout ),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'hFAFF000000000000;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \Selector56~0_combout  & ( \Selector55~3_combout  & ( ((\Selector55~6_combout  & ((\Selector55~8_combout ) # (\Add1~97_OTERM377 )))) # (\Selector23~0_combout ) ) ) ) # ( \Selector56~0_combout  & ( !\Selector55~3_combout  ) )

	.dataa(!\Add1~97_OTERM377 ),
	.datab(!\Selector55~8_combout ),
	.datac(!\Selector23~0_combout ),
	.datad(!\Selector55~6_combout ),
	.datae(!\Selector56~0_combout ),
	.dataf(!\Selector55~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h0000FFFF00000F7F;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \regs~146 (
// Equation(s):
// \regs~146_combout  = ( \memin[8]~100_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146 .extended_lut = "off";
defparam \regs~146 .lut_mask = 64'h0000000033333333;
defparam \regs~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N2
dffeas \regs[7][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N51
cyclonev_lcell_comb \regs~145 (
// Equation(s):
// \regs~145_combout  = ( \regs~63_combout  & ( \memin[8]~100_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~145 .extended_lut = "off";
defparam \regs~145 .lut_mask = 64'h000000000000FFFF;
defparam \regs~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N53
dffeas \regs[6][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~145_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N36
cyclonev_lcell_comb \regs~143 (
// Equation(s):
// \regs~143_combout  = ( \memin[8]~100_combout  & ( \regs~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[8]~100_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~143 .extended_lut = "off";
defparam \regs~143 .lut_mask = 64'h000000000000FFFF;
defparam \regs~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N37
dffeas \regs[4][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~143_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \regs~144 (
// Equation(s):
// \regs~144_combout  = ( \memin[8]~100_combout  & ( \regs~59_combout  ) )

	.dataa(gnd),
	.datab(!\regs~59_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~144 .extended_lut = "off";
defparam \regs~144 .lut_mask = 64'h0000000033333333;
defparam \regs~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \regs[5][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~144_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[7][8]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[6][8]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[5][8]~q  ) ) 
// ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[4][8]~q  ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\regs[6][8]~q ),
	.datac(!\regs[4][8]~q ),
	.datad(!\regs[5][8]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \regs~142 (
// Equation(s):
// \regs~142_combout  = ( \memin[8]~100_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[8]~100_combout ),
	.dataf(!\regs~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142 .extended_lut = "off";
defparam \regs~142 .lut_mask = 64'h000000000000FFFF;
defparam \regs~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \regs[3][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~142_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N15
cyclonev_lcell_comb \regs~141 (
// Equation(s):
// \regs~141_combout  = ( \memin[8]~100_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~141 .extended_lut = "off";
defparam \regs~141 .lut_mask = 64'h0000000033333333;
defparam \regs~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N16
dffeas \regs[2][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~141_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \regs~140 (
// Equation(s):
// \regs~140_combout  = ( \memin[8]~100_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~140 .extended_lut = "off";
defparam \regs~140 .lut_mask = 64'h0000000055555555;
defparam \regs~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \regs[1][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~140_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \regs~139 (
// Equation(s):
// \regs~139_combout  = ( \memin[8]~100_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~139 .extended_lut = "off";
defparam \regs~139 .lut_mask = 64'h0000000033333333;
defparam \regs~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N8
dffeas \regs[0][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~139_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][8]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][8]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][8]~q  ) ) 
// ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][8]~q  ) ) )

	.dataa(!\regs[3][8]~q ),
	.datab(!\regs[2][8]~q ),
	.datac(!\regs[1][8]~q ),
	.datad(!\regs[0][8]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \regs~152 (
// Equation(s):
// \regs~152_combout  = ( \memin[8]~100_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~85_combout ),
	.datad(gnd),
	.datae(!\memin[8]~100_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~152 .extended_lut = "off";
defparam \regs~152 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N22
dffeas \regs[13][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~152_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N15
cyclonev_lcell_comb \regs~154 (
// Equation(s):
// \regs~154_combout  = ( \memin[8]~100_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~154 .extended_lut = "off";
defparam \regs~154 .lut_mask = 64'h0000000033333333;
defparam \regs~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N16
dffeas \regs[15][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~154_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \regs~153 (
// Equation(s):
// \regs~153_combout  = (\regs~87_combout  & \memin[8]~100_combout )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(!\memin[8]~100_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~153 .extended_lut = "off";
defparam \regs~153 .lut_mask = 64'h0033003300330033;
defparam \regs~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \regs[14][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~153_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \regs~151 (
// Equation(s):
// \regs~151_combout  = (\regs~83_combout  & \memin[8]~100_combout )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(!\memin[8]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~151 .extended_lut = "off";
defparam \regs~151 .lut_mask = 64'h0303030303030303;
defparam \regs~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \regs[12][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~151_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[15][8]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[14][8]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[13][8]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[12][8]~q  ) ) )

	.dataa(!\regs[13][8]~q ),
	.datab(!\regs[15][8]~q ),
	.datac(!\regs[14][8]~q ),
	.datad(!\regs[12][8]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N33
cyclonev_lcell_comb \regs~150 (
// Equation(s):
// \regs~150_combout  = ( \regs~79_combout  & ( \memin[8]~100_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[8]~100_combout ),
	.datad(gnd),
	.datae(!\regs~79_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~150 .extended_lut = "off";
defparam \regs~150 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N34
dffeas \regs[11][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~150_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N21
cyclonev_lcell_comb \regs~148 (
// Equation(s):
// \regs~148_combout  = ( \memin[8]~100_combout  & ( \regs~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[8]~100_combout ),
	.dataf(!\regs~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~148 .extended_lut = "off";
defparam \regs~148 .lut_mask = 64'h000000000000FFFF;
defparam \regs~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \regs[9][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~148_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \regs~147 (
// Equation(s):
// \regs~147_combout  = (\regs~71_combout  & \memin[8]~100_combout )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(!\memin[8]~100_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~147 .extended_lut = "off";
defparam \regs~147 .lut_mask = 64'h0033003300330033;
defparam \regs~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N52
dffeas \regs[8][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~147_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N9
cyclonev_lcell_comb \regs~149 (
// Equation(s):
// \regs~149_combout  = ( \regs~77_combout  & ( \memin[8]~100_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~77_combout ),
	.dataf(!\memin[8]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~149 .extended_lut = "off";
defparam \regs~149 .lut_mask = 64'h000000000000FFFF;
defparam \regs~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N10
dffeas \regs[10][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~149_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[10][8]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & ((\regs[9][8]~q ))) # (\Selector71~4_combout  & (\regs[11][8]~q )) ) ) ) # ( !\regs[10][8]~q  & ( \Selector72~4_combout  & ( (!\Selector71~4_combout  & 
// ((\regs[9][8]~q ))) # (\Selector71~4_combout  & (\regs[11][8]~q )) ) ) ) # ( \regs[10][8]~q  & ( !\Selector72~4_combout  & ( (\Selector71~4_combout ) # (\regs[8][8]~q ) ) ) ) # ( !\regs[10][8]~q  & ( !\Selector72~4_combout  & ( (\regs[8][8]~q  & 
// !\Selector71~4_combout ) ) ) )

	.dataa(!\regs[11][8]~q ),
	.datab(!\regs[9][8]~q ),
	.datac(!\regs[8][8]~q ),
	.datad(!\Selector71~4_combout ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~3_combout  & ( \Mux23~2_combout  & ( ((!\Selector70~4_combout  & ((\Mux23~0_combout ))) # (\Selector70~4_combout  & (\Mux23~1_combout ))) # (\Selector69~4_combout ) ) ) ) # ( !\Mux23~3_combout  & ( \Mux23~2_combout  & ( 
// (!\Selector70~4_combout  & (((\Mux23~0_combout ) # (\Selector69~4_combout )))) # (\Selector70~4_combout  & (\Mux23~1_combout  & (!\Selector69~4_combout ))) ) ) ) # ( \Mux23~3_combout  & ( !\Mux23~2_combout  & ( (!\Selector70~4_combout  & 
// (((!\Selector69~4_combout  & \Mux23~0_combout )))) # (\Selector70~4_combout  & (((\Selector69~4_combout )) # (\Mux23~1_combout ))) ) ) ) # ( !\Mux23~3_combout  & ( !\Mux23~2_combout  & ( (!\Selector69~4_combout  & ((!\Selector70~4_combout  & 
// ((\Mux23~0_combout ))) # (\Selector70~4_combout  & (\Mux23~1_combout )))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Mux23~1_combout ),
	.datac(!\Selector69~4_combout ),
	.datad(!\Mux23~0_combout ),
	.datae(!\Mux23~3_combout ),
	.dataf(!\Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \memin[8]~100 (
// Equation(s):
// \memin[8]~100_combout  = ( \Selector55~0_combout  & ( \Mux23~4_combout  & ( ((!\memin[8]~99_combout ) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector55~0_combout  & ( \Mux23~4_combout  & ( ((!\memin[8]~99_combout ) # 
// ((\WideOr19~0_combout  & \Selector55~2_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( \Selector55~0_combout  & ( !\Mux23~4_combout  & ( (!\memin[8]~99_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector55~0_combout  & ( !\Mux23~4_combout  & ( 
// (!\memin[8]~99_combout ) # ((\WideOr19~0_combout  & \Selector55~2_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\Selector55~2_combout ),
	.datad(!\memin[8]~99_combout ),
	.datae(!\Selector55~0_combout ),
	.dataf(!\Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~100 .extended_lut = "off";
defparam \memin[8]~100 .lut_mask = 64'hFF05FF55FF37FF77;
defparam \memin[8]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \Add0~21_sumout  & ( (\LdPC~1_combout  & !\memin[8]~100_combout ) ) ) # ( !\Add0~21_sumout  & ( (!\LdPC~1_combout ) # (!\memin[8]~100_combout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\memin[8]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'hFCFCFCFC30303030;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = (\imem~3_combout  & (!PC[9] $ (PC[8])))

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h00A500A500A500A5;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] $ (PC[4]))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (PC[2] & (!PC[4] $ (\PC[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h30033003C300C300;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N54
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \PC[5]~DUPLICATE_q  & ( (PC[3] & (!\PC[2]~DUPLICATE_q  $ (PC[4]))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & !PC[4]) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'hAA00AA0044114411;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[6] & ( \imem~78_combout  & ( (PC[9] & !\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[6] & ( \imem~78_combout  & ( (\imem~77_combout  & (PC[9] & !\PC[7]~DUPLICATE_q )) ) ) ) # ( !PC[6] & ( !\imem~78_combout  & ( (\imem~77_combout  & (PC[9] & 
// !\PC[7]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\imem~77_combout ),
	.datac(!PC[9]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\imem~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h0300000003000F00;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC[4] & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & (!PC[6] & (!\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( \PC[7]~DUPLICATE_q  & ( (PC[3] & (!PC[6] & (!\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0000000040008000;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[2] & (PC[4] & (!\PC[3]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) # (PC[2] & ((!\PC[7]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (!PC[4])))) ) ) ) # ( !PC[6] & ( 
// \PC[5]~DUPLICATE_q  & ( (!PC[2] & (((\PC[3]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) # (PC[2] & (!PC[4] & (!\PC[3]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[4] & (((\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q 
// )))) # (PC[4] & (PC[2] & (!\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & ((!PC[4] & (\PC[3]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (PC[4] & ((\PC[7]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) # 
// (PC[2] & (!PC[4] & (!\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[4]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h422A0D10400E5064;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \imem~75_combout  & ( (\imem~6_combout  & ((!PC[9]) # ((\imem~76_combout ) # (\imem~79_combout )))) ) ) # ( !\imem~75_combout  & ( (\imem~6_combout  & (((PC[9] & \imem~76_combout )) # (\imem~79_combout ))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~6_combout ),
	.datac(!\imem~79_combout ),
	.datad(!\imem~76_combout ),
	.datae(gnd),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h0313031323332333;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N59
dffeas \IR[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \memin[2]~75 (
// Equation(s):
// \memin[2]~75_combout  = ( \IR[10]~DUPLICATE_q  & ( \WideOr21~0_combout  & ( (!\PC[2]~DUPLICATE_q  & (\IR[8]~DUPLICATE_q  & ((\WideOr22~0_combout )))) # (\PC[2]~DUPLICATE_q  & (((\IR[8]~DUPLICATE_q  & \WideOr22~0_combout )) # (\DrPC~0_combout ))) ) ) ) # ( 
// !\IR[10]~DUPLICATE_q  & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout ) # ((\PC[2]~DUPLICATE_q  & \DrPC~0_combout ))) # (\IR[8]~DUPLICATE_q ) ) ) ) # ( \IR[10]~DUPLICATE_q  & ( !\WideOr21~0_combout  & ( (\PC[2]~DUPLICATE_q  & \DrPC~0_combout ) ) ) ) # 
// ( !\IR[10]~DUPLICATE_q  & ( !\WideOr21~0_combout  & ( (\PC[2]~DUPLICATE_q  & \DrPC~0_combout ) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\IR[8]~DUPLICATE_q ),
	.datac(!\DrPC~0_combout ),
	.datad(!\WideOr22~0_combout ),
	.datae(!\IR[10]~DUPLICATE_q ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~75 .extended_lut = "off";
defparam \memin[2]~75 .lut_mask = 64'h05050505FF370537;
defparam \memin[2]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~1_combout  = ( !\memin[2]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N20
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N52
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N33
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( !\memin[2]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[2]~76_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N34
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~76_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE164A27907C00F41E240F818C1C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~76_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N3
cyclonev_lcell_comb \memin[2]~73 (
// Equation(s):
// \memin[2]~73_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~3_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~73 .extended_lut = "off";
defparam \memin[2]~73 .lut_mask = 64'h8D888D888DDD8DDD;
defparam \memin[2]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N9
cyclonev_lcell_comb \memin[2]~74 (
// Equation(s):
// \memin[2]~74_combout  = ( \memin[2]~73_combout  & ( (\Decoder4~0_combout  & ((!dmem_rtl_0_bypass[33]) # ((dmem_rtl_0_bypass[34] & !\dmem~40_combout )))) ) ) # ( !\memin[2]~73_combout  & ( (!dmem_rtl_0_bypass[33] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[34]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[33]),
	.datab(!dmem_rtl_0_bypass[34]),
	.datac(!\dmem~40_combout ),
	.datad(!\Decoder4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[2]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~74 .extended_lut = "off";
defparam \memin[2]~74 .lut_mask = 64'h008A008A00BA00BA;
defparam \memin[2]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N14
dffeas \Selector24~1_NEW_REG98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector24~1_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector24~1_NEW_REG98 .is_wysiwyg = "true";
defparam \Selector24~1_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N48
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( B[2] & ( \ShiftRight0~21_OTERM527DUPLICATE_q  & ( (\B[3]~DUPLICATE_q ) # (\ShiftRight0~19_OTERM523DUPLICATE_q ) ) ) ) # ( !B[2] & ( \ShiftRight0~21_OTERM527DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (\ShiftRight0~31_OTERM575 )) # 
// (\B[3]~DUPLICATE_q  & ((\ShiftRight0~20_OTERM525DUPLICATE_q ))) ) ) ) # ( B[2] & ( !\ShiftRight0~21_OTERM527DUPLICATE_q  & ( (\ShiftRight0~19_OTERM523DUPLICATE_q  & !\B[3]~DUPLICATE_q ) ) ) ) # ( !B[2] & ( !\ShiftRight0~21_OTERM527DUPLICATE_q  & ( 
// (!\B[3]~DUPLICATE_q  & (\ShiftRight0~31_OTERM575 )) # (\B[3]~DUPLICATE_q  & ((\ShiftRight0~20_OTERM525DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftRight0~31_OTERM575 ),
	.datab(!\ShiftRight0~20_OTERM525DUPLICATE_q ),
	.datac(!\ShiftRight0~19_OTERM523DUPLICATE_q ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~21_OTERM527DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h55330F0055330FFF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N18
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \B[0]_OTERM223  & ( \A[10]_OTERM259  & ( (!\B[1]_OTERM265  & ((\A[11]_OTERM261 ))) # (\B[1]_OTERM265  & (\A[13]_OTERM209 )) ) ) ) # ( !\B[0]_OTERM223  & ( \A[10]_OTERM259  & ( (!\B[1]_OTERM265 ) # (\A[12]_OTERM207 ) ) ) ) # ( 
// \B[0]_OTERM223  & ( !\A[10]_OTERM259  & ( (!\B[1]_OTERM265  & ((\A[11]_OTERM261 ))) # (\B[1]_OTERM265  & (\A[13]_OTERM209 )) ) ) ) # ( !\B[0]_OTERM223  & ( !\A[10]_OTERM259  & ( (\A[12]_OTERM207  & \B[1]_OTERM265 ) ) ) )

	.dataa(!\A[13]_OTERM209 ),
	.datab(!\A[12]_OTERM207 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[11]_OTERM261 ),
	.datae(!\B[0]_OTERM223 ),
	.dataf(!\A[10]_OTERM259 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N20
dffeas \ShiftRight0~56_OTERM679_NEW_REG1678 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~56_OTERM679_OTERM1679 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~56_OTERM679_NEW_REG1678 .is_wysiwyg = "true";
defparam \ShiftRight0~56_OTERM679_NEW_REG1678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N48
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \A[8]_OTERM181  & ( \A[6]_OTERM197  & ( (!\B[0]_OTERM223 ) # ((!\B[1]_OTERM265  & (\A[7]_OTERM213 )) # (\B[1]_OTERM265  & ((\A[9]_OTERM201 )))) ) ) ) # ( !\A[8]_OTERM181  & ( \A[6]_OTERM197  & ( (!\B[0]_OTERM223  & 
// (((!\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[7]_OTERM213 )) # (\B[1]_OTERM265  & ((\A[9]_OTERM201 ))))) ) ) ) # ( \A[8]_OTERM181  & ( !\A[6]_OTERM197  & ( (!\B[0]_OTERM223  & (((\B[1]_OTERM265 )))) # (\B[0]_OTERM223  & 
// ((!\B[1]_OTERM265  & (\A[7]_OTERM213 )) # (\B[1]_OTERM265  & ((\A[9]_OTERM201 ))))) ) ) ) # ( !\A[8]_OTERM181  & ( !\A[6]_OTERM197  & ( (\B[0]_OTERM223  & ((!\B[1]_OTERM265  & (\A[7]_OTERM213 )) # (\B[1]_OTERM265  & ((\A[9]_OTERM201 ))))) ) ) )

	.dataa(!\B[0]_OTERM223 ),
	.datab(!\A[7]_OTERM213 ),
	.datac(!\B[1]_OTERM265 ),
	.datad(!\A[9]_OTERM201 ),
	.datae(!\A[8]_OTERM181 ),
	.dataf(!\A[6]_OTERM197 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N50
dffeas \ShiftRight0~44_OTERM663_NEW_REG1700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~44_OTERM663_OTERM1701 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~44_OTERM663_NEW_REG1700 .is_wysiwyg = "true";
defparam \ShiftRight0~44_OTERM663_NEW_REG1700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N18
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \A[5]_OTERM195  & ( \B[1]_OTERM265  & ( (\B[0]_OTERM223 ) # (\A[4]_OTERM193 ) ) ) ) # ( !\A[5]_OTERM195  & ( \B[1]_OTERM265  & ( (\A[4]_OTERM193  & !\B[0]_OTERM223 ) ) ) ) # ( \A[5]_OTERM195  & ( !\B[1]_OTERM265  & ( 
// (!\B[0]_OTERM223  & ((\A[2]_OTERM185 ))) # (\B[0]_OTERM223  & (\A[3]_OTERM189 )) ) ) ) # ( !\A[5]_OTERM195  & ( !\B[1]_OTERM265  & ( (!\B[0]_OTERM223  & ((\A[2]_OTERM185 ))) # (\B[0]_OTERM223  & (\A[3]_OTERM189 )) ) ) )

	.dataa(!\A[3]_OTERM189 ),
	.datab(!\A[4]_OTERM193 ),
	.datac(!\A[2]_OTERM185 ),
	.datad(!\B[0]_OTERM223 ),
	.datae(!\A[5]_OTERM195 ),
	.dataf(!\B[1]_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N20
dffeas \ShiftRight0~44_OTERM663_NEW_REG1698 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~44_OTERM663_OTERM1699 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~44_OTERM663_NEW_REG1698 .is_wysiwyg = "true";
defparam \ShiftRight0~44_OTERM663_NEW_REG1698 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \ShiftRight0~43_NEW_REG590 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~43_OTERM591 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~43_NEW_REG590 .is_wysiwyg = "true";
defparam \ShiftRight0~43_NEW_REG590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N0
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~44_OTERM663_OTERM1699  & ( \ShiftRight0~43_OTERM591  & ( (!B[2] & (((!B[3])) # (\ShiftRight0~56_OTERM679_OTERM1679 ))) # (B[2] & (((B[3]) # (\ShiftRight0~44_OTERM663_OTERM1701 )))) ) ) ) # ( 
// !\ShiftRight0~44_OTERM663_OTERM1699  & ( \ShiftRight0~43_OTERM591  & ( (!B[2] & (\ShiftRight0~56_OTERM679_OTERM1679  & ((B[3])))) # (B[2] & (((B[3]) # (\ShiftRight0~44_OTERM663_OTERM1701 )))) ) ) ) # ( \ShiftRight0~44_OTERM663_OTERM1699  & ( 
// !\ShiftRight0~43_OTERM591  & ( (!B[2] & (((!B[3])) # (\ShiftRight0~56_OTERM679_OTERM1679 ))) # (B[2] & (((\ShiftRight0~44_OTERM663_OTERM1701  & !B[3])))) ) ) ) # ( !\ShiftRight0~44_OTERM663_OTERM1699  & ( !\ShiftRight0~43_OTERM591  & ( (!B[2] & 
// (\ShiftRight0~56_OTERM679_OTERM1679  & ((B[3])))) # (B[2] & (((\ShiftRight0~44_OTERM663_OTERM1701  & !B[3])))) ) ) )

	.dataa(!\ShiftRight0~56_OTERM679_OTERM1679 ),
	.datab(!B[2]),
	.datac(!\ShiftRight0~44_OTERM663_OTERM1701 ),
	.datad(!B[3]),
	.datae(!\ShiftRight0~44_OTERM663_OTERM1699 ),
	.dataf(!\ShiftRight0~43_OTERM591 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h0344CF440377CF77;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N24
cyclonev_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = ( \B[4]~DUPLICATE_q  & ( \ShiftRight0~44_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftRight0~32_combout  & \Selector62~2_OTERM155DUPLICATE_q )) ) ) ) # ( !\B[4]~DUPLICATE_q  & ( \ShiftRight0~44_combout  & ( 
// (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155DUPLICATE_q ) ) ) ) # ( \B[4]~DUPLICATE_q  & ( !\ShiftRight0~44_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftRight0~32_combout  & \Selector62~2_OTERM155DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~0 .extended_lut = "off";
defparam \Selector61~0 .lut_mask = 64'h0000000C00CC000C;
defparam \Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N45
cyclonev_lcell_comb \Selector61~3 (
// Equation(s):
// \Selector61~3_combout  = ( IR[26] & ( (!A[2] & (B[2] & !IR[27])) # (A[2] & (!B[2] $ (IR[27]))) ) ) # ( !IR[26] & ( (IR[27] & ((B[2]) # (A[2]))) ) )

	.dataa(!A[2]),
	.datab(!B[2]),
	.datac(!IR[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~3 .extended_lut = "off";
defparam \Selector61~3 .lut_mask = 64'h0707070761616161;
defparam \Selector61~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N7
dffeas \Add2~73_NEW_REG450 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~73_OTERM451 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~73_NEW_REG450 .is_wysiwyg = "true";
defparam \Add2~73_NEW_REG450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \Selector61~4 (
// Equation(s):
// \Selector61~4_combout  = ( \Add2~73_OTERM451  & ( \Selector32~0_combout  & ( (\Selector63~17_OTERM117  & \Selector61~3_combout ) ) ) ) # ( !\Add2~73_OTERM451  & ( \Selector32~0_combout  & ( (\Selector63~17_OTERM117  & \Selector61~3_combout ) ) ) ) # ( 
// \Add2~73_OTERM451  & ( !\Selector32~0_combout  ) ) # ( !\Add2~73_OTERM451  & ( !\Selector32~0_combout  & ( (\Selector63~17_OTERM117  & \Selector61~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(!\Selector61~3_combout ),
	.datae(!\Add2~73_OTERM451 ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~4 .extended_lut = "off";
defparam \Selector61~4 .lut_mask = 64'h000FFFFF000F000F;
defparam \Selector61~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N8
dffeas \Selector61~6_OTERM689_NEW_REG1668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector61~6_OTERM689_OTERM1669 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector61~6_OTERM689_NEW_REG1668 .is_wysiwyg = "true";
defparam \Selector61~6_OTERM689_NEW_REG1668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \Selector61~6 (
// Equation(s):
// \Selector61~6_combout  = ( !IR[20] & ( (\IR[18]~DUPLICATE_q  & ((!\IR[21]~DUPLICATE_q  & (\Selector61~6_OTERM689_OTERM1669 )) # (\IR[21]~DUPLICATE_q  & (((\Add2~73_OTERM451 )))))) ) ) # ( IR[20] & ( (!\IR[21]~DUPLICATE_q  $ (((!\IR[18]~DUPLICATE_q  & 
// ((B[2]) # (A[2]))) # (\IR[18]~DUPLICATE_q  & (A[2] & B[2]))))) ) )

	.dataa(!\Selector61~6_OTERM689_OTERM1669 ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!A[2]),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!IR[20]),
	.dataf(!B[2]),
	.datag(!\Add2~73_OTERM451 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~6 .extended_lut = "on";
defparam \Selector61~6 .lut_mask = 64'h1103F30C110330CF;
defparam \Selector61~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N33
cyclonev_lcell_comb \Selector61~1 (
// Equation(s):
// \Selector61~1_combout  = ( \Selector21~1_OTERM95  & ( !A[2] $ (!\IR[21]~DUPLICATE_q  $ (!B[2])) ) )

	.dataa(!A[2]),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!B[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector21~1_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~1 .extended_lut = "off";
defparam \Selector61~1 .lut_mask = 64'h0000000096969696;
defparam \Selector61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \Selector61~2 (
// Equation(s):
// \Selector61~2_combout  = ( \ShiftRight0~6_OTERM809DUPLICATE_q  & ( (!\Selector61~1_combout  & !\Selector62~3_OTERM333DUPLICATE_q ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( (!\Selector61~1_combout  & ((!\Selector60~0_combout ) # 
// (!\ShiftLeft1~11_OTERM531 ))) ) )

	.dataa(!\Selector61~1_combout ),
	.datab(!\Selector60~0_combout ),
	.datac(!\ShiftLeft1~11_OTERM531 ),
	.datad(!\Selector62~3_OTERM333DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~2 .extended_lut = "off";
defparam \Selector61~2 .lut_mask = 64'hA8A8A8A8AA00AA00;
defparam \Selector61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \Selector61~5 (
// Equation(s):
// \Selector61~5_combout  = ( \Selector61~2_combout  & ( \Selector56~0_combout  & ( (!\Selector61~0_combout  & (!\Selector61~4_combout  & ((!\Selector24~1_OTERM99 ) # (!\Selector61~6_combout )))) ) ) ) # ( \Selector61~2_combout  & ( !\Selector56~0_combout  & 
// ( !\Selector61~4_combout  ) ) ) # ( !\Selector61~2_combout  & ( !\Selector56~0_combout  & ( !\Selector61~4_combout  ) ) )

	.dataa(!\Selector24~1_OTERM99 ),
	.datab(!\Selector61~0_combout ),
	.datac(!\Selector61~4_combout ),
	.datad(!\Selector61~6_combout ),
	.datae(!\Selector61~2_combout ),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector61~5 .extended_lut = "off";
defparam \Selector61~5 .lut_mask = 64'hF0F0F0F00000C080;
defparam \Selector61~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N12
cyclonev_lcell_comb \regs~39 (
// Equation(s):
// \regs~39_combout  = ( \memin[2]~76_combout  & ( (\keyval~3_combout ) # (\always2~0_combout ) ) ) # ( !\memin[2]~76_combout  & ( (!\always2~0_combout  & \keyval~3_combout ) ) )

	.dataa(gnd),
	.datab(!\always2~0_combout ),
	.datac(!\keyval~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~39 .extended_lut = "off";
defparam \regs~39 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \regs~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N14
dffeas \regs[10][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \regs[11][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N43
dffeas \regs[8][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N40
dffeas \regs[9][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N48
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][2]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][2]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][2]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][2]~q  ) ) )

	.dataa(!\regs[10][2]~q ),
	.datab(!\regs[11][2]~q ),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[9][2]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N22
dffeas \regs[12][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N22
dffeas \regs[15][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \regs[14][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \regs[13][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][2]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][2]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][2]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][2]~q  ) ) )

	.dataa(!\regs[12][2]~q ),
	.datab(!\regs[15][2]~q ),
	.datac(!\regs[14][2]~q ),
	.datad(!\regs[13][2]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N22
dffeas \regs[7][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N24
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( \regs~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \regs[6][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N28
dffeas \regs[4][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N37
dffeas \regs[5][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N0
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][2]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][2]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][2]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][2]~q  ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\regs[6][2]~q ),
	.datac(!\regs[4][2]~q ),
	.datad(!\regs[5][2]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \regs[3][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N14
dffeas \regs[1][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N24
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( \regs~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \regs[2][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N28
dffeas \regs[0][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N24
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][2]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][2]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][2]~q  ) ) 
// ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][2]~q  ) ) )

	.dataa(!\regs[3][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!\regs[2][2]~q ),
	.datad(!\regs[0][2]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N42
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~1_combout  & ( \Mux29~0_combout  & ( (!\Selector69~4_combout ) # ((!\Selector70~4_combout  & (\Mux29~2_combout )) # (\Selector70~4_combout  & ((\Mux29~3_combout )))) ) ) ) # ( !\Mux29~1_combout  & ( \Mux29~0_combout  & ( 
// (!\Selector69~4_combout  & (!\Selector70~4_combout )) # (\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux29~2_combout )) # (\Selector70~4_combout  & ((\Mux29~3_combout ))))) ) ) ) # ( \Mux29~1_combout  & ( !\Mux29~0_combout  & ( 
// (!\Selector69~4_combout  & (\Selector70~4_combout )) # (\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux29~2_combout )) # (\Selector70~4_combout  & ((\Mux29~3_combout ))))) ) ) ) # ( !\Mux29~1_combout  & ( !\Mux29~0_combout  & ( 
// (\Selector69~4_combout  & ((!\Selector70~4_combout  & (\Mux29~2_combout )) # (\Selector70~4_combout  & ((\Mux29~3_combout ))))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux29~2_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~1_combout ),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \memin[2]~76 (
// Equation(s):
// \memin[2]~76_combout  = ( \Selector61~5_combout  & ( \Mux29~4_combout  & ( ((\memin[2]~74_combout ) # (\WideOr24~0_combout )) # (\memin[2]~75_combout ) ) ) ) # ( !\Selector61~5_combout  & ( \Mux29~4_combout  & ( (((\memin[2]~74_combout ) # 
// (\WideOr24~0_combout )) # (\WideOr19~0_combout )) # (\memin[2]~75_combout ) ) ) ) # ( \Selector61~5_combout  & ( !\Mux29~4_combout  & ( (\memin[2]~74_combout ) # (\memin[2]~75_combout ) ) ) ) # ( !\Selector61~5_combout  & ( !\Mux29~4_combout  & ( 
// ((\memin[2]~74_combout ) # (\WideOr19~0_combout )) # (\memin[2]~75_combout ) ) ) )

	.dataa(!\memin[2]~75_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\WideOr24~0_combout ),
	.datad(!\memin[2]~74_combout ),
	.datae(!\Selector61~5_combout ),
	.dataf(!\Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~76 .extended_lut = "off";
defparam \memin[2]~76 .lut_mask = 64'h77FF55FF7FFF5FFF;
defparam \memin[2]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( PC[2] & ( \memin[2]~76_combout  & ( \LdPC~1_combout  ) ) ) # ( !PC[2] & ( \memin[2]~76_combout  ) ) # ( !PC[2] & ( !\memin[2]~76_combout  & ( !\LdPC~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!\memin[2]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'hCCCC0000FFFF3333;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~2  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = (!\LdPC~1_combout  & (\Add0~5_sumout )) # (\LdPC~1_combout  & ((\memin[3]~80_combout )))

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\memin[3]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \memin[4]~84_combout  & ( (\LdPC~1_combout ) # (\Add0~9_sumout ) ) ) # ( !\memin[4]~84_combout  & ( (\Add0~9_sumout  & !\LdPC~1_combout ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h4444444477777777;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N59
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & !PC[6])) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (PC[2] & (!\PC[3]~DUPLICATE_q  $ (!PC[6]))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h050A050A0A000A00;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N3
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( PC[9] & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] & \imem~45_combout )) ) )

	.dataa(gnd),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\imem~45_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0000000000C000C0;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N57
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!PC[4] & !\PC[7]~DUPLICATE_q )) ) ) # ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & !\PC[7]~DUPLICATE_q )) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h2020202080808080;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( \PC[5]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & ((!PC[4] & (PC[2])) # (PC[4] & (!PC[2] & \PC[7]~DUPLICATE_q )))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!PC[2] & \PC[7]~DUPLICATE_q )) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[2]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0050005004140414;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \imem~133 (
// Equation(s):
// \imem~133_combout  = ( !PC[6] & ( ((\imem~6_combout  & (((\imem~83_combout  & !PC[9])) # (\imem~46_combout )))) ) ) # ( PC[6] & ( (\imem~6_combout  & (((\imem~84_combout  & (\PC[5]~DUPLICATE_q  & !PC[9]))) # (\imem~46_combout ))) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~84_combout ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\imem~6_combout ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(!\imem~83_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~133 .extended_lut = "on";
defparam \imem~133 .lut_mask = 64'h005F005700550055;
defparam \imem~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N24
cyclonev_lcell_comb \IR[18]_NEW326 (
// Equation(s):
// \IR[18]_OTERM327  = ( \imem~133_combout  & ( \IR[18]~DUPLICATE_q  & ( !\Decoder9~1_combout  ) ) ) # ( !\imem~133_combout  & ( \IR[18]~DUPLICATE_q  ) ) # ( !\imem~133_combout  & ( !\IR[18]~DUPLICATE_q  & ( \Decoder9~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder9~1_combout ),
	.datad(gnd),
	.datae(!\imem~133_combout ),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[18]_OTERM327 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[18]_NEW326 .extended_lut = "off";
defparam \IR[18]_NEW326 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \IR[18]_NEW326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N46
dffeas \IR[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[18]_OTERM327 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \memin[10]~106 (
// Equation(s):
// \memin[10]~106_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout  & (!\IR[18]~DUPLICATE_q )) # (\WideOr22~0_combout  & ((!\IR[16]~DUPLICATE_q )))) # (PC[10]) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( 
// (!\WideOr22~0_combout  & (!\IR[18]~DUPLICATE_q )) # (\WideOr22~0_combout  & ((!\IR[16]~DUPLICATE_q ))) ) ) ) # ( \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( PC[10] ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\IR[16]~DUPLICATE_q ),
	.datac(!PC[10]),
	.datad(!\WideOr22~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~106 .extended_lut = "off";
defparam \memin[10]~106 .lut_mask = 64'h00000F0FAACCAFCF;
defparam \memin[10]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N27
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( !\memin[10]~108_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~108_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~108_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C185C6AAB0D1A20400403083C62FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \memin[10]~105 (
// Equation(s):
// \memin[10]~105_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~11_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~11_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~11_q ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~105 .extended_lut = "off";
defparam \memin[10]~105 .lut_mask = 64'hF000F055F0AAF0FF;
defparam \memin[10]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \memin[10]~107 (
// Equation(s):
// \memin[10]~107_combout  = ( !\memin[10]~106_combout  & ( \memin[10]~105_combout  & ( (!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) # (\dmem~40_combout )))) ) ) ) # ( !\memin[10]~106_combout  & ( !\memin[10]~105_combout  & ( 
// (!\Decoder4~0_combout ) # (((dmem_rtl_0_bypass[50] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[49])) ) ) )

	.dataa(!dmem_rtl_0_bypass[50]),
	.datab(!\Decoder4~0_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[49]),
	.datae(!\memin[10]~106_combout ),
	.dataf(!\memin[10]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~107 .extended_lut = "off";
defparam \memin[10]~107 .lut_mask = 64'hDCFF0000CCEF0000;
defparam \memin[10]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N50
dffeas \ShiftRight0~21_NEW_REG526 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~21_OTERM527 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~21_NEW_REG526 .is_wysiwyg = "true";
defparam \ShiftRight0~21_NEW_REG526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \ShiftRight0~20_OTERM525  & ( (!\B[3]~DUPLICATE_q  & (((!B[2]) # (\ShiftRight0~21_OTERM527 )))) # (\B[3]~DUPLICATE_q  & (\A[31]~DUPLICATE_q )) ) ) # ( !\ShiftRight0~20_OTERM525  & ( (!\B[3]~DUPLICATE_q  & (((B[2] & 
// \ShiftRight0~21_OTERM527 )))) # (\B[3]~DUPLICATE_q  & (\A[31]~DUPLICATE_q )) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[2]),
	.datac(!\ShiftRight0~21_OTERM527 ),
	.datad(!\B[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~20_OTERM525 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h03550355CF55CF55;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = ( \ShiftRight0~6_OTERM809DUPLICATE_q  & ( \ShiftLeft1~46_combout  & ( (\IR[18]~DUPLICATE_q  & A[31]) ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( \ShiftLeft1~46_combout  & ( (!\IR[18]~DUPLICATE_q  & ((!\B[4]~DUPLICATE_q ))) 
// # (\IR[18]~DUPLICATE_q  & (\Selector21~5_combout  & \B[4]~DUPLICATE_q )) ) ) ) # ( \ShiftRight0~6_OTERM809DUPLICATE_q  & ( !\ShiftLeft1~46_combout  & ( (\IR[18]~DUPLICATE_q  & A[31]) ) ) ) # ( !\ShiftRight0~6_OTERM809DUPLICATE_q  & ( 
// !\ShiftLeft1~46_combout  & ( (\Selector21~5_combout  & (\IR[18]~DUPLICATE_q  & \B[4]~DUPLICATE_q )) ) ) )

	.dataa(!\Selector21~5_combout ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!A[31]),
	.datae(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.dataf(!\ShiftLeft1~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~6 .extended_lut = "off";
defparam \Selector21~6 .lut_mask = 64'h01010033C1C10033;
defparam \Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \Selector21~7 (
// Equation(s):
// \Selector21~7_combout  = ( IR[21] & ( (\Selector21~1_OTERM95  & (!A[10] $ (!B[10]))) ) ) # ( !IR[21] & ( (\Selector21~1_OTERM95  & (!A[10] $ (B[10]))) ) )

	.dataa(gnd),
	.datab(!A[10]),
	.datac(!B[10]),
	.datad(!\Selector21~1_OTERM95 ),
	.datae(gnd),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~7 .extended_lut = "off";
defparam \Selector21~7 .lut_mask = 64'h00C300C3003C003C;
defparam \Selector21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \B[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[10]_OTERM271 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[10]~DUPLICATE .is_wysiwyg = "true";
defparam \B[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N33
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \IR[18]~DUPLICATE_q  & ( (IR[20] & (!IR[21] $ (((\B[10]~DUPLICATE_q  & A[10]))))) ) ) # ( !\IR[18]~DUPLICATE_q  & ( (IR[20] & (!IR[21] $ (((A[10]) # (\B[10]~DUPLICATE_q ))))) ) )

	.dataa(!IR[20]),
	.datab(!IR[21]),
	.datac(!\B[10]~DUPLICATE_q ),
	.datad(!A[10]),
	.datae(gnd),
	.dataf(!\IR[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h4111411144414441;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \Add2~105_NEW_REG434 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~105_OTERM435 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~105_NEW_REG434 .is_wysiwyg = "true";
defparam \Add2~105_NEW_REG434 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \Add1~105_NEW_REG372 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~105_OTERM373 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~105_NEW_REG372 .is_wysiwyg = "true";
defparam \Add1~105_NEW_REG372 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \Add1~105_OTERM373  & ( \Selector24~5_combout  & ( (\Selector24~1_OTERM99  & (((!IR[21]) # (\Add2~105_OTERM435 )) # (\Selector21~2_combout ))) ) ) ) # ( !\Add1~105_OTERM373  & ( \Selector24~5_combout  & ( (\Selector24~1_OTERM99  
// & (((IR[21] & \Add2~105_OTERM435 )) # (\Selector21~2_combout ))) ) ) ) # ( \Add1~105_OTERM373  & ( !\Selector24~5_combout  & ( (\Selector21~2_combout  & \Selector24~1_OTERM99 ) ) ) ) # ( !\Add1~105_OTERM373  & ( !\Selector24~5_combout  & ( 
// (\Selector21~2_combout  & \Selector24~1_OTERM99 ) ) ) )

	.dataa(!\Selector21~2_combout ),
	.datab(!IR[21]),
	.datac(!\Selector24~1_OTERM99 ),
	.datad(!\Add2~105_OTERM435 ),
	.datae(!\Add1~105_OTERM373 ),
	.dataf(!\Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h0505050505070D0F;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \ShiftRight0~19_NEW_REG522 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~19_OTERM523 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~19_NEW_REG522 .is_wysiwyg = "true";
defparam \ShiftRight0~19_NEW_REG522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N12
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( B[3] & ( \ShiftRight0~19_OTERM523  & ( (B[2]) # (\ShiftRight0~31_OTERM575 ) ) ) ) # ( !B[3] & ( \ShiftRight0~19_OTERM523  & ( (!B[2] & ((\ShiftRight0~56_OTERM679_OTERM1679 ))) # (B[2] & (\ShiftRight0~43_OTERM591 )) ) ) ) # ( 
// B[3] & ( !\ShiftRight0~19_OTERM523  & ( (\ShiftRight0~31_OTERM575  & !B[2]) ) ) ) # ( !B[3] & ( !\ShiftRight0~19_OTERM523  & ( (!B[2] & ((\ShiftRight0~56_OTERM679_OTERM1679 ))) # (B[2] & (\ShiftRight0~43_OTERM591 )) ) ) )

	.dataa(!\ShiftRight0~31_OTERM575 ),
	.datab(!\ShiftRight0~43_OTERM591 ),
	.datac(!\ShiftRight0~56_OTERM679_OTERM1679 ),
	.datad(!B[2]),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~19_OTERM523 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h0F3355000F3355FF;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N45
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \ShiftRight0~56_combout  & ( (!\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & IR[18])) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datac(!IR[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'h0000000008080808;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \Selector21~3_combout  & ( \Selector21~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector21~3_combout  & ( \Selector21~4_combout  & ( (\Selector56~0_combout  & ((\Selector21~7_combout ) # (\Selector63~4_OTERM85 ))) ) ) ) 
// # ( \Selector21~3_combout  & ( !\Selector21~4_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector21~3_combout  & ( !\Selector21~4_combout  & ( (\Selector56~0_combout  & (((\Selector63~4_OTERM85  & \Selector21~6_combout )) # (\Selector21~7_combout ))) 
// ) ) )

	.dataa(!\Selector63~4_OTERM85 ),
	.datab(!\Selector21~6_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector21~7_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\Selector21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h010F0F0F050F0F0F;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( IR[27] & ( (!\B[10]~DUPLICATE_q  & (!IR[26] & A[10])) # (\B[10]~DUPLICATE_q  & ((!IR[26]) # (A[10]))) ) ) # ( !IR[27] & ( (IR[26] & (!\B[10]~DUPLICATE_q  $ (!A[10]))) ) )

	.dataa(gnd),
	.datab(!\B[10]~DUPLICATE_q ),
	.datac(!IR[26]),
	.datad(!A[10]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h030C030C30F330F3;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N9
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \Selector32~0_combout  & ( (\Selector53~1_combout  & \Selector63~17_OTERM117 ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector53~1_combout  & \Selector63~17_OTERM117 )) # (\Add2~105_OTERM435 ) ) )

	.dataa(!\Add2~105_OTERM435 ),
	.datab(gnd),
	.datac(!\Selector53~1_combout ),
	.datad(!\Selector63~17_OTERM117 ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'h555F555F000F000F;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \regs~184 (
// Equation(s):
// \regs~184_combout  = (\regs~85_combout  & \memin[10]~108_combout )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(!\memin[10]~108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~184 .extended_lut = "off";
defparam \regs~184 .lut_mask = 64'h0303030303030303;
defparam \regs~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N53
dffeas \regs[13][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~184_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \regs~183 (
// Equation(s):
// \regs~183_combout  = ( \memin[10]~108_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~83_combout ),
	.datad(gnd),
	.datae(!\memin[10]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~183 .extended_lut = "off";
defparam \regs~183 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N2
dffeas \regs[12][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~183_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \regs~185 (
// Equation(s):
// \regs~185_combout  = (\regs~87_combout  & \memin[10]~108_combout )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~185 .extended_lut = "off";
defparam \regs~185 .lut_mask = 64'h0033003300330033;
defparam \regs~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N56
dffeas \regs[14][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~185_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N57
cyclonev_lcell_comb \regs~186 (
// Equation(s):
// \regs~186_combout  = ( \memin[10]~108_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~186 .extended_lut = "off";
defparam \regs~186 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N58
dffeas \regs[15][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~186_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][10]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][10]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][10]~q 
//  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][10]~q  ) ) )

	.dataa(!\regs[13][10]~q ),
	.datab(!\regs[12][10]~q ),
	.datac(!\regs[14][10]~q ),
	.datad(!\regs[15][10]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \regs~173 (
// Equation(s):
// \regs~173_combout  = (\regs~51_combout  & \memin[10]~108_combout )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~173 .extended_lut = "off";
defparam \regs~173 .lut_mask = 64'h0033003300330033;
defparam \regs~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N52
dffeas \regs[2][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~173_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \regs~171 (
// Equation(s):
// \regs~171_combout  = ( \memin[10]~108_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~171 .extended_lut = "off";
defparam \regs~171 .lut_mask = 64'h0000000033333333;
defparam \regs~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N44
dffeas \regs[0][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~171_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N30
cyclonev_lcell_comb \regs~174 (
// Equation(s):
// \regs~174_combout  = (\regs~53_combout  & \memin[10]~108_combout )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~174 .extended_lut = "off";
defparam \regs~174 .lut_mask = 64'h0033003300330033;
defparam \regs~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \regs[3][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~174_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \regs~172 (
// Equation(s):
// \regs~172_combout  = ( \memin[10]~108_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~172 .extended_lut = "off";
defparam \regs~172 .lut_mask = 64'h0000000055555555;
defparam \regs~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N49
dffeas \regs[1][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~172_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][10]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][10]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][10]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][10]~q  ) ) )

	.dataa(!\regs[2][10]~q ),
	.datab(!\regs[0][10]~q ),
	.datac(!\regs[3][10]~q ),
	.datad(!\regs[1][10]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N12
cyclonev_lcell_comb \regs~181 (
// Equation(s):
// \regs~181_combout  = ( \memin[10]~108_combout  & ( \regs~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~77_combout ),
	.datad(gnd),
	.datae(!\memin[10]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~181 .extended_lut = "off";
defparam \regs~181 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \regs[10][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~181_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \regs~182 (
// Equation(s):
// \regs~182_combout  = ( \regs~79_combout  & ( \memin[10]~108_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~79_combout ),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~182 .extended_lut = "off";
defparam \regs~182 .lut_mask = 64'h000000000000FFFF;
defparam \regs~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N44
dffeas \regs[11][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~182_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \regs~180 (
// Equation(s):
// \regs~180_combout  = (\regs~73_combout  & \memin[10]~108_combout )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~180 .extended_lut = "off";
defparam \regs~180 .lut_mask = 64'h0055005500550055;
defparam \regs~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \regs[9][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~180_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \regs~179 (
// Equation(s):
// \regs~179_combout  = (\regs~71_combout  & \memin[10]~108_combout )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(!\memin[10]~108_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~179 .extended_lut = "off";
defparam \regs~179 .lut_mask = 64'h0033003300330033;
defparam \regs~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N49
dffeas \regs[8][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~179_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][10]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][10]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][10]~q  
// ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][10]~q  ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\regs[11][10]~q ),
	.datac(!\regs[9][10]~q ),
	.datad(!\regs[8][10]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \regs~178 (
// Equation(s):
// \regs~178_combout  = ( \memin[10]~108_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~178 .extended_lut = "off";
defparam \regs~178 .lut_mask = 64'h0000000033333333;
defparam \regs~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N44
dffeas \regs[7][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~178_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \regs~175 (
// Equation(s):
// \regs~175_combout  = ( \regs~55_combout  & ( \memin[10]~108_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~175 .extended_lut = "off";
defparam \regs~175 .lut_mask = 64'h000000000000FFFF;
defparam \regs~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N49
dffeas \regs[4][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~175_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \regs~177 (
// Equation(s):
// \regs~177_combout  = ( \regs~63_combout  & ( \memin[10]~108_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~63_combout ),
	.dataf(!\memin[10]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~177 .extended_lut = "off";
defparam \regs~177 .lut_mask = 64'h000000000000FFFF;
defparam \regs~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \regs[6][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~177_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \regs~176 (
// Equation(s):
// \regs~176_combout  = ( \memin[10]~108_combout  & ( \regs~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~59_combout ),
	.datad(gnd),
	.datae(!\memin[10]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~176 .extended_lut = "off";
defparam \regs~176 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \regs[5][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~176_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][10]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][10]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][10]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][10]~q  ) ) )

	.dataa(!\regs[7][10]~q ),
	.datab(!\regs[4][10]~q ),
	.datac(!\regs[6][10]~q ),
	.datad(!\regs[5][10]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~2_combout  & ( \Mux21~1_combout  & ( (!\Selector70~4_combout  & (((\Selector69~4_combout ) # (\Mux21~0_combout )))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )) # (\Mux21~3_combout ))) ) ) ) # ( !\Mux21~2_combout  
// & ( \Mux21~1_combout  & ( (!\Selector70~4_combout  & (((\Mux21~0_combout  & !\Selector69~4_combout )))) # (\Selector70~4_combout  & (((!\Selector69~4_combout )) # (\Mux21~3_combout ))) ) ) ) # ( \Mux21~2_combout  & ( !\Mux21~1_combout  & ( 
// (!\Selector70~4_combout  & (((\Selector69~4_combout ) # (\Mux21~0_combout )))) # (\Selector70~4_combout  & (\Mux21~3_combout  & ((\Selector69~4_combout )))) ) ) ) # ( !\Mux21~2_combout  & ( !\Mux21~1_combout  & ( (!\Selector70~4_combout  & 
// (((\Mux21~0_combout  & !\Selector69~4_combout )))) # (\Selector70~4_combout  & (\Mux21~3_combout  & ((\Selector69~4_combout )))) ) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(!\Selector70~4_combout ),
	.datac(!\Mux21~0_combout ),
	.datad(!\Selector69~4_combout ),
	.datae(!\Mux21~2_combout ),
	.dataf(!\Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \memin[10]~108 (
// Equation(s):
// \memin[10]~108_combout  = ( \Selector53~2_combout  & ( \Mux21~4_combout  & ( (!\memin[10]~107_combout ) # ((\WideOr24~0_combout ) # (\WideOr19~0_combout )) ) ) ) # ( !\Selector53~2_combout  & ( \Mux21~4_combout  & ( (!\memin[10]~107_combout ) # 
// (((\WideOr19~0_combout  & \Selector53~0_combout )) # (\WideOr24~0_combout )) ) ) ) # ( \Selector53~2_combout  & ( !\Mux21~4_combout  & ( (!\memin[10]~107_combout ) # (\WideOr19~0_combout ) ) ) ) # ( !\Selector53~2_combout  & ( !\Mux21~4_combout  & ( 
// (!\memin[10]~107_combout ) # ((\WideOr19~0_combout  & \Selector53~0_combout )) ) ) )

	.dataa(!\memin[10]~107_combout ),
	.datab(!\WideOr19~0_combout ),
	.datac(!\Selector53~0_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Selector53~2_combout ),
	.dataf(!\Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~108 .extended_lut = "off";
defparam \memin[10]~108 .lut_mask = 64'hABABBBBBABFFBBFF;
defparam \memin[10]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N44
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~108_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N56
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N59
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N2
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~88_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N32
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[7]~feeder_combout  = ( MAR[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N41
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N47
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = (!dmem_rtl_0_bypass[8] & (!dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) # (dmem_rtl_0_bypass[8] & (dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6]))))

	.dataa(!dmem_rtl_0_bypass[8]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(!dmem_rtl_0_bypass[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8421842184218421;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N59
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~116_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N40
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ (dmem_rtl_0_bypass[21]))) ) ) # ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ (dmem_rtl_0_bypass[21]))) ) )

	.dataa(!dmem_rtl_0_bypass[19]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[22]),
	.datad(!dmem_rtl_0_bypass[21]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'hA00AA00A50055005;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( \dmem~37_combout  & ( \dmem~38_combout  & ( (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17])))) # (dmem_rtl_0_bypass[10] & (dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[18] $ 
// (dmem_rtl_0_bypass[17])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[10]),
	.datab(!dmem_rtl_0_bypass[18]),
	.datac(!dmem_rtl_0_bypass[17]),
	.datad(!dmem_rtl_0_bypass[9]),
	.datae(!\dmem~37_combout ),
	.dataf(!\dmem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h0000000000008241;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[23]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[23]~feeder_combout  = ( MAR[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N8
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N28
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~120_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~124_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N20
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MAR[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N15
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24]))) ) ) # ( !dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[23]),
	.datac(!dmem_rtl_0_bypass[24]),
	.datad(!dmem_rtl_0_bypass[26]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'hC300C30000C300C3;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N55
dffeas \MAR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~128_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15] .is_wysiwyg = "true";
defparam \MAR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N22
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~128_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N35
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N53
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~100_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N38
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N16
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~96_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13]))) ) ) # ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13]))) ) )

	.dataa(!dmem_rtl_0_bypass[14]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[13]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'hA050A0500A050A05;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N14
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N32
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N8
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N38
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N35
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N18
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( dmem_rtl_0_bypass[2] & ( dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[4] $ (dmem_rtl_0_bypass[3]))) ) ) ) # ( !dmem_rtl_0_bypass[2] & ( !dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[4] 
// $ (dmem_rtl_0_bypass[3]))) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[4]),
	.datad(!dmem_rtl_0_bypass[3]),
	.datae(!dmem_rtl_0_bypass[2]),
	.dataf(!dmem_rtl_0_bypass[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h3003000000003003;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( \dmem~34_combout  & ( (\dmem~35_combout  & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16]))) ) )

	.dataa(!dmem_rtl_0_bypass[15]),
	.datab(gnd),
	.datac(!\dmem~35_combout ),
	.datad(!dmem_rtl_0_bypass[16]),
	.datae(gnd),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h000000000A050A05;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[28] & ( \dmem~36_combout  & ( (\dmem~39_combout  & (\dmem~33_combout  & dmem_rtl_0_bypass[27])) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( \dmem~36_combout  & ( (\dmem~39_combout  & (\dmem~33_combout  & 
// !dmem_rtl_0_bypass[27])) ) ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!\dmem~33_combout ),
	.datad(!dmem_rtl_0_bypass[27]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h0000000005000005;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y23_N24
cyclonev_lcell_comb \dmem~19feeder (
// Equation(s):
// \dmem~19feeder_combout  = ( \memin[18]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~19feeder .extended_lut = "off";
defparam \dmem~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y23_N26
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~52_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~52_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020800004844120008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y23_N54
cyclonev_lcell_comb \memin[18]~49 (
// Equation(s):
// \memin[18]~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\dmem~0_q ) # (\dmem~19_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (\dmem~19_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (\dmem~19_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\dmem~19_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem~19_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~49 .extended_lut = "off";
defparam \memin[18]~49 .lut_mask = 64'h505053535C5C5F5F;
defparam \memin[18]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \memin[18]~50 (
// Equation(s):
// \memin[18]~50_combout  = ( PC[18] & ( !\memin[17]~5_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[18] & ( !\memin[17]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(!PC[18]),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~50 .extended_lut = "off";
defparam \memin[18]~50 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N24
cyclonev_lcell_comb \memin[18]~51 (
// Equation(s):
// \memin[18]~51_combout  = ( \memin[18]~49_combout  & ( \memin[18]~50_combout  & ( (!\Decoder4~0_combout ) # ((!dmem_rtl_0_bypass[65] & ((!dmem_rtl_0_bypass[66]) # (\dmem~40_combout )))) ) ) ) # ( !\memin[18]~49_combout  & ( \memin[18]~50_combout  & ( 
// (!dmem_rtl_0_bypass[65]) # ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[66] & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[65]),
	.datab(!dmem_rtl_0_bypass[66]),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!\memin[18]~49_combout ),
	.dataf(!\memin[18]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~51 .extended_lut = "off";
defparam \memin[18]~51 .lut_mask = 64'h00000000FBFAF8FA;
defparam \memin[18]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N56
dffeas \Add2~49_NEW_REG462 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~49_OTERM463 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~49_NEW_REG462 .is_wysiwyg = "true";
defparam \Add2~49_NEW_REG462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N3
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( IR[27] & ( (!B[18] & (A[18] & !IR[26])) # (B[18] & ((!IR[26]) # (A[18]))) ) ) # ( !IR[27] & ( (IR[26] & (!B[18] $ (!A[18]))) ) )

	.dataa(!B[18]),
	.datab(gnd),
	.datac(!A[18]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h005A005A5F055F05;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N42
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Selector32~0_combout  & ( (\Selector63~17_OTERM117  & \Selector45~2_combout ) ) ) # ( !\Selector32~0_combout  & ( ((\Selector63~17_OTERM117  & \Selector45~2_combout )) # (\Add2~49_OTERM463 ) ) )

	.dataa(!\Add2~49_OTERM463 ),
	.datab(gnd),
	.datac(!\Selector63~17_OTERM117 ),
	.datad(!\Selector45~2_combout ),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h555F555F000F000F;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \regs~303 (
// Equation(s):
// \regs~303_combout  = ( \regs~55_combout  & ( \memin[18]~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~303 .extended_lut = "off";
defparam \regs~303 .lut_mask = 64'h000000000000FFFF;
defparam \regs~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \regs[4][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~303_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N36
cyclonev_lcell_comb \regs~305 (
// Equation(s):
// \regs~305_combout  = (\regs~63_combout  & \memin[18]~52_combout )

	.dataa(!\regs~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[18]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~305 .extended_lut = "off";
defparam \regs~305 .lut_mask = 64'h0055005500550055;
defparam \regs~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N37
dffeas \regs[6][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~305_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \regs~304 (
// Equation(s):
// \regs~304_combout  = ( \memin[18]~52_combout  & ( \regs~59_combout  ) )

	.dataa(!\regs~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~304 .extended_lut = "off";
defparam \regs~304 .lut_mask = 64'h0000000055555555;
defparam \regs~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \regs[5][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~304_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \regs~306 (
// Equation(s):
// \regs~306_combout  = ( \memin[18]~52_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~306 .extended_lut = "off";
defparam \regs~306 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N49
dffeas \regs[7][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~306_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[7][18]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[5][18]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[6][18]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[4][18]~q  ) ) )

	.dataa(!\regs[4][18]~q ),
	.datab(!\regs[6][18]~q ),
	.datac(!\regs[5][18]~q ),
	.datad(!\regs[7][18]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \regs~313 (
// Equation(s):
// \regs~313_combout  = ( \memin[18]~52_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[18]~52_combout ),
	.dataf(!\regs~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~313 .extended_lut = "off";
defparam \regs~313 .lut_mask = 64'h000000000000FFFF;
defparam \regs~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N32
dffeas \regs[14][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~313_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N12
cyclonev_lcell_comb \regs~314 (
// Equation(s):
// \regs~314_combout  = ( \memin[18]~52_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~314 .extended_lut = "off";
defparam \regs~314 .lut_mask = 64'h0000000033333333;
defparam \regs~314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \regs[15][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~314_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \regs~311 (
// Equation(s):
// \regs~311_combout  = ( \memin[18]~52_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~311 .extended_lut = "off";
defparam \regs~311 .lut_mask = 64'h0000000033333333;
defparam \regs~311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N50
dffeas \regs[12][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~311_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \regs~312 (
// Equation(s):
// \regs~312_combout  = ( \regs~85_combout  & ( \memin[18]~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~312 .extended_lut = "off";
defparam \regs~312 .lut_mask = 64'h000000000000FFFF;
defparam \regs~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N35
dffeas \regs[13][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~312_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[15][18]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[13][18]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[14][18]~q 
//  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[12][18]~q  ) ) )

	.dataa(!\regs[14][18]~q ),
	.datab(!\regs[15][18]~q ),
	.datac(!\regs[12][18]~q ),
	.datad(!\regs[13][18]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \regs~300 (
// Equation(s):
// \regs~300_combout  = ( \memin[18]~52_combout  & ( \regs~46_combout  ) )

	.dataa(!\regs~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~300 .extended_lut = "off";
defparam \regs~300 .lut_mask = 64'h0000000055555555;
defparam \regs~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \regs[1][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~300_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N6
cyclonev_lcell_comb \regs~302 (
// Equation(s):
// \regs~302_combout  = ( \memin[18]~52_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(!\regs~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~302 .extended_lut = "off";
defparam \regs~302 .lut_mask = 64'h0000000033333333;
defparam \regs~302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N8
dffeas \regs[3][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~302_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \regs~301 (
// Equation(s):
// \regs~301_combout  = ( \memin[18]~52_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~301 .extended_lut = "off";
defparam \regs~301 .lut_mask = 64'h0000000033333333;
defparam \regs~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N37
dffeas \regs[2][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~301_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \regs~299 (
// Equation(s):
// \regs~299_combout  = ( \memin[18]~52_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~299 .extended_lut = "off";
defparam \regs~299 .lut_mask = 64'h0000000033333333;
defparam \regs~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \regs[0][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~299_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N0
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[3][18]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[1][18]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[2][18]~q  ) 
// ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[0][18]~q  ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[2][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \regs~308 (
// Equation(s):
// \regs~308_combout  = ( \memin[18]~52_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~308 .extended_lut = "off";
defparam \regs~308 .lut_mask = 64'h0000000055555555;
defparam \regs~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N28
dffeas \regs[9][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~308_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N12
cyclonev_lcell_comb \regs~309 (
// Equation(s):
// \regs~309_combout  = ( \regs~77_combout  & ( \memin[18]~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~77_combout ),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~309 .extended_lut = "off";
defparam \regs~309 .lut_mask = 64'h000000000000FFFF;
defparam \regs~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \regs[10][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~309_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \regs~307 (
// Equation(s):
// \regs~307_combout  = ( \memin[18]~52_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~307 .extended_lut = "off";
defparam \regs~307 .lut_mask = 64'h0000000033333333;
defparam \regs~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N4
dffeas \regs[8][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~307_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \regs~310 (
// Equation(s):
// \regs~310_combout  = ( \memin[18]~52_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~310 .extended_lut = "off";
defparam \regs~310 .lut_mask = 64'h0000000055555555;
defparam \regs~310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \regs[11][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~310_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N18
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][18]~q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][18]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[10][18]~q  
// ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][18]~q  ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[10][18]~q ),
	.datac(!\regs[8][18]~q ),
	.datad(!\regs[11][18]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N30
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~0_combout  & ( \Mux13~2_combout  & ( (!\Selector70~4_combout ) # ((!\Selector69~4_combout  & (\Mux13~1_combout )) # (\Selector69~4_combout  & ((\Mux13~3_combout )))) ) ) ) # ( !\Mux13~0_combout  & ( \Mux13~2_combout  & ( 
// (!\Selector70~4_combout  & (\Selector69~4_combout )) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux13~1_combout )) # (\Selector69~4_combout  & ((\Mux13~3_combout ))))) ) ) ) # ( \Mux13~0_combout  & ( !\Mux13~2_combout  & ( 
// (!\Selector70~4_combout  & (!\Selector69~4_combout )) # (\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux13~1_combout )) # (\Selector69~4_combout  & ((\Mux13~3_combout ))))) ) ) ) # ( !\Mux13~0_combout  & ( !\Mux13~2_combout  & ( 
// (\Selector70~4_combout  & ((!\Selector69~4_combout  & (\Mux13~1_combout )) # (\Selector69~4_combout  & ((\Mux13~3_combout ))))) ) ) )

	.dataa(!\Selector70~4_combout ),
	.datab(!\Selector69~4_combout ),
	.datac(!\Mux13~1_combout ),
	.datad(!\Mux13~3_combout ),
	.datae(!\Mux13~0_combout ),
	.dataf(!\Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N55
dffeas \Add1~49_NEW_REG400 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~49_OTERM401 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~49_NEW_REG400 .is_wysiwyg = "true";
defparam \Add1~49_NEW_REG400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N45
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = (\Add2~49_OTERM463  & \Selector44~3_OTERM97 )

	.dataa(!\Add2~49_OTERM463 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector44~3_OTERM97 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h0055005500550055;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N36
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( B[18] & ( \Selector44~1_OTERM93DUPLICATE_q  & ( (!\Selector21~1_OTERM95  & (!\IR[21]~DUPLICATE_q  $ (((!IR[18]) # (A[18]))))) # (\Selector21~1_OTERM95  & (((A[18]) # (\IR[21]~DUPLICATE_q )) # (IR[18]))) ) ) ) # ( !B[18] & ( 
// \Selector44~1_OTERM93DUPLICATE_q  & ( (!IR[18] & ((!\IR[21]~DUPLICATE_q  $ (A[18])))) # (IR[18] & ((!\IR[21]~DUPLICATE_q ) # ((\Selector21~1_OTERM95  & A[18])))) ) ) ) # ( B[18] & ( !\Selector44~1_OTERM93DUPLICATE_q  & ( (\Selector21~1_OTERM95  & 
// (!\IR[21]~DUPLICATE_q  $ (!A[18]))) ) ) ) # ( !B[18] & ( !\Selector44~1_OTERM93DUPLICATE_q  & ( (\Selector21~1_OTERM95  & (!\IR[21]~DUPLICATE_q  $ (A[18]))) ) ) )

	.dataa(!\Selector21~1_OTERM95 ),
	.datab(!IR[18]),
	.datac(!\IR[21]~DUPLICATE_q ),
	.datad(!A[18]),
	.datae(!B[18]),
	.dataf(!\Selector44~1_OTERM93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h50050550F03D3D5F;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N43
dffeas \ShiftLeft1~15_NEW_REG534 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~15_OTERM535 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~15_NEW_REG534 .is_wysiwyg = "true";
defparam \ShiftLeft1~15_NEW_REG534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N18
cyclonev_lcell_comb \ShiftLeft1~52 (
// Equation(s):
// \ShiftLeft1~52_combout  = ( \ShiftLeft1~15_OTERM535  & ( \ShiftLeft1~16_OTERM537DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (((B[2]) # (\ShiftLeft1~14_OTERM533 )))) # (\B[3]~DUPLICATE_q  & (((!B[2])) # (\ShiftLeft1~10_OTERM529 ))) ) ) ) # ( 
// !\ShiftLeft1~15_OTERM535  & ( \ShiftLeft1~16_OTERM537DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (((\ShiftLeft1~14_OTERM533  & !B[2])))) # (\B[3]~DUPLICATE_q  & (((!B[2])) # (\ShiftLeft1~10_OTERM529 ))) ) ) ) # ( \ShiftLeft1~15_OTERM535  & ( 
// !\ShiftLeft1~16_OTERM537DUPLICATE_q  & ( (!\B[3]~DUPLICATE_q  & (((B[2]) # (\ShiftLeft1~14_OTERM533 )))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft1~10_OTERM529  & ((B[2])))) ) ) ) # ( !\ShiftLeft1~15_OTERM535  & ( !\ShiftLeft1~16_OTERM537DUPLICATE_q  & ( 
// (!\B[3]~DUPLICATE_q  & (((\ShiftLeft1~14_OTERM533  & !B[2])))) # (\B[3]~DUPLICATE_q  & (\ShiftLeft1~10_OTERM529  & ((B[2])))) ) ) )

	.dataa(!\B[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~10_OTERM529 ),
	.datac(!\ShiftLeft1~14_OTERM533 ),
	.datad(!B[2]),
	.datae(!\ShiftLeft1~15_OTERM535 ),
	.dataf(!\ShiftLeft1~16_OTERM537DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~52 .extended_lut = "off";
defparam \ShiftLeft1~52 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftLeft1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N42
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \B[4]~DUPLICATE_q  & ( \ShiftLeft1~52_combout  & ( (!\IR[18]~DUPLICATE_q  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q ))) # (\IR[18]~DUPLICATE_q  & (A[31])) ) ) ) # ( !\B[4]~DUPLICATE_q  & ( \ShiftLeft1~52_combout  & ( 
// (!\IR[18]~DUPLICATE_q  & (((!\ShiftRight0~6_OTERM809DUPLICATE_q )))) # (\IR[18]~DUPLICATE_q  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q  & (\ShiftRight0~32_combout )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((A[31]))))) ) ) ) # ( \B[4]~DUPLICATE_q  & ( 
// !\ShiftLeft1~52_combout  & ( (!\IR[18]~DUPLICATE_q  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q ))) # (\IR[18]~DUPLICATE_q  & (A[31])) ) ) ) # ( !\B[4]~DUPLICATE_q  & ( !\ShiftLeft1~52_combout  & ( (\IR[18]~DUPLICATE_q  & ((!\ShiftRight0~6_OTERM809DUPLICATE_q 
//  & (\ShiftRight0~32_combout )) # (\ShiftRight0~6_OTERM809DUPLICATE_q  & ((A[31]))))) ) ) )

	.dataa(!\ShiftRight0~32_combout ),
	.datab(!A[31]),
	.datac(!\IR[18]~DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\B[4]~DUPLICATE_q ),
	.dataf(!\ShiftLeft1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h0503F303F503F303;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N0
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftLeft1~11_OTERM531  & ( \Selector45~4_combout  & ( (\Selector63~4_OTERM85  & ((!\B[4]~DUPLICATE_q ) # ((!\ShiftLeft1~0_OTERM127 ) # (IR[18])))) ) ) ) # ( !\ShiftLeft1~11_OTERM531  & ( \Selector45~4_combout  & ( 
// (\Selector63~4_OTERM85  & ((!\B[4]~DUPLICATE_q ) # (IR[18]))) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(!\ShiftLeft1~0_OTERM127 ),
	.datac(!IR[18]),
	.datad(!\Selector63~4_OTERM85 ),
	.datae(!\ShiftLeft1~11_OTERM531 ),
	.dataf(!\Selector45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h0000000000AF00EF;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N18
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( \Selector45~0_combout  & ( \Selector45~5_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Selector45~0_combout  & ( \Selector45~5_combout  & ( \Selector56~0_combout  ) ) ) # ( \Selector45~0_combout  & ( !\Selector45~5_combout  & 
// ( \Selector56~0_combout  ) ) ) # ( !\Selector45~0_combout  & ( !\Selector45~5_combout  & ( (\Selector56~0_combout  & (((\Selector44~2_OTERM107DUPLICATE_q  & \Add1~49_OTERM401 )) # (\Selector45~6_combout ))) ) ) )

	.dataa(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add1~49_OTERM401 ),
	.datad(!\Selector45~6_combout ),
	.datae(!\Selector45~0_combout ),
	.dataf(!\Selector45~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h0133333333333333;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N9
cyclonev_lcell_comb \memin[18]~52 (
// Equation(s):
// \memin[18]~52_combout  = ( \Mux13~4_combout  & ( \Selector45~1_combout  & ( (!\memin[18]~51_combout ) # ((\WideOr24~0_combout ) # (\WideOr19~0_combout )) ) ) ) # ( !\Mux13~4_combout  & ( \Selector45~1_combout  & ( (!\memin[18]~51_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux13~4_combout  & ( !\Selector45~1_combout  & ( (!\memin[18]~51_combout ) # (((\Selector45~3_combout  & \WideOr19~0_combout )) # (\WideOr24~0_combout )) ) ) ) # ( !\Mux13~4_combout  & ( !\Selector45~1_combout  & ( 
// (!\memin[18]~51_combout ) # ((\Selector45~3_combout  & \WideOr19~0_combout )) ) ) )

	.dataa(!\memin[18]~51_combout ),
	.datab(!\Selector45~3_combout ),
	.datac(!\WideOr19~0_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Mux13~4_combout ),
	.dataf(!\Selector45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~52 .extended_lut = "off";
defparam \memin[18]~52 .lut_mask = 64'hABABABFFAFAFAFFF;
defparam \memin[18]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~114  ))
// \Add0~102  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(!PC[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = (!\LdPC~1_combout  & ((\Add0~101_sumout ))) # (\LdPC~1_combout  & (\memin[18]~52_combout ))

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\memin[18]~52_combout ),
	.datad(!\Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N10
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~102  ))

	.dataa(!PC[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = (!\LdPC~1_combout  & (\Add0~97_sumout )) # (\LdPC~1_combout  & ((\memin[19]~48_combout )))

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~97_sumout ),
	.datad(!\memin[19]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~98  ))
// \Add0~70  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N21
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \memin[20]~20_combout  & ( (\LdPC~1_combout ) # (\Add0~69_sumout ) ) ) # ( !\memin[20]~20_combout  & ( (\Add0~69_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Add0~69_sumout ),
	.datac(!\LdPC~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N22
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \memin[21]~16_combout  & ( (\LdPC~1_combout ) # (\Add0~65_sumout ) ) ) # ( !\memin[21]~16_combout  & ( (\Add0~65_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Add0~65_sumout ),
	.datac(!\LdPC~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h303030303F3F3F3F;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N58
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N15
cyclonev_lcell_comb \memin[21]~14 (
// Equation(s):
// \memin[21]~14_combout  = ( !\memin[17]~5_combout  & ( (!PC[21]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~14 .extended_lut = "off";
defparam \memin[21]~14 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N40
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~16_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y19_N14
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~16_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A014908D5E0048040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \memin[21]~13 (
// Equation(s):
// \memin[21]~13_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\dmem~22_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~13 .extended_lut = "off";
defparam \memin[21]~13 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \memin[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \memin[21]~15 (
// Equation(s):
// \memin[21]~15_combout  = ( dmem_rtl_0_bypass[71] & ( \memin[21]~13_combout  & ( (\memin[21]~14_combout  & !\Decoder4~0_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( \memin[21]~13_combout  & ( (\memin[21]~14_combout  & ((!dmem_rtl_0_bypass[72]) # 
// ((!\Decoder4~0_combout ) # (\dmem~40_combout )))) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\memin[21]~13_combout  & ( (\memin[21]~14_combout  & ((!\Decoder4~0_combout ) # ((dmem_rtl_0_bypass[72] & !\dmem~40_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( 
// !\memin[21]~13_combout  & ( \memin[21]~14_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!\memin[21]~14_combout ),
	.datac(!\Decoder4~0_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\memin[21]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~15 .extended_lut = "off";
defparam \memin[21]~15 .lut_mask = 64'h3333313032333030;
defparam \memin[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N4
dffeas \Add2~13_NEW_REG480 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~13_OTERM481 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~13_NEW_REG480 .is_wysiwyg = "true";
defparam \Add2~13_NEW_REG480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N51
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Selector63~17_OTERM117  & ( (!\A[21]~DUPLICATE_q  & (B[21] & (!IR[26] $ (!IR[27])))) # (\A[21]~DUPLICATE_q  & (!IR[27] $ (((!IR[26]) # (B[21]))))) ) )

	.dataa(!IR[26]),
	.datab(!\A[21]~DUPLICATE_q ),
	.datac(!IR[27]),
	.datad(!B[21]),
	.datae(gnd),
	.dataf(!\Selector63~17_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h00000000124B124B;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N15
cyclonev_lcell_comb \Selector42~5 (
// Equation(s):
// \Selector42~5_combout  = ( !\Selector42~4_combout  & ( (!\Add2~13_OTERM481 ) # (\Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector32~0_combout ),
	.datad(!\Add2~13_OTERM481 ),
	.datae(gnd),
	.dataf(!\Selector42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~5 .extended_lut = "off";
defparam \Selector42~5 .lut_mask = 64'hFF0FFF0F00000000;
defparam \Selector42~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \regs~358 (
// Equation(s):
// \regs~358_combout  = ( \regs~87_combout  & ( \memin[21]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~87_combout ),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~358 .extended_lut = "off";
defparam \regs~358 .lut_mask = 64'h000000000000FFFF;
defparam \regs~358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \regs[14][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~358_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \regs~357 (
// Equation(s):
// \regs~357_combout  = ( \memin[21]~16_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~357 .extended_lut = "off";
defparam \regs~357 .lut_mask = 64'h0000000055555555;
defparam \regs~357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N16
dffeas \regs[10][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~357_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \regs~356 (
// Equation(s):
// \regs~356_combout  = ( \memin[21]~16_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(!\regs~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~356 .extended_lut = "off";
defparam \regs~356 .lut_mask = 64'h0000000033333333;
defparam \regs~356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \regs[6][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~356_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N21
cyclonev_lcell_comb \regs~355 (
// Equation(s):
// \regs~355_combout  = (\regs~51_combout  & \memin[21]~16_combout )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(!\memin[21]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~355 .extended_lut = "off";
defparam \regs~355 .lut_mask = 64'h0033003300330033;
defparam \regs~355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N22
dffeas \regs[2][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~355_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[14][21]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[10][21]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[6][21]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[2][21]~q  ) ) )

	.dataa(!\regs[14][21]~q ),
	.datab(!\regs[10][21]~q ),
	.datac(!\regs[6][21]~q ),
	.datad(!\regs[2][21]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \regs~352 (
// Equation(s):
// \regs~352_combout  = ( \regs~59_combout  & ( \memin[21]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~352 .extended_lut = "off";
defparam \regs~352 .lut_mask = 64'h000000000000FFFF;
defparam \regs~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N49
dffeas \regs[5][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~352_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \regs~351 (
// Equation(s):
// \regs~351_combout  = ( \regs~46_combout  & ( \memin[21]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~46_combout ),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~351 .extended_lut = "off";
defparam \regs~351 .lut_mask = 64'h000000000000FFFF;
defparam \regs~351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \regs[1][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~351_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \regs~354 (
// Equation(s):
// \regs~354_combout  = ( \memin[21]~16_combout  & ( \regs~85_combout  ) )

	.dataa(gnd),
	.datab(!\regs~85_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~354 .extended_lut = "off";
defparam \regs~354 .lut_mask = 64'h0000000033333333;
defparam \regs~354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \regs[13][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~354_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \regs~353 (
// Equation(s):
// \regs~353_combout  = ( \memin[21]~16_combout  & ( \regs~73_combout  ) )

	.dataa(!\regs~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~353 .extended_lut = "off";
defparam \regs~353 .lut_mask = 64'h0000000055555555;
defparam \regs~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N55
dffeas \regs[9][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~353_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[13][21]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[9][21]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[5][21]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[1][21]~q  ) ) )

	.dataa(!\regs[5][21]~q ),
	.datab(!\regs[1][21]~q ),
	.datac(!\regs[13][21]~q ),
	.datad(!\regs[9][21]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \regs~361 (
// Equation(s):
// \regs~361_combout  = ( \memin[21]~16_combout  & ( \regs~79_combout  ) )

	.dataa(gnd),
	.datab(!\regs~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~361 .extended_lut = "off";
defparam \regs~361 .lut_mask = 64'h0000000033333333;
defparam \regs~361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \regs[11][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~361_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N9
cyclonev_lcell_comb \regs~359 (
// Equation(s):
// \regs~359_combout  = ( \memin[21]~16_combout  & ( \regs~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[21]~16_combout ),
	.dataf(!\regs~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~359 .extended_lut = "off";
defparam \regs~359 .lut_mask = 64'h000000000000FFFF;
defparam \regs~359 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N10
dffeas \regs[3][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~359_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \regs~360 (
// Equation(s):
// \regs~360_combout  = ( \memin[21]~16_combout  & ( \regs~67_combout  ) )

	.dataa(gnd),
	.datab(!\regs~67_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~360 .extended_lut = "off";
defparam \regs~360 .lut_mask = 64'h0000000033333333;
defparam \regs~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \regs[7][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~360_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \regs~362 (
// Equation(s):
// \regs~362_combout  = ( \memin[21]~16_combout  & ( \regs~89_combout  ) )

	.dataa(gnd),
	.datab(!\regs~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~362 .extended_lut = "off";
defparam \regs~362 .lut_mask = 64'h0000000033333333;
defparam \regs~362 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N43
dffeas \regs[15][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~362_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[15][21]~q  & ( \Selector69~4_combout  & ( (\Selector70~4_combout ) # (\regs[11][21]~q ) ) ) ) # ( !\regs[15][21]~q  & ( \Selector69~4_combout  & ( (\regs[11][21]~q  & !\Selector70~4_combout ) ) ) ) # ( \regs[15][21]~q  & ( 
// !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][21]~q )) # (\Selector70~4_combout  & ((\regs[7][21]~q ))) ) ) ) # ( !\regs[15][21]~q  & ( !\Selector69~4_combout  & ( (!\Selector70~4_combout  & (\regs[3][21]~q )) # (\Selector70~4_combout  
// & ((\regs[7][21]~q ))) ) ) )

	.dataa(!\regs[11][21]~q ),
	.datab(!\regs[3][21]~q ),
	.datac(!\regs[7][21]~q ),
	.datad(!\Selector70~4_combout ),
	.datae(!\regs[15][21]~q ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \regs~348 (
// Equation(s):
// \regs~348_combout  = ( \memin[21]~16_combout  & ( \regs~55_combout  ) )

	.dataa(!\regs~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~348 .extended_lut = "off";
defparam \regs~348 .lut_mask = 64'h0000000055555555;
defparam \regs~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N50
dffeas \regs[4][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~348_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \regs~350 (
// Equation(s):
// \regs~350_combout  = ( \memin[21]~16_combout  & ( \regs~83_combout  ) )

	.dataa(gnd),
	.datab(!\regs~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~350 .extended_lut = "off";
defparam \regs~350 .lut_mask = 64'h0000000033333333;
defparam \regs~350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N58
dffeas \regs[12][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~350_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \regs~347 (
// Equation(s):
// \regs~347_combout  = ( \memin[21]~16_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~347 .extended_lut = "off";
defparam \regs~347 .lut_mask = 64'h0000000033333333;
defparam \regs~347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N56
dffeas \regs[0][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~347_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \regs~349 (
// Equation(s):
// \regs~349_combout  = ( \memin[21]~16_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~349 .extended_lut = "off";
defparam \regs~349 .lut_mask = 64'h0000000033333333;
defparam \regs~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N46
dffeas \regs[8][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~349_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[12][21]~q  ) ) ) # ( !\Selector70~4_combout  & ( \Selector69~4_combout  & ( \regs[8][21]~q  ) ) ) # ( \Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[4][21]~q  
// ) ) ) # ( !\Selector70~4_combout  & ( !\Selector69~4_combout  & ( \regs[0][21]~q  ) ) )

	.dataa(!\regs[4][21]~q ),
	.datab(!\regs[12][21]~q ),
	.datac(!\regs[0][21]~q ),
	.datad(!\regs[8][21]~q ),
	.datae(!\Selector70~4_combout ),
	.dataf(!\Selector69~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~3_combout  & ( \Mux10~0_combout  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout ) # (\Mux10~1_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )) # (\Mux10~2_combout ))) ) ) ) # ( !\Mux10~3_combout  
// & ( \Mux10~0_combout  & ( (!\Selector71~4_combout  & (((!\Selector72~4_combout ) # (\Mux10~1_combout )))) # (\Selector71~4_combout  & (\Mux10~2_combout  & ((!\Selector72~4_combout )))) ) ) ) # ( \Mux10~3_combout  & ( !\Mux10~0_combout  & ( 
// (!\Selector71~4_combout  & (((\Mux10~1_combout  & \Selector72~4_combout )))) # (\Selector71~4_combout  & (((\Selector72~4_combout )) # (\Mux10~2_combout ))) ) ) ) # ( !\Mux10~3_combout  & ( !\Mux10~0_combout  & ( (!\Selector71~4_combout  & 
// (((\Mux10~1_combout  & \Selector72~4_combout )))) # (\Selector71~4_combout  & (\Mux10~2_combout  & ((!\Selector72~4_combout )))) ) ) )

	.dataa(!\Selector71~4_combout ),
	.datab(!\Mux10~2_combout ),
	.datac(!\Mux10~1_combout ),
	.datad(!\Selector72~4_combout ),
	.datae(!\Mux10~3_combout ),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \memin[21]~16 (
// Equation(s):
// \memin[21]~16_combout  = ( \Mux10~4_combout  & ( \Selector42~3_combout  & ( ((!\memin[21]~15_combout ) # (\WideOr24~0_combout )) # (\WideOr19~0_combout ) ) ) ) # ( !\Mux10~4_combout  & ( \Selector42~3_combout  & ( (!\memin[21]~15_combout ) # 
// (\WideOr19~0_combout ) ) ) ) # ( \Mux10~4_combout  & ( !\Selector42~3_combout  & ( ((!\memin[21]~15_combout ) # ((\WideOr19~0_combout  & !\Selector42~5_combout ))) # (\WideOr24~0_combout ) ) ) ) # ( !\Mux10~4_combout  & ( !\Selector42~3_combout  & ( 
// (!\memin[21]~15_combout ) # ((\WideOr19~0_combout  & !\Selector42~5_combout )) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\WideOr24~0_combout ),
	.datac(!\memin[21]~15_combout ),
	.datad(!\Selector42~5_combout ),
	.datae(!\Mux10~4_combout ),
	.dataf(!\Selector42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~16 .extended_lut = "off";
defparam \memin[21]~16 .lut_mask = 64'hF5F0F7F3F5F5F7F7;
defparam \memin[21]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \A[21]_NEW236 (
// Equation(s):
// \A[21]_OTERM237  = ( \memin[21]~16_combout  & ( (A[21]) # (\WideOr23~0_combout ) ) ) # ( !\memin[21]~16_combout  & ( (!\WideOr23~0_combout  & A[21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr23~0_combout ),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(!\memin[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[21]_OTERM237 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[21]_NEW236 .extended_lut = "off";
defparam \A[21]_NEW236 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A[21]_NEW236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N4
dffeas \Add1~13_NEW_REG418 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~13_OTERM419 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~13_NEW_REG418 .is_wysiwyg = "true";
defparam \Add1~13_NEW_REG418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \Selector21~1_OTERM95  & ( B[21] & ( (!\Selector44~1_OTERM93  & ((!IR[21] $ (!\A[21]~DUPLICATE_q )))) # (\Selector44~1_OTERM93  & (((\A[21]~DUPLICATE_q ) # (IR[21])) # (\IR[18]~DUPLICATE_q ))) ) ) ) # ( !\Selector21~1_OTERM95  & 
// ( B[21] & ( (\Selector44~1_OTERM93  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q ) # (\A[21]~DUPLICATE_q ))))) ) ) ) # ( \Selector21~1_OTERM95  & ( !B[21] & ( (!IR[21] & ((!\A[21]~DUPLICATE_q ) # ((\IR[18]~DUPLICATE_q  & \Selector44~1_OTERM93 )))) # (IR[21] & 
// (((\A[21]~DUPLICATE_q )))) ) ) ) # ( !\Selector21~1_OTERM95  & ( !B[21] & ( (\Selector44~1_OTERM93  & (!IR[21] $ (((!\IR[18]~DUPLICATE_q  & \A[21]~DUPLICATE_q ))))) ) ) )

	.dataa(!\IR[18]~DUPLICATE_q ),
	.datab(!\Selector44~1_OTERM93 ),
	.datac(!IR[21]),
	.datad(!\A[21]~DUPLICATE_q ),
	.datae(!\Selector21~1_OTERM95 ),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h3012F01F12031FF3;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \ShiftLeft1~24_NEW_REG554 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~24_OTERM555 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~24_NEW_REG554 .is_wysiwyg = "true";
defparam \ShiftLeft1~24_NEW_REG554 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N14
dffeas \ShiftLeft1~21_NEW_REG548 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftLeft1~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftLeft1~21_OTERM549 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftLeft1~21_NEW_REG548 .is_wysiwyg = "true";
defparam \ShiftLeft1~21_NEW_REG548 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N54
cyclonev_lcell_comb \ShiftLeft1~25 (
// Equation(s):
// \ShiftLeft1~25_combout  = ( B[2] & ( \B[3]~_Duplicate_21  & ( \ShiftLeft1~24_OTERM555  ) ) ) # ( !B[2] & ( \B[3]~_Duplicate_21  & ( \ShiftLeft1~23_OTERM553  ) ) ) # ( B[2] & ( !\B[3]~_Duplicate_21  & ( \ShiftLeft1~22_OTERM551  ) ) ) # ( !B[2] & ( 
// !\B[3]~_Duplicate_21  & ( \ShiftLeft1~21_OTERM549  ) ) )

	.dataa(!\ShiftLeft1~24_OTERM555 ),
	.datab(!\ShiftLeft1~21_OTERM549 ),
	.datac(!\ShiftLeft1~23_OTERM553 ),
	.datad(!\ShiftLeft1~22_OTERM551 ),
	.datae(!B[2]),
	.dataf(!\B[3]~_Duplicate_21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft1~25 .extended_lut = "off";
defparam \ShiftLeft1~25 .lut_mask = 64'h333300FF0F0F5555;
defparam \ShiftLeft1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N24
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \ShiftLeft1~25_combout  & ( \ShiftLeft1~20_combout  & ( (!IR[18] & !\ShiftRight0~6_OTERM809DUPLICATE_q ) ) ) ) # ( !\ShiftLeft1~25_combout  & ( \ShiftLeft1~20_combout  & ( (!IR[18] & (\B[4]~DUPLICATE_q  & 
// !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) ) # ( \ShiftLeft1~25_combout  & ( !\ShiftLeft1~20_combout  & ( (!IR[18] & (!\B[4]~DUPLICATE_q  & !\ShiftRight0~6_OTERM809DUPLICATE_q )) ) ) )

	.dataa(!IR[18]),
	.datab(gnd),
	.datac(!\B[4]~DUPLICATE_q ),
	.datad(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datae(!\ShiftLeft1~25_combout ),
	.dataf(!\ShiftLeft1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h0000A0000A00AA00;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N18
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \Selector33~0_combout  & ( \Selector42~1_combout  & ( (!\Selector63~4_OTERM85  & !\Selector42~0_combout ) ) ) ) # ( !\Selector33~0_combout  & ( \Selector42~1_combout  & ( (!\Selector63~4_OTERM85  & !\Selector42~0_combout ) ) ) ) 
// # ( \Selector33~0_combout  & ( !\Selector42~1_combout  & ( (!\Selector63~4_OTERM85  & !\Selector42~0_combout ) ) ) ) # ( !\Selector33~0_combout  & ( !\Selector42~1_combout  & ( (!\Selector42~0_combout  & ((!\ShiftRight0~26_combout ) # 
// ((!\Selector63~4_OTERM85 ) # (!\Selector31~6_combout )))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\Selector63~4_OTERM85 ),
	.datac(!\Selector42~0_combout ),
	.datad(!\Selector31~6_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Selector42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'hF0E0C0C0C0C0C0C0;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N18
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Add2~13_OTERM481  & ( \Selector42~2_combout  & ( (\Selector44~0_OTERM91DUPLICATE_q  & (\Selector56~0_combout  & ((\IR[21]~DUPLICATE_q ) # (\Add1~13_OTERM419 )))) ) ) ) # ( !\Add2~13_OTERM481  & ( \Selector42~2_combout  & ( 
// (\Add1~13_OTERM419  & (\Selector44~0_OTERM91DUPLICATE_q  & (\Selector56~0_combout  & !\IR[21]~DUPLICATE_q ))) ) ) ) # ( \Add2~13_OTERM481  & ( !\Selector42~2_combout  & ( \Selector56~0_combout  ) ) ) # ( !\Add2~13_OTERM481  & ( !\Selector42~2_combout  & ( 
// \Selector56~0_combout  ) ) )

	.dataa(!\Add1~13_OTERM419 ),
	.datab(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Add2~13_OTERM481 ),
	.dataf(!\Selector42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h0F0F0F0F01000103;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \WideNor1~12 (
// Equation(s):
// \WideNor1~12_combout  = ( \Selector52~4_combout  & ( \Selector32~4_Duplicate_9  & ( (!\Selector44~0_OTERM91DUPLICATE_q ) # ((!\Add2~53_OTERM461 ) # ((!\Selector56~0_combout ) # (!\IR[21]~DUPLICATE_q ))) ) ) ) # ( \Selector52~4_combout  & ( 
// !\Selector32~4_Duplicate_9  & ( !\Selector56~0_combout  ) ) )

	.dataa(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datab(!\Add2~53_OTERM461 ),
	.datac(!\Selector56~0_combout ),
	.datad(!\IR[21]~DUPLICATE_q ),
	.datae(!\Selector52~4_combout ),
	.dataf(!\Selector32~4_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~12 .extended_lut = "off";
defparam \WideNor1~12 .lut_mask = 64'h0000F0F00000FFFE;
defparam \WideNor1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \WideNor1~13 (
// Equation(s):
// \WideNor1~13_combout  = ( !\Selector40~6_combout  & ( \WideNor1~12_combout  & ( (\Selector42~5_combout  & ((!\Selector44~0_OTERM91DUPLICATE_q ) # ((!\Selector56~0_combout ) # (\IR[21]~DUPLICATE_q )))) ) ) )

	.dataa(!\Selector44~0_OTERM91DUPLICATE_q ),
	.datab(!\IR[21]~DUPLICATE_q ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector42~5_combout ),
	.datae(!\Selector40~6_combout ),
	.dataf(!\WideNor1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~13 .extended_lut = "off";
defparam \WideNor1~13 .lut_mask = 64'h0000000000FB0000;
defparam \WideNor1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \WideNor1~8 (
// Equation(s):
// \WideNor1~8_combout  = ( !\Selector45~3_combout  & ( (!\Selector48~3_combout  & (\Selector38~7_combout  & (!\Selector35~6_combout  & \Selector39~7_combout ))) ) )

	.dataa(!\Selector48~3_combout ),
	.datab(!\Selector38~7_combout ),
	.datac(!\Selector35~6_combout ),
	.datad(!\Selector39~7_combout ),
	.datae(gnd),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~8 .extended_lut = "off";
defparam \WideNor1~8 .lut_mask = 64'h0020002000000000;
defparam \WideNor1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \WideNor1~6 (
// Equation(s):
// \WideNor1~6_combout  = ( !\Selector38~5_combout  & ( \WideNor1~8_combout  & ( (\Selector49~8_combout  & (!\Selector39~5_combout  & (!\Selector35~4_combout  & !\Selector45~1_combout ))) ) ) )

	.dataa(!\Selector49~8_combout ),
	.datab(!\Selector39~5_combout ),
	.datac(!\Selector35~4_combout ),
	.datad(!\Selector45~1_combout ),
	.datae(!\Selector38~5_combout ),
	.dataf(!\WideNor1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~6 .extended_lut = "off";
defparam \WideNor1~6 .lut_mask = 64'h0000000040000000;
defparam \WideNor1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \WideNor1~14 (
// Equation(s):
// \WideNor1~14_combout  = ( \WideNor1~6_combout  & ( (\Selector42~5_combout  & (\Selector32~7_combout  & !\Selector40~6_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector42~5_combout ),
	.datac(!\Selector32~7_combout ),
	.datad(!\Selector40~6_combout ),
	.datae(gnd),
	.dataf(!\WideNor1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~14 .extended_lut = "off";
defparam \WideNor1~14 .lut_mask = 64'h0000000003000300;
defparam \WideNor1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \WideNor1~7 (
// Equation(s):
// \WideNor1~7_combout  = ( \WideNor1~14_combout  & ( !\Selector40~4_combout  & ( (!\Selector42~3_combout  & ((!\Add1~53_OTERM399  & ((\WideNor1~12_combout ))) # (\Add1~53_OTERM399  & (\WideNor1~13_combout )))) ) ) )

	.dataa(!\Selector42~3_combout ),
	.datab(!\Add1~53_OTERM399 ),
	.datac(!\WideNor1~13_combout ),
	.datad(!\WideNor1~12_combout ),
	.datae(!\WideNor1~14_combout ),
	.dataf(!\Selector40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~7 .extended_lut = "off";
defparam \WideNor1~7 .lut_mask = 64'h0000028A00000000;
defparam \WideNor1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( state[0] & ( \Mux36~3_combout  ) ) # ( !state[0] & ( \Mux36~3_combout  & ( (!\Selector63~22_combout ) # ((!\WideNor1~7_combout ) # ((!\WideNor1~5_combout ) # (!\Mux36~2_combout ))) ) ) ) # ( !state[0] & ( !\Mux36~3_combout  & ( 
// !\Mux36~2_combout  ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!\WideNor1~7_combout ),
	.datac(!\WideNor1~5_combout ),
	.datad(!\Mux36~2_combout ),
	.datae(!state[0]),
	.dataf(!\Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'hFF000000FFFEFFFF;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N44
dffeas \state[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = ( state[0] & ( (!\state[1]~DUPLICATE_q  & (state[3] & (\state[2]~DUPLICATE_q  & !\state[4]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (!state[3] & ((!\state[2]~DUPLICATE_q ) # (\state[4]~DUPLICATE_q )))) ) ) # ( !state[0] & ( 
// (!\state[1]~DUPLICATE_q  & (!state[3] & (!\state[2]~DUPLICATE_q  & \state[4]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (!\state[4]~DUPLICATE_q  & (!state[3] $ (!\state[2]~DUPLICATE_q )))) ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr20~0 .extended_lut = "off";
defparam \WideOr20~0 .lut_mask = 64'h1480148042444244;
defparam \WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \B[29]_NEW320 (
// Equation(s):
// \B[29]_OTERM321  = ( \memin[29]~24_combout  & ( (B[29]) # (\WideOr20~0_combout ) ) ) # ( !\memin[29]~24_combout  & ( (!\WideOr20~0_combout  & B[29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr20~0_combout ),
	.datad(!B[29]),
	.datae(gnd),
	.dataf(!\memin[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B[29]_OTERM321 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B[29]_NEW320 .extended_lut = "off";
defparam \B[29]_NEW320 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \B[29]_NEW320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N28
dffeas \Add2~21_NEW_REG476 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~21_OTERM477 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~21_NEW_REG476 .is_wysiwyg = "true";
defparam \Add2~21_NEW_REG476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N18
cyclonev_lcell_comb \Selector34~6 (
// Equation(s):
// \Selector34~6_combout  = ( IR[26] & ( (!A[29] & (!IR[27] & B[29])) # (A[29] & (!IR[27] $ (B[29]))) ) ) # ( !IR[26] & ( (IR[27] & ((B[29]) # (A[29]))) ) )

	.dataa(!A[29]),
	.datab(!IR[27]),
	.datac(!B[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~6 .extended_lut = "off";
defparam \Selector34~6 .lut_mask = 64'h1313131349494949;
defparam \Selector34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N54
cyclonev_lcell_comb \Selector34~7 (
// Equation(s):
// \Selector34~7_combout  = ( \Selector63~17_OTERM117  & ( ((\Add2~21_OTERM477  & !\Selector32~0_combout )) # (\Selector34~6_combout ) ) ) # ( !\Selector63~17_OTERM117  & ( (\Add2~21_OTERM477  & !\Selector32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Add2~21_OTERM477 ),
	.datac(!\Selector34~6_combout ),
	.datad(!\Selector32~0_combout ),
	.datae(gnd),
	.dataf(!\Selector63~17_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~7 .extended_lut = "off";
defparam \Selector34~7 .lut_mask = 64'h330033003F0F3F0F;
defparam \Selector34~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N12
cyclonev_lcell_comb \WideNor1~9 (
// Equation(s):
// \WideNor1~9_combout  = ( \Selector37~6_combout  & ( \Selector62~12_combout  & ( (\Selector46~6_combout  & (!\Selector41~5_combout  & (!\Selector44~7_combout  & \Selector36~6_combout ))) ) ) )

	.dataa(!\Selector46~6_combout ),
	.datab(!\Selector41~5_combout ),
	.datac(!\Selector44~7_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\Selector37~6_combout ),
	.dataf(!\Selector62~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~9 .extended_lut = "off";
defparam \WideNor1~9 .lut_mask = 64'h0000000000000040;
defparam \WideNor1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N6
cyclonev_lcell_comb \WideNor1~11 (
// Equation(s):
// \WideNor1~11_combout  = ( !\Selector22~3_combout  & ( (!\Selector22~9_RTM0801_combout  & (!\Selector22~10_combout  & !\Selector22~4_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector22~9_RTM0801_combout ),
	.datac(!\Selector22~10_combout ),
	.datad(!\Selector22~4_combout ),
	.datae(gnd),
	.dataf(!\Selector22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~11 .extended_lut = "off";
defparam \WideNor1~11 .lut_mask = 64'hC000C00000000000;
defparam \WideNor1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N36
cyclonev_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ( !\Selector55~0_combout  & ( !\Selector54~2_combout  & ( (!\Selector55~2_combout  & ((!\Selector56~0_combout ) # ((!\Selector22~5_combout  & \WideNor1~11_combout )))) ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector55~2_combout ),
	.datac(!\Selector22~5_combout ),
	.datad(!\WideNor1~11_combout ),
	.datae(!\Selector55~0_combout ),
	.dataf(!\Selector54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~1 .extended_lut = "off";
defparam \WideNor1~1 .lut_mask = 64'h88C8000000000000;
defparam \WideNor1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \Selector60~7_Duplicate (
// Equation(s):
// \Selector60~7_Duplicate_9  = ( \Selector60~4_combout  & ( \Selector60~2_combout  & ( (!\Selector56~0_combout  & !\Selector60~6_combout ) ) ) ) # ( !\Selector60~4_combout  & ( \Selector60~2_combout  & ( (!\Selector56~0_combout  & !\Selector60~6_combout ) ) 
// ) ) # ( \Selector60~4_combout  & ( !\Selector60~2_combout  & ( (!\Selector60~6_combout  & ((!\Selector56~0_combout ) # (!\Selector60~1_combout ))) ) ) ) # ( !\Selector60~4_combout  & ( !\Selector60~2_combout  & ( (!\Selector56~0_combout  & 
// !\Selector60~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector56~0_combout ),
	.datac(!\Selector60~1_combout ),
	.datad(!\Selector60~6_combout ),
	.datae(!\Selector60~4_combout ),
	.dataf(!\Selector60~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector60~7_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector60~7_Duplicate .extended_lut = "off";
defparam \Selector60~7_Duplicate .lut_mask = 64'hCC00FC00CC00CC00;
defparam \Selector60~7_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \Selector59~9_Duplicate (
// Equation(s):
// \Selector59~9_Duplicate_11  = ( \Selector59~4_combout  & ( !\Selector59~8_combout  & ( (!\Selector56~0_combout ) # ((!\Selector59~1_combout  & (!\Selector59~2_combout  & \Selector59~6_combout ))) ) ) ) # ( !\Selector59~4_combout  & ( 
// !\Selector59~8_combout  & ( !\Selector56~0_combout  ) ) )

	.dataa(!\Selector59~1_combout ),
	.datab(!\Selector59~2_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Selector59~6_combout ),
	.datae(!\Selector59~4_combout ),
	.dataf(!\Selector59~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector59~9_Duplicate_11 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector59~9_Duplicate .extended_lut = "off";
defparam \Selector59~9_Duplicate .lut_mask = 64'hF0F0F0F800000000;
defparam \Selector59~9_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \Selector57~5 (
// Equation(s):
// \Selector57~5_combout  = ( \IR[27]_OTERM219  & ( (!\B[6]_OTERM297  & (!\IR[26]_OTERM217  & \A[6]_OTERM197 )) # (\B[6]_OTERM297  & ((!\IR[26]_OTERM217 ) # (\A[6]_OTERM197 ))) ) ) # ( !\IR[27]_OTERM219  & ( (\IR[26]_OTERM217  & (!\B[6]_OTERM297  $ 
// (!\A[6]_OTERM197 ))) ) )

	.dataa(gnd),
	.datab(!\B[6]_OTERM297 ),
	.datac(!\IR[26]_OTERM217 ),
	.datad(!\A[6]_OTERM197 ),
	.datae(gnd),
	.dataf(!\IR[27]_OTERM219 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~5 .extended_lut = "off";
defparam \Selector57~5 .lut_mask = 64'h030C030C30F330F3;
defparam \Selector57~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \Selector57~5_NEW_REG356 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector57~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector57~5_OTERM357 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector57~5_NEW_REG356 .is_wysiwyg = "true";
defparam \Selector57~5_NEW_REG356 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N20
dffeas \Add2~89_NEW_REG442 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add2~89_OTERM443 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add2~89_NEW_REG442 .is_wysiwyg = "true";
defparam \Add2~89_NEW_REG442 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N51
cyclonev_lcell_comb \Selector57~6 (
// Equation(s):
// \Selector57~6_combout  = ( \Selector32~0_combout  & ( \Selector63~17_OTERM117  & ( \Selector57~5_OTERM357  ) ) ) # ( !\Selector32~0_combout  & ( \Selector63~17_OTERM117  & ( (\Add2~89_OTERM443 ) # (\Selector57~5_OTERM357 ) ) ) ) # ( !\Selector32~0_combout 
//  & ( !\Selector63~17_OTERM117  & ( \Add2~89_OTERM443  ) ) )

	.dataa(gnd),
	.datab(!\Selector57~5_OTERM357 ),
	.datac(!\Add2~89_OTERM443 ),
	.datad(gnd),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Selector63~17_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~6 .extended_lut = "off";
defparam \Selector57~6 .lut_mask = 64'h0F0F00003F3F3333;
defparam \Selector57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N57
cyclonev_lcell_comb \Selector57~2 (
// Equation(s):
// \Selector57~2_combout  = ( \A[6]_OTERM197  & ( \B[6]_OTERM297  & ( (!\IR[21]_OTERM199  & \Selector21~1_NEW_REG94_OTERM187 ) ) ) ) # ( !\A[6]_OTERM197  & ( \B[6]_OTERM297  & ( (\IR[21]_OTERM199  & \Selector21~1_NEW_REG94_OTERM187 ) ) ) ) # ( \A[6]_OTERM197 
//  & ( !\B[6]_OTERM297  & ( (\IR[21]_OTERM199  & \Selector21~1_NEW_REG94_OTERM187 ) ) ) ) # ( !\A[6]_OTERM197  & ( !\B[6]_OTERM297  & ( (!\IR[21]_OTERM199  & \Selector21~1_NEW_REG94_OTERM187 ) ) ) )

	.dataa(gnd),
	.datab(!\IR[21]_OTERM199 ),
	.datac(!\Selector21~1_NEW_REG94_OTERM187 ),
	.datad(gnd),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\B[6]_OTERM297 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~2 .extended_lut = "off";
defparam \Selector57~2 .lut_mask = 64'h0C0C030303030C0C;
defparam \Selector57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N59
dffeas \Selector57~2_NEW_REG744 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector57~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector57~2_OTERM745 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector57~2_NEW_REG744 .is_wysiwyg = "true";
defparam \Selector57~2_NEW_REG744 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \Selector57~1 (
// Equation(s):
// \Selector57~1_combout  = ( \A[6]_OTERM197  & ( \B[6]_OTERM297  & ( (\Selector44~1_NEW_REG92_OTERM191  & \IR[21]_OTERM199 ) ) ) ) # ( !\A[6]_OTERM197  & ( \B[6]_OTERM297  & ( (\Selector44~1_NEW_REG92_OTERM191  & (!\IR[21]_OTERM199  $ (!\IR[18]_OTERM327 ))) 
// ) ) ) # ( \A[6]_OTERM197  & ( !\B[6]_OTERM297  & ( (\Selector44~1_NEW_REG92_OTERM191  & (!\IR[21]_OTERM199  $ (!\IR[18]_OTERM327 ))) ) ) ) # ( !\A[6]_OTERM197  & ( !\B[6]_OTERM297  & ( (\Selector44~1_NEW_REG92_OTERM191  & !\IR[21]_OTERM199 ) ) ) )

	.dataa(!\Selector44~1_NEW_REG92_OTERM191 ),
	.datab(!\IR[21]_OTERM199 ),
	.datac(!\IR[18]_OTERM327 ),
	.datad(gnd),
	.datae(!\A[6]_OTERM197 ),
	.dataf(!\B[6]_OTERM297 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~1 .extended_lut = "off";
defparam \Selector57~1 .lut_mask = 64'h4444141414141111;
defparam \Selector57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N14
dffeas \Selector57~1_NEW_REG338 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector57~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Selector57~1_OTERM339 ),
	.prn(vcc));
// synopsys translate_off
defparam \Selector57~1_NEW_REG338 .is_wysiwyg = "true";
defparam \Selector57~1_NEW_REG338 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \Add1~89_NEW_REG380 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Add1~89_OTERM381 ),
	.prn(vcc));
// synopsys translate_off
defparam \Add1~89_NEW_REG380 .is_wysiwyg = "true";
defparam \Add1~89_NEW_REG380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \Selector57~3 (
// Equation(s):
// \Selector57~3_combout  = ( \Add1~89_OTERM381  & ( \Selector62~3_OTERM333  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\Selector57~2_OTERM745  & (!\Selector44~2_OTERM107DUPLICATE_q  & !\Selector57~1_OTERM339 ))) ) ) ) # ( !\Add1~89_OTERM381  & ( 
// \Selector62~3_OTERM333  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & (!\Selector57~2_OTERM745  & !\Selector57~1_OTERM339 )) ) ) ) # ( \Add1~89_OTERM381  & ( !\Selector62~3_OTERM333  & ( (!\Selector57~2_OTERM745  & (!\Selector44~2_OTERM107DUPLICATE_q  & 
// !\Selector57~1_OTERM339 )) ) ) ) # ( !\Add1~89_OTERM381  & ( !\Selector62~3_OTERM333  & ( (!\Selector57~2_OTERM745  & !\Selector57~1_OTERM339 ) ) ) )

	.dataa(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datab(!\Selector57~2_OTERM745 ),
	.datac(!\Selector44~2_OTERM107DUPLICATE_q ),
	.datad(!\Selector57~1_OTERM339 ),
	.datae(!\Add1~89_OTERM381 ),
	.dataf(!\Selector62~3_OTERM333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~3 .extended_lut = "off";
defparam \Selector57~3 .lut_mask = 64'hCC00C00088008000;
defparam \Selector57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \Selector57~4 (
// Equation(s):
// \Selector57~4_combout  = ( \Selector44~3_OTERM97DUPLICATE_q  & ( \ShiftLeft1~12_combout  & ( ((!\ShiftRight0~6_OTERM809  & \Selector59~0_OTERM331 )) # (\Add2~89_OTERM443 ) ) ) ) # ( !\Selector44~3_OTERM97DUPLICATE_q  & ( \ShiftLeft1~12_combout  & ( 
// (!\ShiftRight0~6_OTERM809  & \Selector59~0_OTERM331 ) ) ) ) # ( \Selector44~3_OTERM97DUPLICATE_q  & ( !\ShiftLeft1~12_combout  & ( \Add2~89_OTERM443  ) ) )

	.dataa(!\ShiftRight0~6_OTERM809 ),
	.datab(gnd),
	.datac(!\Selector59~0_OTERM331 ),
	.datad(!\Add2~89_OTERM443 ),
	.datae(!\Selector44~3_OTERM97DUPLICATE_q ),
	.dataf(!\ShiftLeft1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~4 .extended_lut = "off";
defparam \Selector57~4 .lut_mask = 64'h000000FF0A0A0AFF;
defparam \Selector57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N42
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~31_OTERM575  & ( B[2] & ( (B[3]) # (\ShiftRight0~56_OTERM679_OTERM1679 ) ) ) ) # ( !\ShiftRight0~31_OTERM575  & ( B[2] & ( (\ShiftRight0~56_OTERM679_OTERM1679  & !B[3]) ) ) ) # ( \ShiftRight0~31_OTERM575  & ( 
// !B[2] & ( (!B[3] & (\ShiftRight0~44_OTERM663_OTERM1701 )) # (B[3] & ((\ShiftRight0~43_OTERM591 ))) ) ) ) # ( !\ShiftRight0~31_OTERM575  & ( !B[2] & ( (!B[3] & (\ShiftRight0~44_OTERM663_OTERM1701 )) # (B[3] & ((\ShiftRight0~43_OTERM591 ))) ) ) )

	.dataa(!\ShiftRight0~44_OTERM663_OTERM1701 ),
	.datab(!\ShiftRight0~43_OTERM591 ),
	.datac(!\ShiftRight0~56_OTERM679_OTERM1679 ),
	.datad(!B[3]),
	.datae(!\ShiftRight0~31_OTERM575 ),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h553355330F000FFF;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N39
cyclonev_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~52_combout  & ( (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~22_combout  & ( \ShiftRight0~52_combout  & ( (!\B[4]~DUPLICATE_q  & 
// (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155DUPLICATE_q )) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~52_combout  & ( (\B[4]~DUPLICATE_q  & (!\ShiftRight0~6_OTERM809DUPLICATE_q  & \Selector62~2_OTERM155DUPLICATE_q )) ) ) )

	.dataa(!\B[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_OTERM809DUPLICATE_q ),
	.datad(!\Selector62~2_OTERM155DUPLICATE_q ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~0 .extended_lut = "off";
defparam \Selector57~0 .lut_mask = 64'h0000005000A000F0;
defparam \Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N57
cyclonev_lcell_comb \Selector57~7 (
// Equation(s):
// \Selector57~7_combout  = ( \Selector57~0_combout  & ( (!\Selector57~6_combout  & !\Selector56~0_combout ) ) ) # ( !\Selector57~0_combout  & ( (!\Selector57~6_combout  & ((!\Selector56~0_combout ) # ((\Selector57~3_combout  & !\Selector57~4_combout )))) ) 
// )

	.dataa(!\Selector57~6_combout ),
	.datab(!\Selector57~3_combout ),
	.datac(!\Selector57~4_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Selector57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector57~7 .extended_lut = "off";
defparam \Selector57~7 .lut_mask = 64'hAA20AA20AA00AA00;
defparam \Selector57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N9
cyclonev_lcell_comb \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = ( \Selector57~7_combout  & ( (\Selector58~7_combout  & (\Selector60~7_Duplicate_9  & \Selector59~9_Duplicate_11 )) ) )

	.dataa(!\Selector58~7_combout ),
	.datab(gnd),
	.datac(!\Selector60~7_Duplicate_9 ),
	.datad(!\Selector59~9_Duplicate_11 ),
	.datae(gnd),
	.dataf(!\Selector57~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~2 .extended_lut = "off";
defparam \WideNor1~2 .lut_mask = 64'h0000000000050005;
defparam \WideNor1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N0
cyclonev_lcell_comb \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = ( \Selector50~7_combout  & ( \WideNor1~2_combout  & ( (\Selector61~5_combout  & (\Selector47~4_combout  & \WideNor1~1_combout )) ) ) )

	.dataa(!\Selector61~5_combout ),
	.datab(!\Selector47~4_combout ),
	.datac(!\WideNor1~1_combout ),
	.datad(gnd),
	.datae(!\Selector50~7_combout ),
	.dataf(!\WideNor1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~3 .extended_lut = "off";
defparam \WideNor1~3 .lut_mask = 64'h0000000000000101;
defparam \WideNor1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \WideNor1~0_Duplicate (
// Equation(s):
// \WideNor1~0_Duplicate_16  = ( \Selector51~2_combout  & ( (!\Selector53~2_combout  & (!\Selector56~3_combout  & (!\Selector53~0_combout  & !\Selector56~1_combout ))) ) )

	.dataa(!\Selector53~2_combout ),
	.datab(!\Selector56~3_combout ),
	.datac(!\Selector53~0_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(gnd),
	.dataf(!\Selector51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~0_Duplicate_16 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~0_Duplicate .extended_lut = "off";
defparam \WideNor1~0_Duplicate .lut_mask = 64'h0000000080008000;
defparam \WideNor1~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N27
cyclonev_lcell_comb \WideNor1~10 (
// Equation(s):
// \WideNor1~10_combout  = ( \WideNor1~0_Duplicate_16  & ( (!\Selector44~5_combout  & \WideNor1~3_combout ) ) )

	.dataa(!\Selector44~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideNor1~3_combout ),
	.datae(gnd),
	.dataf(!\WideNor1~0_Duplicate_16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~10 .extended_lut = "off";
defparam \WideNor1~10 .lut_mask = 64'h0000000000AA00AA;
defparam \WideNor1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N48
cyclonev_lcell_comb \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = ( !\Selector37~4_combout  & ( \WideNor1~10_combout  & ( (!\Selector36~4_combout  & (\Selector43~6_combout  & (!\Selector41~3_combout  & \WideNor1~9_combout ))) ) ) )

	.dataa(!\Selector36~4_combout ),
	.datab(!\Selector43~6_combout ),
	.datac(!\Selector41~3_combout ),
	.datad(!\WideNor1~9_combout ),
	.datae(!\Selector37~4_combout ),
	.dataf(!\WideNor1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~4 .extended_lut = "off";
defparam \WideNor1~4 .lut_mask = 64'h0000000000200000;
defparam \WideNor1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \WideNor1~5 (
// Equation(s):
// \WideNor1~5_combout  = ( \WideNor1~4_combout  & ( (!\Selector34~7_combout  & (\Selector33~6_combout  & (!\Selector33~4_combout  & !\Selector34~5_combout ))) ) )

	.dataa(!\Selector34~7_combout ),
	.datab(!\Selector33~6_combout ),
	.datac(!\Selector33~4_combout ),
	.datad(!\Selector34~5_combout ),
	.datae(gnd),
	.dataf(!\WideNor1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~5 .extended_lut = "off";
defparam \WideNor1~5 .lut_mask = 64'h0000000020002000;
defparam \WideNor1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( state[1] & ( \WideNor1~7_combout  & ( (\Mux34~2_combout  & ((!\Selector63~22_combout ) # ((!state[3]) # (!\WideNor1~5_combout )))) ) ) ) # ( !state[1] & ( \WideNor1~7_combout  & ( \Mux34~2_combout  ) ) ) # ( state[1] & ( 
// !\WideNor1~7_combout  & ( \Mux34~2_combout  ) ) ) # ( !state[1] & ( !\WideNor1~7_combout  & ( \Mux34~2_combout  ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!state[3]),
	.datac(!\WideNor1~5_combout ),
	.datad(!\Mux34~2_combout ),
	.datae(!state[1]),
	.dataf(!\WideNor1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h00FF00FF00FF00FE;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N20
dffeas \state[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \Decoder9~2 (
// Equation(s):
// \Decoder9~2_combout  = ( !state[4] & ( (!state[3] & (!state[1] & !state[2])) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!state[1]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder9~2 .extended_lut = "off";
defparam \Decoder9~2 .lut_mask = 64'hC000C00000000000;
defparam \Decoder9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( state[0] & ( (!\state[1]~DUPLICATE_q  & (state[3] & (\state[2]~DUPLICATE_q  & \state[4]~DUPLICATE_q ))) # (\state[1]~DUPLICATE_q  & (((state[3] & \state[2]~DUPLICATE_q )) # (\state[4]~DUPLICATE_q ))) ) ) # ( !state[0] & ( 
// \state[4]~DUPLICATE_q  ) )

	.dataa(!\state[1]~DUPLICATE_q ),
	.datab(!state[3]),
	.datac(!\state[2]~DUPLICATE_q ),
	.datad(!\state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h00FF00FF01570157;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \IR[31]~DUPLICATE_q  & ( (\IR[26]~DUPLICATE_q  & (state[0] & (IR[28] & \Decoder9~2_combout ))) ) )

	.dataa(!\IR[26]~DUPLICATE_q ),
	.datab(!state[0]),
	.datac(!IR[28]),
	.datad(!\Decoder9~2_combout ),
	.datae(gnd),
	.dataf(!\IR[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h0000000000010001;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = ( \IR[21]~DUPLICATE_q  & ( \Selector63~4_OTERM85  & ( !IR[23] ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( \Selector63~4_OTERM85  & ( (!IR[23]) # ((\Selector24~1_OTERM99DUPLICATE_q  & !IR[20])) ) ) ) # ( \IR[21]~DUPLICATE_q  & ( 
// !\Selector63~4_OTERM85  & ( (\Selector24~1_OTERM99DUPLICATE_q  & (!IR[23] & ((IR[20]) # (\IR[18]~DUPLICATE_q )))) ) ) ) # ( !\IR[21]~DUPLICATE_q  & ( !\Selector63~4_OTERM85  & ( (\Selector24~1_OTERM99DUPLICATE_q  & ((!IR[20] & ((IR[23]) # 
// (\IR[18]~DUPLICATE_q ))) # (IR[20] & ((!IR[23]))))) ) ) )

	.dataa(!\Selector24~1_OTERM99DUPLICATE_q ),
	.datab(!\IR[18]~DUPLICATE_q ),
	.datac(!IR[20]),
	.datad(!IR[23]),
	.datae(!\IR[21]~DUPLICATE_q ),
	.dataf(!\Selector63~4_OTERM85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~1 .extended_lut = "off";
defparam \WideOr4~1 .lut_mask = 64'h15501500FF50FF00;
defparam \WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( !IR[23] & ( IR[20] & ( \IR[18]~DUPLICATE_q  ) ) ) # ( IR[23] & ( !IR[20] & ( !IR[21] ) ) )

	.dataa(gnd),
	.datab(!IR[21]),
	.datac(gnd),
	.datad(!\IR[18]~DUPLICATE_q ),
	.datae(!IR[23]),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h0000CCCC00FF0000;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \WideOr4~2 (
// Equation(s):
// \WideOr4~2_combout  = ( \IR[19]~DUPLICATE_q  & ( IR[25] & ( \WideOr4~1_combout  ) ) ) # ( !\IR[19]~DUPLICATE_q  & ( IR[25] & ( ((\WideOr4~0_combout  & !IR[22])) # (\WideOr4~1_combout ) ) ) )

	.dataa(!\WideOr4~1_combout ),
	.datab(!\WideOr4~0_combout ),
	.datac(!IR[22]),
	.datad(gnd),
	.datae(!\IR[19]~DUPLICATE_q ),
	.dataf(!IR[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~2 .extended_lut = "off";
defparam \WideOr4~2 .lut_mask = 64'h0000000075755555;
defparam \WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( !\WideOr4~2_combout  & ( (\Mux32~1_combout  & (!\IR[29]~DUPLICATE_q  & (IR[30] & IR[27]))) ) )

	.dataa(!\Mux32~1_combout ),
	.datab(!\IR[29]~DUPLICATE_q ),
	.datac(!IR[30]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\WideOr4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h0004000400000000;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \Mux32~2_combout  ) # ( !\Mux32~2_combout  & ( ((\Decoder9~2_combout  & (\Mux34~0_OTERM113  & state[0]))) # (\Mux32~0_combout ) ) )

	.dataa(!\Decoder9~2_combout ),
	.datab(!\Mux32~0_combout ),
	.datac(!\Mux34~0_OTERM113 ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h33373337FFFFFFFF;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \state[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \state[1]~DUPLICATE_q  & ( \Selector63~22_combout  & ( (!\state[2]~DUPLICATE_q  & (\state[3]~DUPLICATE_q )) # (\state[2]~DUPLICATE_q  & (state[4] & ((\state[0]~DUPLICATE_q ) # (\state[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\state[1]~DUPLICATE_q  & ( \Selector63~22_combout  & ( (!\state[2]~DUPLICATE_q  & ((!\state[0]~DUPLICATE_q  & (\state[3]~DUPLICATE_q )) # (\state[0]~DUPLICATE_q  & ((!state[4]))))) # (\state[2]~DUPLICATE_q  & (\state[3]~DUPLICATE_q  & (state[4]))) ) ) ) 
// # ( \state[1]~DUPLICATE_q  & ( !\Selector63~22_combout  & ( ((\state[2]~DUPLICATE_q  & (state[4] & \state[0]~DUPLICATE_q ))) # (\state[3]~DUPLICATE_q ) ) ) ) # ( !\state[1]~DUPLICATE_q  & ( !\Selector63~22_combout  & ( (!\state[2]~DUPLICATE_q  & 
// ((!\state[0]~DUPLICATE_q  & (\state[3]~DUPLICATE_q )) # (\state[0]~DUPLICATE_q  & ((!state[4]))))) # (\state[2]~DUPLICATE_q  & (\state[3]~DUPLICATE_q )) ) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[2]~DUPLICATE_q ),
	.datac(!state[4]),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(!\state[1]~DUPLICATE_q ),
	.dataf(!\Selector63~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h55D1555745C14547;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (!\Selector62~1_OTERM115  & (((IR[29] & \IR[28]~DUPLICATE_q )))) # (\Selector62~1_OTERM115  & (((!\WideOr4~2_combout  & \IR[28]~DUPLICATE_q )) # (IR[29])))

	.dataa(!\WideOr4~2_combout ),
	.datab(!\Selector62~1_OTERM115 ),
	.datac(!IR[29]),
	.datad(!\IR[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h032F032F032F032F;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \Mux33~2_Duplicate (
// Equation(s):
// \Mux33~2_Duplicate_6  = ( \Mux33~4_combout  & ( (IR[31] & (IR[30] & \Mux33~0_combout )) ) )

	.dataa(!IR[31]),
	.datab(gnd),
	.datac(!IR[30]),
	.datad(!\Mux33~0_combout ),
	.datae(gnd),
	.dataf(!\Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2_Duplicate .extended_lut = "off";
defparam \Mux33~2_Duplicate .lut_mask = 64'h0000000000050005;
defparam \Mux33~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \Mux33~2_Duplicate_6  & ( (\state[3]~DUPLICATE_q  & (\state[1]~DUPLICATE_q  & \state[0]~DUPLICATE_q )) ) ) # ( !\Mux33~2_Duplicate_6  & ( (!\state[3]~DUPLICATE_q ) # ((\state[1]~DUPLICATE_q  & \state[0]~DUPLICATE_q )) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!\state[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~2_Duplicate_6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'hABABABAB01010101;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \WideNor1~5_combout  & ( \WideNor1~7_combout  & ( (!state[4] & (!\Mux33~3_combout  & ((!state[1]) # (\Mux33~4_combout )))) # (state[4] & (((\Mux33~4_combout )))) ) ) ) # ( !\WideNor1~5_combout  & ( \WideNor1~7_combout  & ( (!state[4] 
// & ((!\Mux33~3_combout ))) # (state[4] & (\Mux33~4_combout )) ) ) ) # ( \WideNor1~5_combout  & ( !\WideNor1~7_combout  & ( (!state[4] & ((!\Mux33~3_combout ))) # (state[4] & (\Mux33~4_combout )) ) ) ) # ( !\WideNor1~5_combout  & ( !\WideNor1~7_combout  & ( 
// (!state[4] & ((!\Mux33~3_combout ))) # (state[4] & (\Mux33~4_combout )) ) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!\Mux33~4_combout ),
	.datad(!\Mux33~3_combout ),
	.datae(!\WideNor1~5_combout ),
	.dataf(!\WideNor1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'hAF05AF05AF058F05;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \state[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[3]~DUPLICATE .is_wysiwyg = "true";
defparam \state[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ( \state[2]~DUPLICATE_q  & ( (!\state[1]~DUPLICATE_q  & (!\state[3]~DUPLICATE_q  & ((!\state[0]~DUPLICATE_q )))) # (\state[1]~DUPLICATE_q  & (!state[4] & (!\state[3]~DUPLICATE_q  $ (!\state[0]~DUPLICATE_q )))) ) ) # ( 
// !\state[2]~DUPLICATE_q  & ( (!\state[1]~DUPLICATE_q  & (state[4] & (!\state[3]~DUPLICATE_q  $ (!\state[0]~DUPLICATE_q )))) # (\state[1]~DUPLICATE_q  & (\state[3]~DUPLICATE_q  & (!state[4] & \state[0]~DUPLICATE_q ))) ) )

	.dataa(!\state[3]~DUPLICATE_q ),
	.datab(!\state[1]~DUPLICATE_q ),
	.datac(!state[4]),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr19~0 .extended_lut = "off";
defparam \WideOr19~0 .lut_mask = 64'h0418041898209820;
defparam \WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \memin[6]~91 (
// Equation(s):
// \memin[6]~91_combout  = ( \DrPC~0_combout  & ( \WideOr21~0_combout  & ( ((!\WideOr22~0_combout  & (!IR[14])) # (\WideOr22~0_combout  & ((!IR[12])))) # (PC[6]) ) ) ) # ( !\DrPC~0_combout  & ( \WideOr21~0_combout  & ( (!\WideOr22~0_combout  & (!IR[14])) # 
// (\WideOr22~0_combout  & ((!IR[12]))) ) ) ) # ( \DrPC~0_combout  & ( !\WideOr21~0_combout  & ( PC[6] ) ) )

	.dataa(!IR[14]),
	.datab(!PC[6]),
	.datac(!IR[12]),
	.datad(!\WideOr22~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\WideOr21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~91 .extended_lut = "off";
defparam \memin[6]~91 .lut_mask = 64'h00003333AAF0BBF3;
defparam \memin[6]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N40
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N14
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[6]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~92_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y22_N44
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~45_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~45_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~92_combout }),
	.portaaddr({\MAR[14]~DUPLICATE_q ,MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~124_combout ,\memin[13]~120_combout ,\memin[12]~116_combout ,\memin[11]~112_combout ,\memin[10]~108_combout ,\memin[9]~104_combout ,\memin[8]~100_combout ,\memin[7]~96_combout ,\memin[6]~92_combout ,\memin[5]~88_combout ,\memin[4]~84_combout ,
\memin[3]~80_combout ,\memin[2]~76_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057FD050400100800001400000D200000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \memin[6]~89 (
// Equation(s):
// \memin[6]~89_combout  = ( \dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( \dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\dmem~7_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~89 .extended_lut = "off";
defparam \memin[6]~89 .lut_mask = 64'h0003F0F30C0FFCFF;
defparam \memin[6]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \memin[6]~90 (
// Equation(s):
// \memin[6]~90_combout  = ( \memin[6]~89_combout  & ( (\Decoder4~0_combout  & (((dmem_rtl_0_bypass[42] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[41]))) ) ) # ( !\memin[6]~89_combout  & ( (dmem_rtl_0_bypass[41] & (\Decoder4~0_combout  & 
// ((!dmem_rtl_0_bypass[42]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(!\dmem~40_combout ),
	.datac(!dmem_rtl_0_bypass[41]),
	.datad(!\Decoder4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[6]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~90 .extended_lut = "off";
defparam \memin[6]~90 .lut_mask = 64'h000B000B004F004F;
defparam \memin[6]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \regs~121 (
// Equation(s):
// \regs~121_combout  = ( \memin[6]~92_combout  & ( \regs~87_combout  ) )

	.dataa(gnd),
	.datab(!\regs~87_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~121 .extended_lut = "off";
defparam \regs~121 .lut_mask = 64'h0000000033333333;
defparam \regs~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \regs[14][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \regs~120 (
// Equation(s):
// \regs~120_combout  = ( \regs~85_combout  & ( \memin[6]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~85_combout ),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~120 .extended_lut = "off";
defparam \regs~120 .lut_mask = 64'h000000000000FFFF;
defparam \regs~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \regs[13][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~120_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \regs~119 (
// Equation(s):
// \regs~119_combout  = ( \memin[6]~92_combout  & ( \regs~83_combout  ) )

	.dataa(!\regs~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~119 .extended_lut = "off";
defparam \regs~119 .lut_mask = 64'h0000000055555555;
defparam \regs~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N55
dffeas \regs[12][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N18
cyclonev_lcell_comb \regs~122 (
// Equation(s):
// \regs~122_combout  = ( \regs~89_combout  & ( \memin[6]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~89_combout ),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~122 .extended_lut = "off";
defparam \regs~122 .lut_mask = 64'h000000000000FFFF;
defparam \regs~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \regs[15][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~122_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[15][6]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[14][6]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[13][6]~q  ) 
// ) ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[12][6]~q  ) ) )

	.dataa(!\regs[14][6]~q ),
	.datab(!\regs[13][6]~q ),
	.datac(!\regs[12][6]~q ),
	.datad(!\regs[15][6]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \regs~107 (
// Equation(s):
// \regs~107_combout  = ( \memin[6]~92_combout  & ( \regs~41_combout  ) )

	.dataa(gnd),
	.datab(!\regs~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~107 .extended_lut = "off";
defparam \regs~107 .lut_mask = 64'h0000000033333333;
defparam \regs~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N49
dffeas \regs[0][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~107_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N39
cyclonev_lcell_comb \regs~110 (
// Equation(s):
// \regs~110_combout  = ( \memin[6]~92_combout  & ( \regs~53_combout  ) )

	.dataa(!\regs~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~110 .extended_lut = "off";
defparam \regs~110 .lut_mask = 64'h0000000055555555;
defparam \regs~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N40
dffeas \regs[3][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~110_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \regs~108 (
// Equation(s):
// \regs~108_combout  = ( \memin[6]~92_combout  & ( \regs~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~46_combout ),
	.datad(gnd),
	.datae(!\memin[6]~92_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~108 .extended_lut = "off";
defparam \regs~108 .lut_mask = 64'h00000F0F00000F0F;
defparam \regs~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \regs[1][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~108_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \regs~109 (
// Equation(s):
// \regs~109_combout  = ( \memin[6]~92_combout  & ( \regs~51_combout  ) )

	.dataa(gnd),
	.datab(!\regs~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~109 .extended_lut = "off";
defparam \regs~109 .lut_mask = 64'h0000000033333333;
defparam \regs~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \regs[2][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[3][6]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[2][6]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[1][6]~q  ) ) 
// ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[0][6]~q  ) ) )

	.dataa(!\regs[0][6]~q ),
	.datab(!\regs[3][6]~q ),
	.datac(!\regs[1][6]~q ),
	.datad(!\regs[2][6]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \regs~112 (
// Equation(s):
// \regs~112_combout  = ( \regs~59_combout  & ( \memin[6]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~59_combout ),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~112 .extended_lut = "off";
defparam \regs~112 .lut_mask = 64'h000000000000FFFF;
defparam \regs~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N56
dffeas \regs[5][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~112_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N18
cyclonev_lcell_comb \regs~113 (
// Equation(s):
// \regs~113_combout  = ( \memin[6]~92_combout  & ( \regs~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~113 .extended_lut = "off";
defparam \regs~113 .lut_mask = 64'h000000000F0F0F0F;
defparam \regs~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \regs[6][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~113_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \regs~114 (
// Equation(s):
// \regs~114_combout  = ( \memin[6]~92_combout  & ( \regs~67_combout  ) )

	.dataa(!\regs~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~114 .extended_lut = "off";
defparam \regs~114 .lut_mask = 64'h0000000055555555;
defparam \regs~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N40
dffeas \regs[7][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~114_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \regs~111 (
// Equation(s):
// \regs~111_combout  = ( \regs~55_combout  & ( \memin[6]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~55_combout ),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~111 .extended_lut = "off";
defparam \regs~111 .lut_mask = 64'h000000000000FFFF;
defparam \regs~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \regs[4][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~111_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[7][6]~q  ) ) ) # ( !\Selector72~4_combout  & ( \Selector71~4_combout  & ( \regs[6][6]~q  ) ) ) # ( \Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[5][6]~q  ) ) 
// ) # ( !\Selector72~4_combout  & ( !\Selector71~4_combout  & ( \regs[4][6]~q  ) ) )

	.dataa(!\regs[5][6]~q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\regs[7][6]~q ),
	.datad(!\regs[4][6]~q ),
	.datae(!\Selector72~4_combout ),
	.dataf(!\Selector71~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \regs~115 (
// Equation(s):
// \regs~115_combout  = ( \memin[6]~92_combout  & ( \regs~71_combout  ) )

	.dataa(gnd),
	.datab(!\regs~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~115 .extended_lut = "off";
defparam \regs~115 .lut_mask = 64'h0000000033333333;
defparam \regs~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N56
dffeas \regs[8][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \regs~117 (
// Equation(s):
// \regs~117_combout  = ( \memin[6]~92_combout  & ( \regs~77_combout  ) )

	.dataa(!\regs~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~117 .extended_lut = "off";
defparam \regs~117 .lut_mask = 64'h0000000055555555;
defparam \regs~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N40
dffeas \regs[10][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \regs~118 (
// Equation(s):
// \regs~118_combout  = ( \memin[6]~92_combout  & ( \regs~79_combout  ) )

	.dataa(!\regs~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~118 .extended_lut = "off";
defparam \regs~118 .lut_mask = 64'h0000000055555555;
defparam \regs~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N35
dffeas \regs[11][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~118_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \regs~116 (
// Equation(s):
// \regs~116_combout  = ( \regs~73_combout  & ( \memin[6]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~73_combout ),
	.dataf(!\memin[6]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~116 .extended_lut = "off";
defparam \regs~116 .lut_mask = 64'h000000000000FFFF;
defparam \regs~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N35
dffeas \regs[9][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~116_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[11][6]~DUPLICATE_q  ) ) ) # ( !\Selector71~4_combout  & ( \Selector72~4_combout  & ( \regs[9][6]~q  ) ) ) # ( \Selector71~4_combout  & ( !\Selector72~4_combout  & ( 
// \regs[10][6]~q  ) ) ) # ( !\Selector71~4_combout  & ( !\Selector72~4_combout  & ( \regs[8][6]~q  ) ) )

	.dataa(!\regs[8][6]~q ),
	.datab(!\regs[10][6]~q ),
	.datac(!\regs[11][6]~DUPLICATE_q ),
	.datad(!\regs[9][6]~q ),
	.datae(!\Selector71~4_combout ),
	.dataf(!\Selector72~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~1_combout  & ( \Mux25~2_combout  & ( (!\Selector69~4_combout  & (((\Mux25~0_combout ) # (\Selector70~4_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )) # (\Mux25~3_combout ))) ) ) ) # ( !\Mux25~1_combout  
// & ( \Mux25~2_combout  & ( (!\Selector69~4_combout  & (((!\Selector70~4_combout  & \Mux25~0_combout )))) # (\Selector69~4_combout  & (((!\Selector70~4_combout )) # (\Mux25~3_combout ))) ) ) ) # ( \Mux25~1_combout  & ( !\Mux25~2_combout  & ( 
// (!\Selector69~4_combout  & (((\Mux25~0_combout ) # (\Selector70~4_combout )))) # (\Selector69~4_combout  & (\Mux25~3_combout  & (\Selector70~4_combout ))) ) ) ) # ( !\Mux25~1_combout  & ( !\Mux25~2_combout  & ( (!\Selector69~4_combout  & 
// (((!\Selector70~4_combout  & \Mux25~0_combout )))) # (\Selector69~4_combout  & (\Mux25~3_combout  & (\Selector70~4_combout ))) ) ) )

	.dataa(!\Selector69~4_combout ),
	.datab(!\Mux25~3_combout ),
	.datac(!\Selector70~4_combout ),
	.datad(!\Mux25~0_combout ),
	.datae(!\Mux25~1_combout ),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \memin[6]~92 (
// Equation(s):
// \memin[6]~92_combout  = ( \Selector57~7_combout  & ( \Mux25~4_combout  & ( ((\WideOr24~0_combout ) # (\memin[6]~90_combout )) # (\memin[6]~91_combout ) ) ) ) # ( !\Selector57~7_combout  & ( \Mux25~4_combout  & ( (((\WideOr24~0_combout ) # 
// (\memin[6]~90_combout )) # (\memin[6]~91_combout )) # (\WideOr19~0_combout ) ) ) ) # ( \Selector57~7_combout  & ( !\Mux25~4_combout  & ( (\memin[6]~90_combout ) # (\memin[6]~91_combout ) ) ) ) # ( !\Selector57~7_combout  & ( !\Mux25~4_combout  & ( 
// ((\memin[6]~90_combout ) # (\memin[6]~91_combout )) # (\WideOr19~0_combout ) ) ) )

	.dataa(!\WideOr19~0_combout ),
	.datab(!\memin[6]~91_combout ),
	.datac(!\memin[6]~90_combout ),
	.datad(!\WideOr24~0_combout ),
	.datae(!\Selector57~7_combout ),
	.dataf(!\Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~92 .extended_lut = "off";
defparam \memin[6]~92 .lut_mask = 64'h7F7F3F3F7FFF3FFF;
defparam \memin[6]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~26  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \Add0~25_sumout  & ( (!\LdPC~1_combout ) # (\memin[6]~92_combout ) ) ) # ( !\Add0~25_sumout  & ( (\LdPC~1_combout  & \memin[6]~92_combout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[6]~92_combout ),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N58
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \memin[7]~96_combout  & ( (\Add0~29_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[7]~96_combout  & ( (!\LdPC~1_combout  & \Add0~29_sumout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N55
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N48
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( !PC[3] & ( PC[6] & ( (!PC[9] & (!PC[8] & (\PC[5]~DUPLICATE_q  & PC[4]))) # (PC[9] & (PC[8] & (!\PC[5]~DUPLICATE_q  & !PC[4]))) ) ) ) # ( PC[3] & ( !PC[6] & ( (!PC[4] & ((!PC[9] & (!PC[8] & \PC[5]~DUPLICATE_q )) # (PC[9] & (PC[8] & 
// !\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'h0000180010080000;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N42
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( \imem~3_combout  & ( \imem~125_combout  & ( (!PC[4] $ (\PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !\imem~3_combout  & ( \imem~125_combout  ) ) # ( \imem~3_combout  & ( !\imem~125_combout  ) ) # ( !\imem~3_combout  & ( 
// !\imem~125_combout  ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~3_combout ),
	.dataf(!\imem~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'hFFFFFFFFFFFFD7D7;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \IR[26]_NEW216 (
// Equation(s):
// \IR[26]_OTERM217  = (!\Decoder9~1_combout  & ((\IR[26]~DUPLICATE_q ))) # (\Decoder9~1_combout  & (\imem~126_combout ))

	.dataa(gnd),
	.datab(!\imem~126_combout ),
	.datac(!\IR[26]~DUPLICATE_q ),
	.datad(!\Decoder9~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[26]_OTERM217 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[26]_NEW216 .extended_lut = "off";
defparam \IR[26]_NEW216 .lut_mask = 64'h0F330F330F330F33;
defparam \IR[26]_NEW216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N4
dffeas \IR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\IR[26]_OTERM217 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[26] .is_wysiwyg = "true";
defparam \IR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \Selector63~16 (
// Equation(s):
// \Selector63~16_combout  = ( IR[30] & ( IR[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~16 .extended_lut = "off";
defparam \Selector63~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector63~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \Selector63~22 (
// Equation(s):
// \Selector63~22_combout  = ( \Selector63~15_combout  & ( (!\Selector63~16_combout  & \Selector63~21_combout ) ) ) # ( !\Selector63~15_combout  & ( \Selector63~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~16_combout ),
	.datad(!\Selector63~21_combout ),
	.datae(gnd),
	.dataf(!\Selector63~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~22 .extended_lut = "off";
defparam \Selector63~22 .lut_mask = 64'h00FF00FF00F000F0;
defparam \Selector63~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N33
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \WideNor1~5_combout  & ( \WideNor1~7_combout  & ( (!\Mux35~1_combout  & (((!\Selector63~22_combout  & !\Mux35~3_combout )) # (\Mux35~2_combout ))) # (\Mux35~1_combout  & (((!\Mux35~3_combout )))) ) ) ) # ( !\WideNor1~5_combout  & ( 
// \WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((!\Mux35~1_combout  & \Mux35~2_combout )) ) ) ) # ( \WideNor1~5_combout  & ( !\WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((!\Mux35~1_combout  & \Mux35~2_combout )) ) ) ) # ( !\WideNor1~5_combout  & ( 
// !\WideNor1~7_combout  & ( (!\Mux35~3_combout ) # ((!\Mux35~1_combout  & \Mux35~2_combout )) ) ) )

	.dataa(!\Selector63~22_combout ),
	.datab(!\Mux35~3_combout ),
	.datac(!\Mux35~1_combout ),
	.datad(!\Mux35~2_combout ),
	.datae(!\WideNor1~5_combout ),
	.dataf(!\WideNor1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'hCCFCCCFCCCFC8CFC;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N35
dffeas \state[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \LdPC~0 (
// Equation(s):
// \LdPC~0_combout  = ( state[3] & ( (state[1] & (!\state[4]~DUPLICATE_q  & state[0])) ) ) # ( !state[3] & ( (!state[1] & (\state[4]~DUPLICATE_q  & state[0])) ) )

	.dataa(gnd),
	.datab(!state[1]),
	.datac(!\state[4]~DUPLICATE_q ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~0 .extended_lut = "off";
defparam \LdPC~0 .lut_mask = 64'h000C000C00300030;
defparam \LdPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \LdPC~1 (
// Equation(s):
// \LdPC~1_combout  = ( \LdPC~0_combout  & ( !state[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LdPC~0_combout ),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~1 .extended_lut = "off";
defparam \LdPC~1 .lut_mask = 64'h0000FFFF00000000;
defparam \LdPC~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N33
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \memin[9]~104_combout  & ( (\Add0~17_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[9]~104_combout  & ( (!\LdPC~1_combout  & \Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(gnd),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\memin[9]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N34
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[3] & \PC[5]~DUPLICATE_q ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[3] & ((!\PC[5]~DUPLICATE_q ) # (PC[4]))) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h3303330300CC00CC;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N33
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[3] & ((!PC[4]) # (\PC[5]~DUPLICATE_q ))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[4] & (!PC[3] $ (\PC[5]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h00C300C3CC0CCC0C;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~8_combout  & ( (PC[9] & (!PC[6] & (!\PC[7]~DUPLICATE_q  & !\imem~7_combout ))) ) ) # ( !\imem~8_combout  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & ((!\imem~7_combout ) # (PC[6])))) ) )

	.dataa(!PC[9]),
	.datab(!PC[6]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~7_combout ),
	.datae(gnd),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h5010501040004000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (((PC[3]) # (PC[4])))) # (\PC[5]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & ((!PC[4]) # (PC[3])))) ) ) ) # ( !PC[6] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] & 
// (!\PC[5]~DUPLICATE_q  $ (PC[3])))) # (\PC[7]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & ((!PC[4]) # (!PC[3]))) # (\PC[5]~DUPLICATE_q  & (!PC[4] & !PC[3])))) ) ) ) # ( PC[6] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] & ((!\PC[5]~DUPLICATE_q 
// ) # (!PC[3])))) # (\PC[7]~DUPLICATE_q  & (PC[4] & (!\PC[5]~DUPLICATE_q  $ (PC[3])))) ) ) ) # ( !PC[6] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (((PC[4] & !PC[3])))) # (\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[4] & PC[3]))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0A40A481D4601CDD;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[7] & ( PC[4] & ( (!PC[6] & ((!PC[3] & ((!\PC[5]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) # (PC[3] & (!\PC[5]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!PC[6] & ((!\PC[2]~DUPLICATE_q ) # (PC[3]))) ) ) 
// )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0000AA22000082A8;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~5_combout  & ( (\imem~6_combout  & (((\imem~4_combout ) # (\imem~9_combout )) # (PC[9]))) ) ) # ( !\imem~5_combout  & ( (\imem~6_combout  & (((!PC[9] & \imem~4_combout )) # (\imem~9_combout ))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~6_combout ),
	.datac(!\imem~9_combout ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0323032313331333;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N50
dffeas \IR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[10][3]~q  & ( \IR[2]~DUPLICATE_q  & ( (!IR[3]) # (\regs[2][3]~q ) ) ) ) # ( !\regs[10][3]~q  & ( \IR[2]~DUPLICATE_q  & ( (IR[3] & \regs[2][3]~q ) ) ) ) # ( \regs[10][3]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & ((\regs[14][3]~q 
// ))) # (IR[3] & (\regs[6][3]~q )) ) ) ) # ( !\regs[10][3]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & ((\regs[14][3]~q ))) # (IR[3] & (\regs[6][3]~q )) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[2][3]~q ),
	.datac(!\regs[6][3]~q ),
	.datad(!\regs[14][3]~q ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N56
dffeas \regs[12][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~40_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[4][3]~q  & ( IR[2] & ( (!IR[3] & ((\regs[8][3]~q ))) # (IR[3] & (\regs[0][3]~q )) ) ) ) # ( !\regs[4][3]~q  & ( IR[2] & ( (!IR[3] & ((\regs[8][3]~q ))) # (IR[3] & (\regs[0][3]~q )) ) ) ) # ( \regs[4][3]~q  & ( !IR[2] & ( 
// (IR[3]) # (\regs[12][3]~DUPLICATE_q ) ) ) ) # ( !\regs[4][3]~q  & ( !IR[2] & ( (\regs[12][3]~DUPLICATE_q  & !IR[3]) ) ) )

	.dataa(!\regs[12][3]~DUPLICATE_q ),
	.datab(!IR[3]),
	.datac(!\regs[0][3]~q ),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[4][3]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[5][3]~q  & ( IR[2] & ( (!IR[3] & (\regs[9][3]~q )) # (IR[3] & ((\regs[1][3]~q ))) ) ) ) # ( !\regs[5][3]~q  & ( IR[2] & ( (!IR[3] & (\regs[9][3]~q )) # (IR[3] & ((\regs[1][3]~q ))) ) ) ) # ( \regs[5][3]~q  & ( !IR[2] & ( 
// (IR[3]) # (\regs[13][3]~q ) ) ) ) # ( !\regs[5][3]~q  & ( !IR[2] & ( (\regs[13][3]~q  & !IR[3]) ) ) )

	.dataa(!\regs[13][3]~q ),
	.datab(!IR[3]),
	.datac(!\regs[9][3]~q ),
	.datad(!\regs[1][3]~q ),
	.datae(!\regs[5][3]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[11][3]~q  & ( \IR[2]~DUPLICATE_q  & ( (!IR[3]) # (\regs[3][3]~q ) ) ) ) # ( !\regs[11][3]~q  & ( \IR[2]~DUPLICATE_q  & ( (IR[3] & \regs[3][3]~q ) ) ) ) # ( \regs[11][3]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & (\regs[15][3]~q 
// )) # (IR[3] & ((\regs[7][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & (\regs[15][3]~q )) # (IR[3] & ((\regs[7][3]~q ))) ) ) )

	.dataa(!\regs[15][3]~q ),
	.datab(!IR[3]),
	.datac(!\regs[3][3]~q ),
	.datad(!\regs[7][3]~q ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h447744770303CFCF;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N57
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~3_combout  & ( IR[0] & ( (!IR[1] & ((\Mux57~0_combout ))) # (IR[1] & (\Mux57~2_combout )) ) ) ) # ( !\Mux57~3_combout  & ( IR[0] & ( (!IR[1] & ((\Mux57~0_combout ))) # (IR[1] & (\Mux57~2_combout )) ) ) ) # ( \Mux57~3_combout  
// & ( !IR[0] & ( (\Mux57~1_combout ) # (IR[1]) ) ) ) # ( !\Mux57~3_combout  & ( !IR[0] & ( (!IR[1] & \Mux57~1_combout ) ) ) )

	.dataa(!IR[1]),
	.datab(!\Mux57~2_combout ),
	.datac(!\Mux57~0_combout ),
	.datad(!\Mux57~1_combout ),
	.datae(!\Mux57~3_combout ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[1][1]~q  & ( \regs[5][1]~q  & ( ((!IR[2] & (\regs[13][1]~q )) # (IR[2] & ((\regs[9][1]~q )))) # (IR[3]) ) ) ) # ( !\regs[1][1]~q  & ( \regs[5][1]~q  & ( (!IR[3] & ((!IR[2] & (\regs[13][1]~q )) # (IR[2] & ((\regs[9][1]~q ))))) # 
// (IR[3] & (((!IR[2])))) ) ) ) # ( \regs[1][1]~q  & ( !\regs[5][1]~q  & ( (!IR[3] & ((!IR[2] & (\regs[13][1]~q )) # (IR[2] & ((\regs[9][1]~q ))))) # (IR[3] & (((IR[2])))) ) ) ) # ( !\regs[1][1]~q  & ( !\regs[5][1]~q  & ( (!IR[3] & ((!IR[2] & (\regs[13][1]~q 
// )) # (IR[2] & ((\regs[9][1]~q ))))) ) ) )

	.dataa(!\regs[13][1]~q ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\regs[9][1]~q ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\regs[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h404C434F707C737F;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N20
dffeas \regs[12][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[4][1]~q  & ( IR[2] & ( (!IR[3] & ((\regs[8][1]~q ))) # (IR[3] & (\regs[0][1]~q )) ) ) ) # ( !\regs[4][1]~q  & ( IR[2] & ( (!IR[3] & ((\regs[8][1]~q ))) # (IR[3] & (\regs[0][1]~q )) ) ) ) # ( \regs[4][1]~q  & ( !IR[2] & ( 
// (\regs[12][1]~q ) # (IR[3]) ) ) ) # ( !\regs[4][1]~q  & ( !IR[2] & ( (!IR[3] & \regs[12][1]~q ) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[0][1]~q ),
	.datac(!\regs[12][1]~q ),
	.datad(!\regs[8][1]~q ),
	.datae(!\regs[4][1]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[11][1]~q  & ( \regs[3][1]~q  & ( ((!IR[3] & ((\regs[15][1]~q ))) # (IR[3] & (\regs[7][1]~q ))) # (IR[2]) ) ) ) # ( !\regs[11][1]~q  & ( \regs[3][1]~q  & ( (!IR[3] & (!IR[2] & ((\regs[15][1]~q )))) # (IR[3] & (((\regs[7][1]~q )) 
// # (IR[2]))) ) ) ) # ( \regs[11][1]~q  & ( !\regs[3][1]~q  & ( (!IR[3] & (((\regs[15][1]~q )) # (IR[2]))) # (IR[3] & (!IR[2] & (\regs[7][1]~q ))) ) ) ) # ( !\regs[11][1]~q  & ( !\regs[3][1]~q  & ( (!IR[2] & ((!IR[3] & ((\regs[15][1]~q ))) # (IR[3] & 
// (\regs[7][1]~q )))) ) ) )

	.dataa(!IR[3]),
	.datab(!IR[2]),
	.datac(!\regs[7][1]~q ),
	.datad(!\regs[15][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\regs[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N8
dffeas \regs[10][1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[14][1]~q  & ( \regs[10][1]~DUPLICATE_q  & ( (!IR[3]) # ((!IR[2] & ((\regs[6][1]~q ))) # (IR[2] & (\regs[2][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( \regs[10][1]~DUPLICATE_q  & ( (!IR[2] & (IR[3] & ((\regs[6][1]~q )))) # (IR[2] & 
// ((!IR[3]) # ((\regs[2][1]~q )))) ) ) ) # ( \regs[14][1]~q  & ( !\regs[10][1]~DUPLICATE_q  & ( (!IR[2] & ((!IR[3]) # ((\regs[6][1]~q )))) # (IR[2] & (IR[3] & (\regs[2][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( !\regs[10][1]~DUPLICATE_q  & ( (IR[3] & ((!IR[2] 
// & ((\regs[6][1]~q ))) # (IR[2] & (\regs[2][1]~q )))) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[3]),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[6][1]~q ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\regs[10][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~3_combout  & ( \Mux59~2_combout  & ( ((!IR[0] & (\Mux59~1_combout )) # (IR[0] & ((\Mux59~0_combout )))) # (IR[1]) ) ) ) # ( !\Mux59~3_combout  & ( \Mux59~2_combout  & ( (!IR[0] & (\Mux59~1_combout  & (!IR[1]))) # (IR[0] & 
// (((\Mux59~0_combout ) # (IR[1])))) ) ) ) # ( \Mux59~3_combout  & ( !\Mux59~2_combout  & ( (!IR[0] & (((IR[1])) # (\Mux59~1_combout ))) # (IR[0] & (((!IR[1] & \Mux59~0_combout )))) ) ) ) # ( !\Mux59~3_combout  & ( !\Mux59~2_combout  & ( (!IR[1] & ((!IR[0] 
// & (\Mux59~1_combout )) # (IR[0] & ((\Mux59~0_combout ))))) ) ) )

	.dataa(!\Mux59~1_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux59~0_combout ),
	.datae(!\Mux59~3_combout ),
	.dataf(!\Mux59~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( IR[0] & ( \regs[2][0]~q  & ( (\regs[0][0]~q ) # (IR[1]) ) ) ) # ( !IR[0] & ( \regs[2][0]~q  & ( (!IR[1] & (\regs[1][0]~q )) # (IR[1] & ((\regs[3][0]~q ))) ) ) ) # ( IR[0] & ( !\regs[2][0]~q  & ( (!IR[1] & \regs[0][0]~q ) ) ) ) # ( 
// !IR[0] & ( !\regs[2][0]~q  & ( (!IR[1] & (\regs[1][0]~q )) # (IR[1] & ((\regs[3][0]~q ))) ) ) )

	.dataa(!\regs[1][0]~q ),
	.datab(!\regs[3][0]~q ),
	.datac(!IR[1]),
	.datad(!\regs[0][0]~q ),
	.datae(!IR[0]),
	.dataf(!\regs[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h535300F053530FFF;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[13][0]~q  & ( \regs[12][0]~q  & ( (!IR[1]) # ((!IR[0] & (\regs[15][0]~q )) # (IR[0] & ((\regs[14][0]~q )))) ) ) ) # ( !\regs[13][0]~q  & ( \regs[12][0]~q  & ( (!IR[1] & (IR[0])) # (IR[1] & ((!IR[0] & (\regs[15][0]~q )) # (IR[0] 
// & ((\regs[14][0]~q ))))) ) ) ) # ( \regs[13][0]~q  & ( !\regs[12][0]~q  & ( (!IR[1] & (!IR[0])) # (IR[1] & ((!IR[0] & (\regs[15][0]~q )) # (IR[0] & ((\regs[14][0]~q ))))) ) ) ) # ( !\regs[13][0]~q  & ( !\regs[12][0]~q  & ( (IR[1] & ((!IR[0] & 
// (\regs[15][0]~q )) # (IR[0] & ((\regs[14][0]~q ))))) ) ) )

	.dataa(!IR[1]),
	.datab(!IR[0]),
	.datac(!\regs[15][0]~q ),
	.datad(!\regs[14][0]~q ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\regs[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( IR[1] & ( \regs[8][0]~q  & ( (!IR[0] & ((\regs[11][0]~q ))) # (IR[0] & (\regs[10][0]~q )) ) ) ) # ( !IR[1] & ( \regs[8][0]~q  & ( (IR[0]) # (\regs[9][0]~q ) ) ) ) # ( IR[1] & ( !\regs[8][0]~q  & ( (!IR[0] & ((\regs[11][0]~q ))) # 
// (IR[0] & (\regs[10][0]~q )) ) ) ) # ( !IR[1] & ( !\regs[8][0]~q  & ( (\regs[9][0]~q  & !IR[0]) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\regs[9][0]~q ),
	.datac(!IR[0]),
	.datad(!\regs[11][0]~q ),
	.datae(!IR[1]),
	.dataf(!\regs[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \regs[4][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N10
dffeas \regs[7][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[5][0]~q  & ( \regs[7][0]~q  & ( (!IR[0]) # ((!IR[1] & ((\regs[4][0]~q ))) # (IR[1] & (\regs[6][0]~q ))) ) ) ) # ( !\regs[5][0]~q  & ( \regs[7][0]~q  & ( (!IR[0] & (((IR[1])))) # (IR[0] & ((!IR[1] & ((\regs[4][0]~q ))) # (IR[1] 
// & (\regs[6][0]~q )))) ) ) ) # ( \regs[5][0]~q  & ( !\regs[7][0]~q  & ( (!IR[0] & (((!IR[1])))) # (IR[0] & ((!IR[1] & ((\regs[4][0]~q ))) # (IR[1] & (\regs[6][0]~q )))) ) ) ) # ( !\regs[5][0]~q  & ( !\regs[7][0]~q  & ( (IR[0] & ((!IR[1] & ((\regs[4][0]~q 
// ))) # (IR[1] & (\regs[6][0]~q )))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[6][0]~q ),
	.datac(!IR[1]),
	.datad(!\regs[4][0]~q ),
	.datae(!\regs[5][0]~q ),
	.dataf(!\regs[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( IR[3] & ( \Mux60~1_combout  & ( (!IR[2]) # (\Mux60~0_combout ) ) ) ) # ( !IR[3] & ( \Mux60~1_combout  & ( (!IR[2] & (\Mux60~3_combout )) # (IR[2] & ((\Mux60~2_combout ))) ) ) ) # ( IR[3] & ( !\Mux60~1_combout  & ( (\Mux60~0_combout  
// & IR[2]) ) ) ) # ( !IR[3] & ( !\Mux60~1_combout  & ( (!IR[2] & (\Mux60~3_combout )) # (IR[2] & ((\Mux60~2_combout ))) ) ) )

	.dataa(!\Mux60~0_combout ),
	.datab(!IR[2]),
	.datac(!\Mux60~3_combout ),
	.datad(!\Mux60~2_combout ),
	.datae(!IR[3]),
	.dataf(!\Mux60~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N9
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[13][2]~q  & ( \regs[14][2]~q  & ( (!IR[0] & (((!IR[1])) # (\regs[15][2]~q ))) # (IR[0] & (((\regs[12][2]~q ) # (IR[1])))) ) ) ) # ( !\regs[13][2]~q  & ( \regs[14][2]~q  & ( (!IR[0] & (\regs[15][2]~q  & (IR[1]))) # (IR[0] & 
// (((\regs[12][2]~q ) # (IR[1])))) ) ) ) # ( \regs[13][2]~q  & ( !\regs[14][2]~q  & ( (!IR[0] & (((!IR[1])) # (\regs[15][2]~q ))) # (IR[0] & (((!IR[1] & \regs[12][2]~q )))) ) ) ) # ( !\regs[13][2]~q  & ( !\regs[14][2]~q  & ( (!IR[0] & (\regs[15][2]~q  & 
// (IR[1]))) # (IR[0] & (((!IR[1] & \regs[12][2]~q )))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[15][2]~q ),
	.datac(!IR[1]),
	.datad(!\regs[12][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\regs[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[5][2]~q  & ( \regs[7][2]~q  & ( (!IR[0]) # ((!IR[1] & (\regs[4][2]~q )) # (IR[1] & ((\regs[6][2]~q )))) ) ) ) # ( !\regs[5][2]~q  & ( \regs[7][2]~q  & ( (!IR[0] & (((IR[1])))) # (IR[0] & ((!IR[1] & (\regs[4][2]~q )) # (IR[1] & 
// ((\regs[6][2]~q ))))) ) ) ) # ( \regs[5][2]~q  & ( !\regs[7][2]~q  & ( (!IR[0] & (((!IR[1])))) # (IR[0] & ((!IR[1] & (\regs[4][2]~q )) # (IR[1] & ((\regs[6][2]~q ))))) ) ) ) # ( !\regs[5][2]~q  & ( !\regs[7][2]~q  & ( (IR[0] & ((!IR[1] & (\regs[4][2]~q )) 
// # (IR[1] & ((\regs[6][2]~q ))))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[4][2]~q ),
	.datac(!IR[1]),
	.datad(!\regs[6][2]~q ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[10][2]~q  & ( \regs[11][2]~q  & ( ((!IR[0] & (\regs[9][2]~q )) # (IR[0] & ((\regs[8][2]~q )))) # (IR[1]) ) ) ) # ( !\regs[10][2]~q  & ( \regs[11][2]~q  & ( (!IR[1] & ((!IR[0] & (\regs[9][2]~q )) # (IR[0] & ((\regs[8][2]~q ))))) 
// # (IR[1] & (((!IR[0])))) ) ) ) # ( \regs[10][2]~q  & ( !\regs[11][2]~q  & ( (!IR[1] & ((!IR[0] & (\regs[9][2]~q )) # (IR[0] & ((\regs[8][2]~q ))))) # (IR[1] & (((IR[0])))) ) ) ) # ( !\regs[10][2]~q  & ( !\regs[11][2]~q  & ( (!IR[1] & ((!IR[0] & 
// (\regs[9][2]~q )) # (IR[0] & ((\regs[8][2]~q ))))) ) ) )

	.dataa(!\regs[9][2]~q ),
	.datab(!\regs[8][2]~q ),
	.datac(!IR[1]),
	.datad(!IR[0]),
	.datae(!\regs[10][2]~q ),
	.dataf(!\regs[11][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[1][2]~q  & ( IR[1] & ( (!IR[0] & ((\regs[3][2]~q ))) # (IR[0] & (\regs[2][2]~q )) ) ) ) # ( !\regs[1][2]~q  & ( IR[1] & ( (!IR[0] & ((\regs[3][2]~q ))) # (IR[0] & (\regs[2][2]~q )) ) ) ) # ( \regs[1][2]~q  & ( !IR[1] & ( 
// (!IR[0]) # (\regs[0][2]~q ) ) ) ) # ( !\regs[1][2]~q  & ( !IR[1] & ( (\regs[0][2]~q  & IR[0]) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!\regs[2][2]~q ),
	.datac(!\regs[3][2]~q ),
	.datad(!IR[0]),
	.datae(!\regs[1][2]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~2_combout  & ( \Mux58~0_combout  & ( ((!IR[3] & (\Mux58~3_combout )) # (IR[3] & ((\Mux58~1_combout )))) # (\IR[2]~DUPLICATE_q ) ) ) ) # ( !\Mux58~2_combout  & ( \Mux58~0_combout  & ( (!\IR[2]~DUPLICATE_q  & ((!IR[3] & 
// (\Mux58~3_combout )) # (IR[3] & ((\Mux58~1_combout ))))) # (\IR[2]~DUPLICATE_q  & (((IR[3])))) ) ) ) # ( \Mux58~2_combout  & ( !\Mux58~0_combout  & ( (!\IR[2]~DUPLICATE_q  & ((!IR[3] & (\Mux58~3_combout )) # (IR[3] & ((\Mux58~1_combout ))))) # 
// (\IR[2]~DUPLICATE_q  & (((!IR[3])))) ) ) ) # ( !\Mux58~2_combout  & ( !\Mux58~0_combout  & ( (!\IR[2]~DUPLICATE_q  & ((!IR[3] & (\Mux58~3_combout )) # (IR[3] & ((\Mux58~1_combout ))))) ) ) )

	.dataa(!\Mux58~3_combout ),
	.datab(!\IR[2]~DUPLICATE_q ),
	.datac(!IR[3]),
	.datad(!\Mux58~1_combout ),
	.datae(!\Mux58~2_combout ),
	.dataf(!\Mux58~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h404C707C434F737F;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \Hex0Out|OUT~0 (
// Equation(s):
// \Hex0Out|OUT~0_combout  = ( \Mux60~4_combout  & ( \Mux58~4_combout  & ( (\Mux57~4_combout  & !\Mux59~4_combout ) ) ) ) # ( !\Mux60~4_combout  & ( \Mux58~4_combout  & ( (!\Mux57~4_combout  & !\Mux59~4_combout ) ) ) ) # ( \Mux60~4_combout  & ( 
// !\Mux58~4_combout  & ( !\Mux57~4_combout  $ (\Mux59~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux57~4_combout ),
	.datac(!\Mux59~4_combout ),
	.datad(gnd),
	.datae(!\Mux60~4_combout ),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~0 .extended_lut = "off";
defparam \Hex0Out|OUT~0 .lut_mask = 64'h0000C3C3C0C03030;
defparam \Hex0Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N24
cyclonev_lcell_comb \HEXout[23]~0 (
// Equation(s):
// \HEXout[23]~0_combout  = ( IR[15] & ( \Equal2~3_combout  & ( (!\WideNor0~combout  & !IR[13]) ) ) )

	.dataa(gnd),
	.datab(!\WideNor0~combout ),
	.datac(!IR[13]),
	.datad(gnd),
	.datae(!IR[15]),
	.dataf(!\Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[23]~0 .extended_lut = "off";
defparam \HEXout[23]~0 .lut_mask = 64'h000000000000C0C0;
defparam \HEXout[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N40
dffeas \Hex0Out|OUT~0_NEW_REG70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~0_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~0_NEW_REG70 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~0_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N57
cyclonev_lcell_comb \Hex0Out|OUT~1 (
// Equation(s):
// \Hex0Out|OUT~1_combout  = ( \Mux60~4_combout  & ( \Mux58~4_combout  & ( !\Mux57~4_combout  $ (\Mux59~4_combout ) ) ) ) # ( !\Mux60~4_combout  & ( \Mux58~4_combout  & ( (\Mux59~4_combout ) # (\Mux57~4_combout ) ) ) ) # ( \Mux60~4_combout  & ( 
// !\Mux58~4_combout  & ( (\Mux57~4_combout  & \Mux59~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux57~4_combout ),
	.datac(!\Mux59~4_combout ),
	.datad(gnd),
	.datae(!\Mux60~4_combout ),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~1 .extended_lut = "off";
defparam \Hex0Out|OUT~1 .lut_mask = 64'h000003033F3FC3C3;
defparam \Hex0Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N58
dffeas \Hex0Out|OUT~1_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~1_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~1_NEW_REG72 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~1_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \Hex0Out|OUT~2 (
// Equation(s):
// \Hex0Out|OUT~2_combout  = ( \Mux58~4_combout  & ( (\Mux57~4_combout  & ((!\Mux60~4_combout ) # (\Mux59~4_combout ))) ) ) # ( !\Mux58~4_combout  & ( (\Mux59~4_combout  & (!\Mux60~4_combout  & !\Mux57~4_combout )) ) )

	.dataa(gnd),
	.datab(!\Mux59~4_combout ),
	.datac(!\Mux60~4_combout ),
	.datad(!\Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~2 .extended_lut = "off";
defparam \Hex0Out|OUT~2 .lut_mask = 64'h3000300000F300F3;
defparam \Hex0Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \Hex0Out|OUT~2_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~2_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~2_NEW_REG74 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~2_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N9
cyclonev_lcell_comb \Hex0Out|OUT~3 (
// Equation(s):
// \Hex0Out|OUT~3_combout  = ( \Mux60~4_combout  & ( \Mux58~4_combout  & ( \Mux59~4_combout  ) ) ) # ( !\Mux60~4_combout  & ( \Mux58~4_combout  & ( (!\Mux57~4_combout  & !\Mux59~4_combout ) ) ) ) # ( \Mux60~4_combout  & ( !\Mux58~4_combout  & ( 
// (!\Mux57~4_combout  & !\Mux59~4_combout ) ) ) ) # ( !\Mux60~4_combout  & ( !\Mux58~4_combout  & ( (\Mux57~4_combout  & \Mux59~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux57~4_combout ),
	.datac(!\Mux59~4_combout ),
	.datad(gnd),
	.datae(!\Mux60~4_combout ),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~3 .extended_lut = "off";
defparam \Hex0Out|OUT~3 .lut_mask = 64'h0303C0C0C0C00F0F;
defparam \Hex0Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N10
dffeas \Hex0Out|OUT~3_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~3_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~3_NEW_REG76 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~3_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \Hex0Out|OUT~4 (
// Equation(s):
// \Hex0Out|OUT~4_combout  = ( \Mux58~4_combout  & ( (!\Mux57~4_combout  & ((!\Mux59~4_combout ) # (\Mux60~4_combout ))) ) ) # ( !\Mux58~4_combout  & ( (\Mux60~4_combout  & ((!\Mux59~4_combout ) # (!\Mux57~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux59~4_combout ),
	.datac(!\Mux60~4_combout ),
	.datad(!\Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~4 .extended_lut = "off";
defparam \Hex0Out|OUT~4 .lut_mask = 64'h0F0C0F0CCF00CF00;
defparam \Hex0Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \Hex0Out|OUT~4_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~4_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~4_NEW_REG78 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~4_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \Hex0Out|OUT~5 (
// Equation(s):
// \Hex0Out|OUT~5_combout  = ( \Mux58~4_combout  & ( (\Mux60~4_combout  & (!\Mux59~4_combout  $ (!\Mux57~4_combout ))) ) ) # ( !\Mux58~4_combout  & ( (!\Mux57~4_combout  & ((\Mux60~4_combout ) # (\Mux59~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux59~4_combout ),
	.datac(!\Mux60~4_combout ),
	.datad(!\Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~5 .extended_lut = "off";
defparam \Hex0Out|OUT~5 .lut_mask = 64'h3F003F00030C030C;
defparam \Hex0Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \Hex0Out|OUT~5_NEW_REG80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~5_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~5_NEW_REG80 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~5_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N51
cyclonev_lcell_comb \Hex0Out|OUT~6 (
// Equation(s):
// \Hex0Out|OUT~6_combout  = ( \Mux60~4_combout  & ( \Mux58~4_combout  & ( (!\Mux59~4_combout ) # (\Mux57~4_combout ) ) ) ) # ( !\Mux60~4_combout  & ( \Mux58~4_combout  & ( (!\Mux57~4_combout ) # (\Mux59~4_combout ) ) ) ) # ( \Mux60~4_combout  & ( 
// !\Mux58~4_combout  & ( (\Mux59~4_combout ) # (\Mux57~4_combout ) ) ) ) # ( !\Mux60~4_combout  & ( !\Mux58~4_combout  & ( (\Mux59~4_combout ) # (\Mux57~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux57~4_combout ),
	.datac(!\Mux59~4_combout ),
	.datad(gnd),
	.datae(!\Mux60~4_combout ),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex0Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex0Out|OUT~6 .extended_lut = "off";
defparam \Hex0Out|OUT~6 .lut_mask = 64'h3F3F3F3FCFCFF3F3;
defparam \Hex0Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N52
dffeas \Hex0Out|OUT~6_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex0Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex0Out|OUT~6_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex0Out|OUT~6_NEW_REG82 .is_wysiwyg = "true";
defparam \Hex0Out|OUT~6_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[8][4]~q  & ( \regs[10][4]~q  & ( ((!IR[1] & (\regs[9][4]~q )) # (IR[1] & ((\regs[11][4]~q )))) # (IR[0]) ) ) ) # ( !\regs[8][4]~q  & ( \regs[10][4]~q  & ( (!IR[1] & (\regs[9][4]~q  & (!IR[0]))) # (IR[1] & (((\regs[11][4]~q ) # 
// (IR[0])))) ) ) ) # ( \regs[8][4]~q  & ( !\regs[10][4]~q  & ( (!IR[1] & (((IR[0])) # (\regs[9][4]~q ))) # (IR[1] & (((!IR[0] & \regs[11][4]~q )))) ) ) ) # ( !\regs[8][4]~q  & ( !\regs[10][4]~q  & ( (!IR[0] & ((!IR[1] & (\regs[9][4]~q )) # (IR[1] & 
// ((\regs[11][4]~q ))))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[9][4]~q ),
	.datac(!IR[0]),
	.datad(!\regs[11][4]~q ),
	.datae(!\regs[8][4]~q ),
	.dataf(!\regs[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[5][4]~q  & ( \regs[7][4]~q  & ( (!IR[0]) # ((!IR[1] & ((\regs[4][4]~q ))) # (IR[1] & (\regs[6][4]~q ))) ) ) ) # ( !\regs[5][4]~q  & ( \regs[7][4]~q  & ( (!IR[1] & (((IR[0] & \regs[4][4]~q )))) # (IR[1] & (((!IR[0])) # 
// (\regs[6][4]~q ))) ) ) ) # ( \regs[5][4]~q  & ( !\regs[7][4]~q  & ( (!IR[1] & (((!IR[0]) # (\regs[4][4]~q )))) # (IR[1] & (\regs[6][4]~q  & (IR[0]))) ) ) ) # ( !\regs[5][4]~q  & ( !\regs[7][4]~q  & ( (IR[0] & ((!IR[1] & ((\regs[4][4]~q ))) # (IR[1] & 
// (\regs[6][4]~q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[6][4]~q ),
	.datac(!IR[0]),
	.datad(!\regs[4][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\regs[7][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( IR[0] & ( IR[1] & ( \regs[14][4]~q  ) ) ) # ( !IR[0] & ( IR[1] & ( \regs[15][4]~q  ) ) ) # ( IR[0] & ( !IR[1] & ( \regs[12][4]~q  ) ) ) # ( !IR[0] & ( !IR[1] & ( \regs[13][4]~q  ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\regs[14][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!\regs[15][4]~q ),
	.datae(!IR[0]),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N52
dffeas \regs[2][4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[3][4]~q  & ( IR[1] & ( (!IR[0]) # (\regs[2][4]~DUPLICATE_q ) ) ) ) # ( !\regs[3][4]~q  & ( IR[1] & ( (IR[0] & \regs[2][4]~DUPLICATE_q ) ) ) ) # ( \regs[3][4]~q  & ( !IR[1] & ( (!IR[0] & ((\regs[1][4]~q ))) # (IR[0] & 
// (\regs[0][4]~q )) ) ) ) # ( !\regs[3][4]~q  & ( !IR[1] & ( (!IR[0] & ((\regs[1][4]~q ))) # (IR[0] & (\regs[0][4]~q )) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[2][4]~DUPLICATE_q ),
	.datac(!\regs[0][4]~q ),
	.datad(!\regs[1][4]~q ),
	.datae(!\regs[3][4]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( IR[3] & ( \Mux56~0_combout  & ( (\Mux56~1_combout ) # (IR[2]) ) ) ) # ( !IR[3] & ( \Mux56~0_combout  & ( (!IR[2] & ((\Mux56~3_combout ))) # (IR[2] & (\Mux56~2_combout )) ) ) ) # ( IR[3] & ( !\Mux56~0_combout  & ( (!IR[2] & 
// \Mux56~1_combout ) ) ) ) # ( !IR[3] & ( !\Mux56~0_combout  & ( (!IR[2] & ((\Mux56~3_combout ))) # (IR[2] & (\Mux56~2_combout )) ) ) )

	.dataa(!IR[2]),
	.datab(!\Mux56~2_combout ),
	.datac(!\Mux56~1_combout ),
	.datad(!\Mux56~3_combout ),
	.datae(!IR[3]),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[0][6]~q  & ( IR[0] & ( (!IR[1]) # (\regs[2][6]~q ) ) ) ) # ( !\regs[0][6]~q  & ( IR[0] & ( (\regs[2][6]~q  & IR[1]) ) ) ) # ( \regs[0][6]~q  & ( !IR[0] & ( (!IR[1] & ((\regs[1][6]~q ))) # (IR[1] & (\regs[3][6]~q )) ) ) ) # ( 
// !\regs[0][6]~q  & ( !IR[0] & ( (!IR[1] & ((\regs[1][6]~q ))) # (IR[1] & (\regs[3][6]~q )) ) ) )

	.dataa(!\regs[3][6]~q ),
	.datab(!\regs[2][6]~q ),
	.datac(!\regs[1][6]~q ),
	.datad(!IR[1]),
	.datae(!\regs[0][6]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N34
dffeas \regs[11][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~118_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( IR[0] & ( \regs[10][6]~q  & ( (IR[1]) # (\regs[8][6]~q ) ) ) ) # ( !IR[0] & ( \regs[10][6]~q  & ( (!IR[1] & ((\regs[9][6]~q ))) # (IR[1] & (\regs[11][6]~q )) ) ) ) # ( IR[0] & ( !\regs[10][6]~q  & ( (\regs[8][6]~q  & !IR[1]) ) ) ) # 
// ( !IR[0] & ( !\regs[10][6]~q  & ( (!IR[1] & ((\regs[9][6]~q ))) # (IR[1] & (\regs[11][6]~q )) ) ) )

	.dataa(!\regs[11][6]~q ),
	.datab(!\regs[9][6]~q ),
	.datac(!\regs[8][6]~q ),
	.datad(!IR[1]),
	.datae(!IR[0]),
	.dataf(!\regs[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h33550F0033550FFF;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[14][6]~q  & ( \regs[12][6]~q  & ( ((!IR[1] & ((\regs[13][6]~q ))) # (IR[1] & (\regs[15][6]~q ))) # (IR[0]) ) ) ) # ( !\regs[14][6]~q  & ( \regs[12][6]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[13][6]~q ))) # (IR[1] & (\regs[15][6]~q 
// )))) # (IR[0] & (!IR[1])) ) ) ) # ( \regs[14][6]~q  & ( !\regs[12][6]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[13][6]~q ))) # (IR[1] & (\regs[15][6]~q )))) # (IR[0] & (IR[1])) ) ) ) # ( !\regs[14][6]~q  & ( !\regs[12][6]~q  & ( (!IR[0] & ((!IR[1] & 
// ((\regs[13][6]~q ))) # (IR[1] & (\regs[15][6]~q )))) ) ) )

	.dataa(!IR[0]),
	.datab(!IR[1]),
	.datac(!\regs[15][6]~q ),
	.datad(!\regs[13][6]~q ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\regs[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( IR[1] & ( \regs[6][6]~q  & ( (\regs[7][6]~q ) # (IR[0]) ) ) ) # ( !IR[1] & ( \regs[6][6]~q  & ( (!IR[0] & ((\regs[5][6]~q ))) # (IR[0] & (\regs[4][6]~q )) ) ) ) # ( IR[1] & ( !\regs[6][6]~q  & ( (!IR[0] & \regs[7][6]~q ) ) ) ) # ( 
// !IR[1] & ( !\regs[6][6]~q  & ( (!IR[0] & ((\regs[5][6]~q ))) # (IR[0] & (\regs[4][6]~q )) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[4][6]~q ),
	.datac(!\regs[7][6]~q ),
	.datad(!\regs[5][6]~q ),
	.datae(!IR[1]),
	.dataf(!\regs[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~3_combout  & ( \Mux54~1_combout  & ( (!IR[2]) # ((!IR[3] & ((\Mux54~2_combout ))) # (IR[3] & (\Mux54~0_combout ))) ) ) ) # ( !\Mux54~3_combout  & ( \Mux54~1_combout  & ( (!IR[3] & (((IR[2] & \Mux54~2_combout )))) # (IR[3] & 
// (((!IR[2])) # (\Mux54~0_combout ))) ) ) ) # ( \Mux54~3_combout  & ( !\Mux54~1_combout  & ( (!IR[3] & (((!IR[2]) # (\Mux54~2_combout )))) # (IR[3] & (\Mux54~0_combout  & (IR[2]))) ) ) ) # ( !\Mux54~3_combout  & ( !\Mux54~1_combout  & ( (IR[2] & ((!IR[3] & 
// ((\Mux54~2_combout ))) # (IR[3] & (\Mux54~0_combout )))) ) ) )

	.dataa(!\Mux54~0_combout ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\Mux54~2_combout ),
	.datae(!\Mux54~3_combout ),
	.dataf(!\Mux54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[11][7]~q  & ( IR[2] & ( (!IR[3]) # (\regs[3][7]~q ) ) ) ) # ( !\regs[11][7]~q  & ( IR[2] & ( (\regs[3][7]~q  & IR[3]) ) ) ) # ( \regs[11][7]~q  & ( !IR[2] & ( (!IR[3] & (\regs[15][7]~q )) # (IR[3] & ((\regs[7][7]~q ))) ) ) ) # 
// ( !\regs[11][7]~q  & ( !IR[2] & ( (!IR[3] & (\regs[15][7]~q )) # (IR[3] & ((\regs[7][7]~q ))) ) ) )

	.dataa(!\regs[15][7]~q ),
	.datab(!\regs[3][7]~q ),
	.datac(!\regs[7][7]~q ),
	.datad(!IR[3]),
	.datae(!\regs[11][7]~q ),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( IR[2] & ( \regs[13][7]~q  & ( (!IR[3] & (\regs[9][7]~q )) # (IR[3] & ((\regs[1][7]~q ))) ) ) ) # ( !IR[2] & ( \regs[13][7]~q  & ( (!IR[3]) # (\regs[5][7]~q ) ) ) ) # ( IR[2] & ( !\regs[13][7]~q  & ( (!IR[3] & (\regs[9][7]~q )) # 
// (IR[3] & ((\regs[1][7]~q ))) ) ) ) # ( !IR[2] & ( !\regs[13][7]~q  & ( (\regs[5][7]~q  & IR[3]) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[1][7]~q ),
	.datac(!\regs[5][7]~q ),
	.datad(!IR[3]),
	.datae(!IR[2]),
	.dataf(!\regs[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( IR[2] & ( \regs[2][7]~q  & ( (\regs[10][7]~q ) # (IR[3]) ) ) ) # ( !IR[2] & ( \regs[2][7]~q  & ( (!IR[3] & ((\regs[14][7]~q ))) # (IR[3] & (\regs[6][7]~q )) ) ) ) # ( IR[2] & ( !\regs[2][7]~q  & ( (!IR[3] & \regs[10][7]~q ) ) ) ) # ( 
// !IR[2] & ( !\regs[2][7]~q  & ( (!IR[3] & ((\regs[14][7]~q ))) # (IR[3] & (\regs[6][7]~q )) ) ) )

	.dataa(!\regs[6][7]~q ),
	.datab(!IR[3]),
	.datac(!\regs[14][7]~q ),
	.datad(!\regs[10][7]~q ),
	.datae(!IR[2]),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( IR[2] & ( \regs[12][7]~q  & ( (!IR[3] & ((\regs[8][7]~q ))) # (IR[3] & (\regs[0][7]~q )) ) ) ) # ( !IR[2] & ( \regs[12][7]~q  & ( (!IR[3]) # (\regs[4][7]~q ) ) ) ) # ( IR[2] & ( !\regs[12][7]~q  & ( (!IR[3] & ((\regs[8][7]~q ))) # 
// (IR[3] & (\regs[0][7]~q )) ) ) ) # ( !IR[2] & ( !\regs[12][7]~q  & ( (\regs[4][7]~q  & IR[3]) ) ) )

	.dataa(!\regs[4][7]~q ),
	.datab(!\regs[0][7]~q ),
	.datac(!\regs[8][7]~q ),
	.datad(!IR[3]),
	.datae(!IR[2]),
	.dataf(!\regs[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h00550F33FF550F33;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~2_combout  & ( \Mux53~0_combout  & ( ((!IR[1] & ((\Mux53~1_combout ))) # (IR[1] & (\Mux53~3_combout ))) # (IR[0]) ) ) ) # ( !\Mux53~2_combout  & ( \Mux53~0_combout  & ( (!IR[1] & (((\Mux53~1_combout )) # (IR[0]))) # (IR[1] & 
// (!IR[0] & (\Mux53~3_combout ))) ) ) ) # ( \Mux53~2_combout  & ( !\Mux53~0_combout  & ( (!IR[1] & (!IR[0] & ((\Mux53~1_combout )))) # (IR[1] & (((\Mux53~3_combout )) # (IR[0]))) ) ) ) # ( !\Mux53~2_combout  & ( !\Mux53~0_combout  & ( (!IR[0] & ((!IR[1] & 
// ((\Mux53~1_combout ))) # (IR[1] & (\Mux53~3_combout )))) ) ) )

	.dataa(!IR[1]),
	.datab(!IR[0]),
	.datac(!\Mux53~3_combout ),
	.datad(!\Mux53~1_combout ),
	.datae(!\Mux53~2_combout ),
	.dataf(!\Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[12][5]~q  & ( \regs[0][5]~q  & ( (!IR[3] & (((!IR[2]) # (\regs[8][5]~q )))) # (IR[3] & (((IR[2])) # (\regs[4][5]~q ))) ) ) ) # ( !\regs[12][5]~q  & ( \regs[0][5]~q  & ( (!IR[3] & (((\regs[8][5]~q  & IR[2])))) # (IR[3] & 
// (((IR[2])) # (\regs[4][5]~q ))) ) ) ) # ( \regs[12][5]~q  & ( !\regs[0][5]~q  & ( (!IR[3] & (((!IR[2]) # (\regs[8][5]~q )))) # (IR[3] & (\regs[4][5]~q  & ((!IR[2])))) ) ) ) # ( !\regs[12][5]~q  & ( !\regs[0][5]~q  & ( (!IR[3] & (((\regs[8][5]~q  & 
// IR[2])))) # (IR[3] & (\regs[4][5]~q  & ((!IR[2])))) ) ) )

	.dataa(!\regs[4][5]~q ),
	.datab(!\regs[8][5]~q ),
	.datac(!IR[3]),
	.datad(!IR[2]),
	.datae(!\regs[12][5]~q ),
	.dataf(!\regs[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[2][5]~q  & ( IR[3] & ( (IR[2]) # (\regs[6][5]~q ) ) ) ) # ( !\regs[2][5]~q  & ( IR[3] & ( (\regs[6][5]~q  & !IR[2]) ) ) ) # ( \regs[2][5]~q  & ( !IR[3] & ( (!IR[2] & ((\regs[14][5]~q ))) # (IR[2] & (\regs[10][5]~q )) ) ) ) # ( 
// !\regs[2][5]~q  & ( !IR[3] & ( (!IR[2] & ((\regs[14][5]~q ))) # (IR[2] & (\regs[10][5]~q )) ) ) )

	.dataa(!\regs[6][5]~q ),
	.datab(!IR[2]),
	.datac(!\regs[10][5]~q ),
	.datad(!\regs[14][5]~q ),
	.datae(!\regs[2][5]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[11][5]~q  & ( \regs[7][5]~q  & ( (!IR[2] & (((\regs[15][5]~q ) # (IR[3])))) # (IR[2] & (((!IR[3])) # (\regs[3][5]~q ))) ) ) ) # ( !\regs[11][5]~q  & ( \regs[7][5]~q  & ( (!IR[2] & (((\regs[15][5]~q ) # (IR[3])))) # (IR[2] & 
// (\regs[3][5]~q  & (IR[3]))) ) ) ) # ( \regs[11][5]~q  & ( !\regs[7][5]~q  & ( (!IR[2] & (((!IR[3] & \regs[15][5]~q )))) # (IR[2] & (((!IR[3])) # (\regs[3][5]~q ))) ) ) ) # ( !\regs[11][5]~q  & ( !\regs[7][5]~q  & ( (!IR[2] & (((!IR[3] & \regs[15][5]~q 
// )))) # (IR[2] & (\regs[3][5]~q  & (IR[3]))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\regs[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( IR[2] & ( \regs[13][5]~q  & ( (!IR[3] & (\regs[9][5]~q )) # (IR[3] & ((\regs[1][5]~q ))) ) ) ) # ( !IR[2] & ( \regs[13][5]~q  & ( (!IR[3]) # (\regs[5][5]~q ) ) ) ) # ( IR[2] & ( !\regs[13][5]~q  & ( (!IR[3] & (\regs[9][5]~q )) # 
// (IR[3] & ((\regs[1][5]~q ))) ) ) ) # ( !IR[2] & ( !\regs[13][5]~q  & ( (\regs[5][5]~q  & IR[3]) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\regs[5][5]~q ),
	.datac(!\regs[1][5]~q ),
	.datad(!IR[3]),
	.datae(!IR[2]),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~3_combout  & ( \Mux55~1_combout  & ( (!IR[0]) # ((!IR[1] & (\Mux55~0_combout )) # (IR[1] & ((\Mux55~2_combout )))) ) ) ) # ( !\Mux55~3_combout  & ( \Mux55~1_combout  & ( (!IR[0] & (((!IR[1])))) # (IR[0] & ((!IR[1] & 
// (\Mux55~0_combout )) # (IR[1] & ((\Mux55~2_combout ))))) ) ) ) # ( \Mux55~3_combout  & ( !\Mux55~1_combout  & ( (!IR[0] & (((IR[1])))) # (IR[0] & ((!IR[1] & (\Mux55~0_combout )) # (IR[1] & ((\Mux55~2_combout ))))) ) ) ) # ( !\Mux55~3_combout  & ( 
// !\Mux55~1_combout  & ( (IR[0] & ((!IR[1] & (\Mux55~0_combout )) # (IR[1] & ((\Mux55~2_combout ))))) ) ) )

	.dataa(!\Mux55~0_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux55~2_combout ),
	.datae(!\Mux55~3_combout ),
	.dataf(!\Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \Hex1Out|OUT~0 (
// Equation(s):
// \Hex1Out|OUT~0_combout  = ( \Mux55~4_combout  & ( (\Mux56~4_combout  & (!\Mux54~4_combout  & \Mux53~4_combout )) ) ) # ( !\Mux55~4_combout  & ( (!\Mux56~4_combout  & (\Mux54~4_combout  & !\Mux53~4_combout )) # (\Mux56~4_combout  & (!\Mux54~4_combout  $ 
// (\Mux53~4_combout ))) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\Mux54~4_combout ),
	.datac(!\Mux53~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~0 .extended_lut = "off";
defparam \Hex1Out|OUT~0 .lut_mask = 64'h6161616104040404;
defparam \Hex1Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N40
dffeas \Hex1Out|OUT~0_NEW_REG56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~0_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~0_NEW_REG56 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~0_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \Hex1Out|OUT~1 (
// Equation(s):
// \Hex1Out|OUT~1_combout  = ( \Mux55~4_combout  & ( (!\Mux56~4_combout  & (\Mux54~4_combout )) # (\Mux56~4_combout  & ((\Mux53~4_combout ))) ) ) # ( !\Mux55~4_combout  & ( (\Mux54~4_combout  & (!\Mux56~4_combout  $ (!\Mux53~4_combout ))) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\Mux54~4_combout ),
	.datac(gnd),
	.datad(!\Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~1 .extended_lut = "off";
defparam \Hex1Out|OUT~1 .lut_mask = 64'h1122112222772277;
defparam \Hex1Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N43
dffeas \Hex1Out|OUT~1_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~1_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~1_NEW_REG58 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~1_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \Hex1Out|OUT~2 (
// Equation(s):
// \Hex1Out|OUT~2_combout  = ( \Mux55~4_combout  & ( (!\Mux54~4_combout  & (!\Mux56~4_combout  & !\Mux53~4_combout )) # (\Mux54~4_combout  & ((\Mux53~4_combout ))) ) ) # ( !\Mux55~4_combout  & ( (!\Mux56~4_combout  & (\Mux54~4_combout  & \Mux53~4_combout )) 
// ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\Mux54~4_combout ),
	.datac(!\Mux53~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~2 .extended_lut = "off";
defparam \Hex1Out|OUT~2 .lut_mask = 64'h0202020283838383;
defparam \Hex1Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N46
dffeas \Hex1Out|OUT~2_NEW_REG60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~2_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~2_NEW_REG60 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~2_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \Hex1Out|OUT~3 (
// Equation(s):
// \Hex1Out|OUT~3_combout  = ( \Mux55~4_combout  & ( (!\Mux56~4_combout  & (!\Mux54~4_combout  & \Mux53~4_combout )) # (\Mux56~4_combout  & (\Mux54~4_combout )) ) ) # ( !\Mux55~4_combout  & ( (!\Mux53~4_combout  & (!\Mux56~4_combout  $ (!\Mux54~4_combout ))) 
// ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\Mux54~4_combout ),
	.datac(gnd),
	.datad(!\Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~3 .extended_lut = "off";
defparam \Hex1Out|OUT~3 .lut_mask = 64'h6600660011991199;
defparam \Hex1Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \Hex1Out|OUT~3_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~3_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~3_NEW_REG62 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~3_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N27
cyclonev_lcell_comb \Hex1Out|OUT~4 (
// Equation(s):
// \Hex1Out|OUT~4_combout  = ( \Mux55~4_combout  & ( (\Mux56~4_combout  & !\Mux53~4_combout ) ) ) # ( !\Mux55~4_combout  & ( (!\Mux54~4_combout  & (\Mux56~4_combout )) # (\Mux54~4_combout  & ((!\Mux53~4_combout ))) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(gnd),
	.datac(!\Mux54~4_combout ),
	.datad(!\Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~4 .extended_lut = "off";
defparam \Hex1Out|OUT~4 .lut_mask = 64'h5F505F5055005500;
defparam \Hex1Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N28
dffeas \Hex1Out|OUT~4_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~4_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~4_NEW_REG64 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~4_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N21
cyclonev_lcell_comb \Hex1Out|OUT~5 (
// Equation(s):
// \Hex1Out|OUT~5_combout  = ( \Mux55~4_combout  & ( (!\Mux53~4_combout  & ((!\Mux54~4_combout ) # (\Mux56~4_combout ))) ) ) # ( !\Mux55~4_combout  & ( (\Mux56~4_combout  & (!\Mux54~4_combout  $ (\Mux53~4_combout ))) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(gnd),
	.datac(!\Mux54~4_combout ),
	.datad(!\Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~5 .extended_lut = "off";
defparam \Hex1Out|OUT~5 .lut_mask = 64'h50055005F500F500;
defparam \Hex1Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N22
dffeas \Hex1Out|OUT~5_NEW_REG66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~5_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~5_NEW_REG66 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~5_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \Hex1Out|OUT~6 (
// Equation(s):
// \Hex1Out|OUT~6_combout  = ( \Mux54~4_combout  & ( (!\Mux56~4_combout  & ((!\Mux53~4_combout ) # (\Mux55~4_combout ))) # (\Mux56~4_combout  & ((!\Mux55~4_combout ) # (\Mux53~4_combout ))) ) ) # ( !\Mux54~4_combout  & ( (\Mux53~4_combout ) # 
// (\Mux55~4_combout ) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(gnd),
	.datac(!\Mux55~4_combout ),
	.datad(!\Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex1Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex1Out|OUT~6 .extended_lut = "off";
defparam \Hex1Out|OUT~6 .lut_mask = 64'h0FFF0FFFFA5FFA5F;
defparam \Hex1Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N49
dffeas \Hex1Out|OUT~6_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex1Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex1Out|OUT~6_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex1Out|OUT~6_NEW_REG68 .is_wysiwyg = "true";
defparam \Hex1Out|OUT~6_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N21
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[14][8]~q  & ( \regs[15][8]~q  & ( ((!IR[0] & ((\regs[13][8]~q ))) # (IR[0] & (\regs[12][8]~q ))) # (IR[1]) ) ) ) # ( !\regs[14][8]~q  & ( \regs[15][8]~q  & ( (!IR[0] & (((\regs[13][8]~q )) # (IR[1]))) # (IR[0] & (!IR[1] & 
// (\regs[12][8]~q ))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[15][8]~q  & ( (!IR[0] & (!IR[1] & ((\regs[13][8]~q )))) # (IR[0] & (((\regs[12][8]~q )) # (IR[1]))) ) ) ) # ( !\regs[14][8]~q  & ( !\regs[15][8]~q  & ( (!IR[1] & ((!IR[0] & ((\regs[13][8]~q ))) # 
// (IR[0] & (\regs[12][8]~q )))) ) ) )

	.dataa(!IR[0]),
	.datab(!IR[1]),
	.datac(!\regs[12][8]~q ),
	.datad(!\regs[13][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( IR[0] & ( IR[1] & ( \regs[6][8]~q  ) ) ) # ( !IR[0] & ( IR[1] & ( \regs[7][8]~q  ) ) ) # ( IR[0] & ( !IR[1] & ( \regs[4][8]~q  ) ) ) # ( !IR[0] & ( !IR[1] & ( \regs[5][8]~q  ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\regs[6][8]~q ),
	.datac(!\regs[4][8]~q ),
	.datad(!\regs[5][8]~q ),
	.datae(!IR[0]),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[1][8]~q  & ( IR[1] & ( (!IR[0] & (\regs[3][8]~q )) # (IR[0] & ((\regs[2][8]~q ))) ) ) ) # ( !\regs[1][8]~q  & ( IR[1] & ( (!IR[0] & (\regs[3][8]~q )) # (IR[0] & ((\regs[2][8]~q ))) ) ) ) # ( \regs[1][8]~q  & ( !IR[1] & ( 
// (!IR[0]) # (\regs[0][8]~q ) ) ) ) # ( !\regs[1][8]~q  & ( !IR[1] & ( (\regs[0][8]~q  & IR[0]) ) ) )

	.dataa(!\regs[3][8]~q ),
	.datab(!\regs[0][8]~q ),
	.datac(!IR[0]),
	.datad(!\regs[2][8]~q ),
	.datae(!\regs[1][8]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[10][8]~q  & ( \regs[11][8]~q  & ( ((!IR[0] & (\regs[9][8]~q )) # (IR[0] & ((\regs[8][8]~q )))) # (IR[1]) ) ) ) # ( !\regs[10][8]~q  & ( \regs[11][8]~q  & ( (!IR[0] & (((IR[1])) # (\regs[9][8]~q ))) # (IR[0] & (((\regs[8][8]~q  
// & !IR[1])))) ) ) ) # ( \regs[10][8]~q  & ( !\regs[11][8]~q  & ( (!IR[0] & (\regs[9][8]~q  & ((!IR[1])))) # (IR[0] & (((IR[1]) # (\regs[8][8]~q )))) ) ) ) # ( !\regs[10][8]~q  & ( !\regs[11][8]~q  & ( (!IR[1] & ((!IR[0] & (\regs[9][8]~q )) # (IR[0] & 
// ((\regs[8][8]~q ))))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[9][8]~q ),
	.datac(!\regs[8][8]~q ),
	.datad(!IR[1]),
	.datae(!\regs[10][8]~q ),
	.dataf(!\regs[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~0_combout  & ( \Mux52~2_combout  & ( ((!IR[3] & (\Mux52~3_combout )) # (IR[3] & ((\Mux52~1_combout )))) # (IR[2]) ) ) ) # ( !\Mux52~0_combout  & ( \Mux52~2_combout  & ( (!IR[3] & (((IR[2])) # (\Mux52~3_combout ))) # (IR[3] & 
// (((\Mux52~1_combout  & !IR[2])))) ) ) ) # ( \Mux52~0_combout  & ( !\Mux52~2_combout  & ( (!IR[3] & (\Mux52~3_combout  & ((!IR[2])))) # (IR[3] & (((IR[2]) # (\Mux52~1_combout )))) ) ) ) # ( !\Mux52~0_combout  & ( !\Mux52~2_combout  & ( (!IR[2] & ((!IR[3] & 
// (\Mux52~3_combout )) # (IR[3] & ((\Mux52~1_combout ))))) ) ) )

	.dataa(!\Mux52~3_combout ),
	.datab(!IR[3]),
	.datac(!\Mux52~1_combout ),
	.datad(!IR[2]),
	.datae(!\Mux52~0_combout ),
	.dataf(!\Mux52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[2][11]~q  ) ) ) # ( !IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[10][11]~q  ) ) ) # ( IR[3] & ( !\IR[2]~DUPLICATE_q  & ( \regs[6][11]~q  ) ) ) # ( !IR[3] & ( !\IR[2]~DUPLICATE_q  & ( 
// \regs[14][11]~q  ) ) )

	.dataa(!\regs[14][11]~q ),
	.datab(!\regs[2][11]~q ),
	.datac(!\regs[10][11]~q ),
	.datad(!\regs[6][11]~q ),
	.datae(!IR[3]),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[8][11]~q  & ( \IR[2]~DUPLICATE_q  & ( (!IR[3]) # (\regs[0][11]~q ) ) ) ) # ( !\regs[8][11]~q  & ( \IR[2]~DUPLICATE_q  & ( (IR[3] & \regs[0][11]~q ) ) ) ) # ( \regs[8][11]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & 
// ((\regs[12][11]~q ))) # (IR[3] & (\regs[4][11]~q )) ) ) ) # ( !\regs[8][11]~q  & ( !\IR[2]~DUPLICATE_q  & ( (!IR[3] & ((\regs[12][11]~q ))) # (IR[3] & (\regs[4][11]~q )) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[0][11]~q ),
	.datac(!\regs[4][11]~q ),
	.datad(!\regs[12][11]~q ),
	.datae(!\regs[8][11]~q ),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[3][11]~q  ) ) ) # ( !IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[11][11]~q  ) ) ) # ( IR[3] & ( !\IR[2]~DUPLICATE_q  & ( \regs[7][11]~q  ) ) ) # ( !IR[3] & ( !\IR[2]~DUPLICATE_q  & ( 
// \regs[15][11]~q  ) ) )

	.dataa(!\regs[15][11]~q ),
	.datab(!\regs[7][11]~q ),
	.datac(!\regs[3][11]~q ),
	.datad(!\regs[11][11]~q ),
	.datae(!IR[3]),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[1][11]~q  ) ) ) # ( !IR[3] & ( \IR[2]~DUPLICATE_q  & ( \regs[9][11]~q  ) ) ) # ( IR[3] & ( !\IR[2]~DUPLICATE_q  & ( \regs[5][11]~q  ) ) ) # ( !IR[3] & ( !\IR[2]~DUPLICATE_q  & ( \regs[13][11]~q 
//  ) ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\regs[1][11]~q ),
	.datac(!\regs[5][11]~q ),
	.datad(!\regs[13][11]~q ),
	.datae(!IR[3]),
	.dataf(!\IR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N24
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~3_combout  & ( \Mux49~1_combout  & ( (!IR[0]) # ((!IR[1] & ((\Mux49~0_combout ))) # (IR[1] & (\Mux49~2_combout ))) ) ) ) # ( !\Mux49~3_combout  & ( \Mux49~1_combout  & ( (!IR[0] & (((!IR[1])))) # (IR[0] & ((!IR[1] & 
// ((\Mux49~0_combout ))) # (IR[1] & (\Mux49~2_combout )))) ) ) ) # ( \Mux49~3_combout  & ( !\Mux49~1_combout  & ( (!IR[0] & (((IR[1])))) # (IR[0] & ((!IR[1] & ((\Mux49~0_combout ))) # (IR[1] & (\Mux49~2_combout )))) ) ) ) # ( !\Mux49~3_combout  & ( 
// !\Mux49~1_combout  & ( (IR[0] & ((!IR[1] & ((\Mux49~0_combout ))) # (IR[1] & (\Mux49~2_combout )))) ) ) )

	.dataa(!IR[0]),
	.datab(!\Mux49~2_combout ),
	.datac(!IR[1]),
	.datad(!\Mux49~0_combout ),
	.datae(!\Mux49~3_combout ),
	.dataf(!\Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( IR[3] & ( \regs[6][9]~q  & ( (!\IR[2]~DUPLICATE_q ) # (\regs[2][9]~q ) ) ) ) # ( !IR[3] & ( \regs[6][9]~q  & ( (!\IR[2]~DUPLICATE_q  & ((\regs[14][9]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[10][9]~q )) ) ) ) # ( IR[3] & ( 
// !\regs[6][9]~q  & ( (\regs[2][9]~q  & \IR[2]~DUPLICATE_q ) ) ) ) # ( !IR[3] & ( !\regs[6][9]~q  & ( (!\IR[2]~DUPLICATE_q  & ((\regs[14][9]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[10][9]~q )) ) ) )

	.dataa(!\regs[10][9]~q ),
	.datab(!\regs[2][9]~q ),
	.datac(!\regs[14][9]~q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!IR[3]),
	.dataf(!\regs[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h0F5500330F55FF33;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[1][9]~q  & ( \regs[9][9]~q  & ( ((!IR[3] & (\regs[13][9]~q )) # (IR[3] & ((\regs[5][9]~q )))) # (\IR[2]~DUPLICATE_q ) ) ) ) # ( !\regs[1][9]~q  & ( \regs[9][9]~q  & ( (!IR[3] & (((\regs[13][9]~q )) # (\IR[2]~DUPLICATE_q ))) # 
// (IR[3] & (!\IR[2]~DUPLICATE_q  & ((\regs[5][9]~q )))) ) ) ) # ( \regs[1][9]~q  & ( !\regs[9][9]~q  & ( (!IR[3] & (!\IR[2]~DUPLICATE_q  & (\regs[13][9]~q ))) # (IR[3] & (((\regs[5][9]~q )) # (\IR[2]~DUPLICATE_q ))) ) ) ) # ( !\regs[1][9]~q  & ( 
// !\regs[9][9]~q  & ( (!\IR[2]~DUPLICATE_q  & ((!IR[3] & (\regs[13][9]~q )) # (IR[3] & ((\regs[5][9]~q ))))) ) ) )

	.dataa(!IR[3]),
	.datab(!\IR[2]~DUPLICATE_q ),
	.datac(!\regs[13][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[1][9]~q ),
	.dataf(!\regs[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( IR[3] & ( \regs[0][9]~q  & ( (\IR[2]~DUPLICATE_q ) # (\regs[4][9]~q ) ) ) ) # ( !IR[3] & ( \regs[0][9]~q  & ( (!\IR[2]~DUPLICATE_q  & ((\regs[12][9]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[8][9]~q )) ) ) ) # ( IR[3] & ( !\regs[0][9]~q  
// & ( (\regs[4][9]~q  & !\IR[2]~DUPLICATE_q ) ) ) ) # ( !IR[3] & ( !\regs[0][9]~q  & ( (!\IR[2]~DUPLICATE_q  & ((\regs[12][9]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[8][9]~q )) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[12][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!IR[3]),
	.dataf(!\regs[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h33550F0033550FFF;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[3][9]~q  & ( \regs[15][9]~q  & ( (!IR[3] & ((!\IR[2]~DUPLICATE_q ) # ((\regs[11][9]~q )))) # (IR[3] & (((\regs[7][9]~q )) # (\IR[2]~DUPLICATE_q ))) ) ) ) # ( !\regs[3][9]~q  & ( \regs[15][9]~q  & ( (!IR[3] & 
// ((!\IR[2]~DUPLICATE_q ) # ((\regs[11][9]~q )))) # (IR[3] & (!\IR[2]~DUPLICATE_q  & (\regs[7][9]~q ))) ) ) ) # ( \regs[3][9]~q  & ( !\regs[15][9]~q  & ( (!IR[3] & (\IR[2]~DUPLICATE_q  & ((\regs[11][9]~q )))) # (IR[3] & (((\regs[7][9]~q )) # 
// (\IR[2]~DUPLICATE_q ))) ) ) ) # ( !\regs[3][9]~q  & ( !\regs[15][9]~q  & ( (!IR[3] & (\IR[2]~DUPLICATE_q  & ((\regs[11][9]~q )))) # (IR[3] & (!\IR[2]~DUPLICATE_q  & (\regs[7][9]~q ))) ) ) )

	.dataa(!IR[3]),
	.datab(!\IR[2]~DUPLICATE_q ),
	.datac(!\regs[7][9]~q ),
	.datad(!\regs[11][9]~q ),
	.datae(!\regs[3][9]~q ),
	.dataf(!\regs[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~3_combout  & ( IR[1] & ( (!IR[0]) # (\Mux51~2_combout ) ) ) ) # ( !\Mux51~3_combout  & ( IR[1] & ( (\Mux51~2_combout  & IR[0]) ) ) ) # ( \Mux51~3_combout  & ( !IR[1] & ( (!IR[0] & (\Mux51~1_combout )) # (IR[0] & 
// ((\Mux51~0_combout ))) ) ) ) # ( !\Mux51~3_combout  & ( !IR[1] & ( (!IR[0] & (\Mux51~1_combout )) # (IR[0] & ((\Mux51~0_combout ))) ) ) )

	.dataa(!\Mux51~2_combout ),
	.datab(!IR[0]),
	.datac(!\Mux51~1_combout ),
	.datad(!\Mux51~0_combout ),
	.datae(!\Mux51~3_combout ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[7][10]~q  & ( \regs[4][10]~q  & ( (!IR[0] & (((\regs[5][10]~q )) # (IR[1]))) # (IR[0] & ((!IR[1]) # ((\regs[6][10]~q )))) ) ) ) # ( !\regs[7][10]~q  & ( \regs[4][10]~q  & ( (!IR[0] & (!IR[1] & ((\regs[5][10]~q )))) # (IR[0] & 
// ((!IR[1]) # ((\regs[6][10]~q )))) ) ) ) # ( \regs[7][10]~q  & ( !\regs[4][10]~q  & ( (!IR[0] & (((\regs[5][10]~q )) # (IR[1]))) # (IR[0] & (IR[1] & (\regs[6][10]~q ))) ) ) ) # ( !\regs[7][10]~q  & ( !\regs[4][10]~q  & ( (!IR[0] & (!IR[1] & 
// ((\regs[5][10]~q )))) # (IR[0] & (IR[1] & (\regs[6][10]~q ))) ) ) )

	.dataa(!IR[0]),
	.datab(!IR[1]),
	.datac(!\regs[6][10]~q ),
	.datad(!\regs[5][10]~q ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\regs[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[13][10]~q  & ( IR[0] & ( (!IR[1] & ((\regs[12][10]~q ))) # (IR[1] & (\regs[14][10]~q )) ) ) ) # ( !\regs[13][10]~q  & ( IR[0] & ( (!IR[1] & ((\regs[12][10]~q ))) # (IR[1] & (\regs[14][10]~q )) ) ) ) # ( \regs[13][10]~q  & ( 
// !IR[0] & ( (!IR[1]) # (\regs[15][10]~q ) ) ) ) # ( !\regs[13][10]~q  & ( !IR[0] & ( (IR[1] & \regs[15][10]~q ) ) ) )

	.dataa(!\regs[14][10]~q ),
	.datab(!IR[1]),
	.datac(!\regs[15][10]~q ),
	.datad(!\regs[12][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[9][10]~q  & ( \regs[8][10]~q  & ( (!IR[1]) # ((!IR[0] & ((\regs[11][10]~q ))) # (IR[0] & (\regs[10][10]~q ))) ) ) ) # ( !\regs[9][10]~q  & ( \regs[8][10]~q  & ( (!IR[0] & (((\regs[11][10]~q  & IR[1])))) # (IR[0] & (((!IR[1])) # 
// (\regs[10][10]~q ))) ) ) ) # ( \regs[9][10]~q  & ( !\regs[8][10]~q  & ( (!IR[0] & (((!IR[1]) # (\regs[11][10]~q )))) # (IR[0] & (\regs[10][10]~q  & ((IR[1])))) ) ) ) # ( !\regs[9][10]~q  & ( !\regs[8][10]~q  & ( (IR[1] & ((!IR[0] & ((\regs[11][10]~q ))) # 
// (IR[0] & (\regs[10][10]~q )))) ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\regs[11][10]~q ),
	.datac(!IR[0]),
	.datad(!IR[1]),
	.datae(!\regs[9][10]~q ),
	.dataf(!\regs[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[1][10]~q  & ( IR[0] & ( (!IR[1] & ((\regs[0][10]~q ))) # (IR[1] & (\regs[2][10]~q )) ) ) ) # ( !\regs[1][10]~q  & ( IR[0] & ( (!IR[1] & ((\regs[0][10]~q ))) # (IR[1] & (\regs[2][10]~q )) ) ) ) # ( \regs[1][10]~q  & ( !IR[0] & ( 
// (!IR[1]) # (\regs[3][10]~q ) ) ) ) # ( !\regs[1][10]~q  & ( !IR[0] & ( (IR[1] & \regs[3][10]~q ) ) ) )

	.dataa(!\regs[2][10]~q ),
	.datab(!IR[1]),
	.datac(!\regs[3][10]~q ),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[1][10]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~2_combout  & ( \Mux50~0_combout  & ( ((!IR[3] & ((\Mux50~3_combout ))) # (IR[3] & (\Mux50~1_combout ))) # (IR[2]) ) ) ) # ( !\Mux50~2_combout  & ( \Mux50~0_combout  & ( (!IR[3] & (((!IR[2] & \Mux50~3_combout )))) # (IR[3] & 
// (((IR[2])) # (\Mux50~1_combout ))) ) ) ) # ( \Mux50~2_combout  & ( !\Mux50~0_combout  & ( (!IR[3] & (((\Mux50~3_combout ) # (IR[2])))) # (IR[3] & (\Mux50~1_combout  & (!IR[2]))) ) ) ) # ( !\Mux50~2_combout  & ( !\Mux50~0_combout  & ( (!IR[2] & ((!IR[3] & 
// ((\Mux50~3_combout ))) # (IR[3] & (\Mux50~1_combout )))) ) ) )

	.dataa(!\Mux50~1_combout ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\Mux50~3_combout ),
	.datae(!\Mux50~2_combout ),
	.dataf(!\Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \Hex2Out|OUT~0 (
// Equation(s):
// \Hex2Out|OUT~0_combout  = ( \Mux50~4_combout  & ( (!\Mux51~4_combout  & (!\Mux52~4_combout  $ (\Mux49~4_combout ))) ) ) # ( !\Mux50~4_combout  & ( (\Mux52~4_combout  & (!\Mux49~4_combout  $ (\Mux51~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux52~4_combout ),
	.datac(!\Mux49~4_combout ),
	.datad(!\Mux51~4_combout ),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~0 .extended_lut = "off";
defparam \Hex2Out|OUT~0 .lut_mask = 64'h30033003C300C300;
defparam \Hex2Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N19
dffeas \Hex2Out|OUT~0_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~0_NEW_REG42 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N27
cyclonev_lcell_comb \Hex2Out|OUT~1 (
// Equation(s):
// \Hex2Out|OUT~1_combout  = ( \Mux50~4_combout  & ( \Mux49~4_combout  & ( (!\Mux52~4_combout ) # (\Mux51~4_combout ) ) ) ) # ( !\Mux50~4_combout  & ( \Mux49~4_combout  & ( (\Mux52~4_combout  & \Mux51~4_combout ) ) ) ) # ( \Mux50~4_combout  & ( 
// !\Mux49~4_combout  & ( !\Mux52~4_combout  $ (!\Mux51~4_combout ) ) ) )

	.dataa(!\Mux52~4_combout ),
	.datab(gnd),
	.datac(!\Mux51~4_combout ),
	.datad(gnd),
	.datae(!\Mux50~4_combout ),
	.dataf(!\Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~1 .extended_lut = "off";
defparam \Hex2Out|OUT~1 .lut_mask = 64'h00005A5A0505AFAF;
defparam \Hex2Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N28
dffeas \Hex2Out|OUT~1_NEW_REG44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~1_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~1_NEW_REG44 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~1_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N9
cyclonev_lcell_comb \Hex2Out|OUT~2 (
// Equation(s):
// \Hex2Out|OUT~2_combout  = ( \Mux50~4_combout  & ( \Mux49~4_combout  & ( (!\Mux52~4_combout ) # (\Mux51~4_combout ) ) ) ) # ( !\Mux50~4_combout  & ( !\Mux49~4_combout  & ( (!\Mux52~4_combout  & \Mux51~4_combout ) ) ) )

	.dataa(!\Mux52~4_combout ),
	.datab(gnd),
	.datac(!\Mux51~4_combout ),
	.datad(gnd),
	.datae(!\Mux50~4_combout ),
	.dataf(!\Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~2 .extended_lut = "off";
defparam \Hex2Out|OUT~2 .lut_mask = 64'h0A0A00000000AFAF;
defparam \Hex2Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N10
dffeas \Hex2Out|OUT~2_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~2_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~2_NEW_REG46 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~2_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \Hex2Out|OUT~3 (
// Equation(s):
// \Hex2Out|OUT~3_combout  = ( \Mux51~4_combout  & ( \Mux49~4_combout  & ( !\Mux50~4_combout  $ (\Mux52~4_combout ) ) ) ) # ( \Mux51~4_combout  & ( !\Mux49~4_combout  & ( (\Mux50~4_combout  & \Mux52~4_combout ) ) ) ) # ( !\Mux51~4_combout  & ( 
// !\Mux49~4_combout  & ( !\Mux50~4_combout  $ (!\Mux52~4_combout ) ) ) )

	.dataa(!\Mux50~4_combout ),
	.datab(gnd),
	.datac(!\Mux52~4_combout ),
	.datad(gnd),
	.datae(!\Mux51~4_combout ),
	.dataf(!\Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~3 .extended_lut = "off";
defparam \Hex2Out|OUT~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \Hex2Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N34
dffeas \Hex2Out|OUT~3_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~3_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~3_NEW_REG48 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~3_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \Hex2Out|OUT~4 (
// Equation(s):
// \Hex2Out|OUT~4_combout  = ( \Mux50~4_combout  & ( (!\Mux49~4_combout  & ((!\Mux51~4_combout ) # (\Mux52~4_combout ))) ) ) # ( !\Mux50~4_combout  & ( (\Mux52~4_combout  & ((!\Mux49~4_combout ) # (!\Mux51~4_combout ))) ) )

	.dataa(!\Mux49~4_combout ),
	.datab(!\Mux52~4_combout ),
	.datac(gnd),
	.datad(!\Mux51~4_combout ),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~4 .extended_lut = "off";
defparam \Hex2Out|OUT~4 .lut_mask = 64'h33223322AA22AA22;
defparam \Hex2Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N13
dffeas \Hex2Out|OUT~4_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~4_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~4_NEW_REG50 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~4_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \Hex2Out|OUT~5 (
// Equation(s):
// \Hex2Out|OUT~5_combout  = ( \Mux50~4_combout  & ( (\Mux52~4_combout  & (!\Mux49~4_combout  $ (!\Mux51~4_combout ))) ) ) # ( !\Mux50~4_combout  & ( (!\Mux49~4_combout  & ((\Mux51~4_combout ) # (\Mux52~4_combout ))) ) )

	.dataa(!\Mux49~4_combout ),
	.datab(!\Mux52~4_combout ),
	.datac(!\Mux51~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~5 .extended_lut = "off";
defparam \Hex2Out|OUT~5 .lut_mask = 64'h2A2A2A2A12121212;
defparam \Hex2Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N16
dffeas \Hex2Out|OUT~5_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~5_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~5_NEW_REG52 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~5_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \Hex2Out|OUT~6 (
// Equation(s):
// \Hex2Out|OUT~6_combout  = ( \Mux50~4_combout  & ( (!\Mux52~4_combout  & ((!\Mux49~4_combout ) # (\Mux51~4_combout ))) # (\Mux52~4_combout  & ((!\Mux51~4_combout ) # (\Mux49~4_combout ))) ) ) # ( !\Mux50~4_combout  & ( (\Mux51~4_combout ) # 
// (\Mux49~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux52~4_combout ),
	.datac(!\Mux49~4_combout ),
	.datad(!\Mux51~4_combout ),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex2Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex2Out|OUT~6 .extended_lut = "off";
defparam \Hex2Out|OUT~6 .lut_mask = 64'h0FFF0FFFF3CFF3CF;
defparam \Hex2Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N25
dffeas \Hex2Out|OUT~6_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex2Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex2Out|OUT~6_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex2Out|OUT~6_NEW_REG54 .is_wysiwyg = "true";
defparam \Hex2Out|OUT~6_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( IR[1] & ( IR[0] & ( \regs[2][12]~q  ) ) ) # ( !IR[1] & ( IR[0] & ( \regs[0][12]~q  ) ) ) # ( IR[1] & ( !IR[0] & ( \regs[3][12]~q  ) ) ) # ( !IR[1] & ( !IR[0] & ( \regs[1][12]~q  ) ) )

	.dataa(!\regs[0][12]~q ),
	.datab(!\regs[2][12]~q ),
	.datac(!\regs[3][12]~q ),
	.datad(!\regs[1][12]~q ),
	.datae(!IR[1]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N30
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[4][12]~q  & ( \regs[6][12]~q  & ( ((!IR[1] & ((\regs[5][12]~q ))) # (IR[1] & (\regs[7][12]~q ))) # (IR[0]) ) ) ) # ( !\regs[4][12]~q  & ( \regs[6][12]~q  & ( (!IR[1] & (((\regs[5][12]~q  & !IR[0])))) # (IR[1] & (((IR[0])) # 
// (\regs[7][12]~q ))) ) ) ) # ( \regs[4][12]~q  & ( !\regs[6][12]~q  & ( (!IR[1] & (((IR[0]) # (\regs[5][12]~q )))) # (IR[1] & (\regs[7][12]~q  & ((!IR[0])))) ) ) ) # ( !\regs[4][12]~q  & ( !\regs[6][12]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[5][12]~q ))) # 
// (IR[1] & (\regs[7][12]~q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[7][12]~q ),
	.datac(!\regs[5][12]~q ),
	.datad(!IR[0]),
	.datae(!\regs[4][12]~q ),
	.dataf(!\regs[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N0
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[11][12]~q  & ( \regs[8][12]~q  & ( (!IR[1] & (((IR[0]) # (\regs[9][12]~q )))) # (IR[1] & (((!IR[0])) # (\regs[10][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( \regs[8][12]~q  & ( (!IR[1] & (((IR[0]) # (\regs[9][12]~q )))) # (IR[1] 
// & (\regs[10][12]~q  & ((IR[0])))) ) ) ) # ( \regs[11][12]~q  & ( !\regs[8][12]~q  & ( (!IR[1] & (((\regs[9][12]~q  & !IR[0])))) # (IR[1] & (((!IR[0])) # (\regs[10][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( !\regs[8][12]~q  & ( (!IR[1] & (((\regs[9][12]~q  
// & !IR[0])))) # (IR[1] & (\regs[10][12]~q  & ((IR[0])))) ) ) )

	.dataa(!\regs[10][12]~q ),
	.datab(!IR[1]),
	.datac(!\regs[9][12]~q ),
	.datad(!IR[0]),
	.datae(!\regs[11][12]~q ),
	.dataf(!\regs[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N42
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( IR[1] & ( \regs[12][12]~q  & ( (!IR[0] & ((\regs[15][12]~q ))) # (IR[0] & (\regs[14][12]~q )) ) ) ) # ( !IR[1] & ( \regs[12][12]~q  & ( (IR[0]) # (\regs[13][12]~q ) ) ) ) # ( IR[1] & ( !\regs[12][12]~q  & ( (!IR[0] & 
// ((\regs[15][12]~q ))) # (IR[0] & (\regs[14][12]~q )) ) ) ) # ( !IR[1] & ( !\regs[12][12]~q  & ( (\regs[13][12]~q  & !IR[0]) ) ) )

	.dataa(!\regs[13][12]~q ),
	.datab(!\regs[14][12]~q ),
	.datac(!\regs[15][12]~q ),
	.datad(!IR[0]),
	.datae(!IR[1]),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h55000F3355FF0F33;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N54
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~2_combout  & ( \Mux48~3_combout  & ( (!IR[3]) # ((!IR[2] & ((\Mux48~1_combout ))) # (IR[2] & (\Mux48~0_combout ))) ) ) ) # ( !\Mux48~2_combout  & ( \Mux48~3_combout  & ( (!IR[3] & (((!IR[2])))) # (IR[3] & ((!IR[2] & 
// ((\Mux48~1_combout ))) # (IR[2] & (\Mux48~0_combout )))) ) ) ) # ( \Mux48~2_combout  & ( !\Mux48~3_combout  & ( (!IR[3] & (((IR[2])))) # (IR[3] & ((!IR[2] & ((\Mux48~1_combout ))) # (IR[2] & (\Mux48~0_combout )))) ) ) ) # ( !\Mux48~2_combout  & ( 
// !\Mux48~3_combout  & ( (IR[3] & ((!IR[2] & ((\Mux48~1_combout ))) # (IR[2] & (\Mux48~0_combout )))) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux48~0_combout ),
	.datac(!\Mux48~1_combout ),
	.datad(!IR[2]),
	.datae(!\Mux48~2_combout ),
	.dataf(!\Mux48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( IR[0] & ( \regs[5][14]~q  & ( (!IR[1] & (\regs[4][14]~q )) # (IR[1] & ((\regs[6][14]~q ))) ) ) ) # ( !IR[0] & ( \regs[5][14]~q  & ( (!IR[1]) # (\regs[7][14]~q ) ) ) ) # ( IR[0] & ( !\regs[5][14]~q  & ( (!IR[1] & (\regs[4][14]~q )) # 
// (IR[1] & ((\regs[6][14]~q ))) ) ) ) # ( !IR[0] & ( !\regs[5][14]~q  & ( (\regs[7][14]~q  & IR[1]) ) ) )

	.dataa(!\regs[4][14]~q ),
	.datab(!\regs[6][14]~q ),
	.datac(!\regs[7][14]~q ),
	.datad(!IR[1]),
	.datae(!IR[0]),
	.dataf(!\regs[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( IR[0] & ( \regs[13][14]~q  & ( (!IR[1] & (\regs[12][14]~q )) # (IR[1] & ((\regs[14][14]~q ))) ) ) ) # ( !IR[0] & ( \regs[13][14]~q  & ( (!IR[1]) # (\regs[15][14]~q ) ) ) ) # ( IR[0] & ( !\regs[13][14]~q  & ( (!IR[1] & 
// (\regs[12][14]~q )) # (IR[1] & ((\regs[14][14]~q ))) ) ) ) # ( !IR[0] & ( !\regs[13][14]~q  & ( (\regs[15][14]~q  & IR[1]) ) ) )

	.dataa(!\regs[15][14]~q ),
	.datab(!\regs[12][14]~q ),
	.datac(!\regs[14][14]~q ),
	.datad(!IR[1]),
	.datae(!IR[0]),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h0055330FFF55330F;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( IR[0] & ( IR[1] & ( \regs[10][14]~q  ) ) ) # ( !IR[0] & ( IR[1] & ( \regs[11][14]~q  ) ) ) # ( IR[0] & ( !IR[1] & ( \regs[8][14]~q  ) ) ) # ( !IR[0] & ( !IR[1] & ( \regs[9][14]~q  ) ) )

	.dataa(!\regs[10][14]~q ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!\regs[11][14]~q ),
	.datae(!IR[0]),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[2][14]~q  & ( \regs[0][14]~q  & ( ((!IR[1] & ((\regs[1][14]~q ))) # (IR[1] & (\regs[3][14]~q ))) # (IR[0]) ) ) ) # ( !\regs[2][14]~q  & ( \regs[0][14]~q  & ( (!IR[1] & (((\regs[1][14]~q ) # (IR[0])))) # (IR[1] & (\regs[3][14]~q 
//  & (!IR[0]))) ) ) ) # ( \regs[2][14]~q  & ( !\regs[0][14]~q  & ( (!IR[1] & (((!IR[0] & \regs[1][14]~q )))) # (IR[1] & (((IR[0])) # (\regs[3][14]~q ))) ) ) ) # ( !\regs[2][14]~q  & ( !\regs[0][14]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[1][14]~q ))) # (IR[1] & 
// (\regs[3][14]~q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[3][14]~q ),
	.datac(!IR[0]),
	.datad(!\regs[1][14]~q ),
	.datae(!\regs[2][14]~q ),
	.dataf(!\regs[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~2_combout  & ( \Mux46~0_combout  & ( ((!IR[3] & ((\Mux46~3_combout ))) # (IR[3] & (\Mux46~1_combout ))) # (IR[2]) ) ) ) # ( !\Mux46~2_combout  & ( \Mux46~0_combout  & ( (!IR[3] & (((!IR[2] & \Mux46~3_combout )))) # (IR[3] & 
// (((IR[2])) # (\Mux46~1_combout ))) ) ) ) # ( \Mux46~2_combout  & ( !\Mux46~0_combout  & ( (!IR[3] & (((\Mux46~3_combout ) # (IR[2])))) # (IR[3] & (\Mux46~1_combout  & (!IR[2]))) ) ) ) # ( !\Mux46~2_combout  & ( !\Mux46~0_combout  & ( (!IR[2] & ((!IR[3] & 
// ((\Mux46~3_combout ))) # (IR[3] & (\Mux46~1_combout )))) ) ) )

	.dataa(!\Mux46~1_combout ),
	.datab(!IR[3]),
	.datac(!IR[2]),
	.datad(!\Mux46~3_combout ),
	.datae(!\Mux46~2_combout ),
	.dataf(!\Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[12][15]~q  & ( \regs[8][15]~q  & ( (!IR[3]) # ((!IR[2] & ((\regs[4][15]~q ))) # (IR[2] & (\regs[0][15]~q ))) ) ) ) # ( !\regs[12][15]~q  & ( \regs[8][15]~q  & ( (!IR[2] & (((\regs[4][15]~q  & IR[3])))) # (IR[2] & (((!IR[3])) # 
// (\regs[0][15]~q ))) ) ) ) # ( \regs[12][15]~q  & ( !\regs[8][15]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[4][15]~q )))) # (IR[2] & (\regs[0][15]~q  & ((IR[3])))) ) ) ) # ( !\regs[12][15]~q  & ( !\regs[8][15]~q  & ( (IR[3] & ((!IR[2] & ((\regs[4][15]~q ))) # 
// (IR[2] & (\regs[0][15]~q )))) ) ) )

	.dataa(!\regs[0][15]~q ),
	.datab(!IR[2]),
	.datac(!\regs[4][15]~q ),
	.datad(!IR[3]),
	.datae(!\regs[12][15]~q ),
	.dataf(!\regs[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( IR[3] & ( \regs[15][15]~q  & ( (!IR[2] & (\regs[7][15]~q )) # (IR[2] & ((\regs[3][15]~q ))) ) ) ) # ( !IR[3] & ( \regs[15][15]~q  & ( (!IR[2]) # (\regs[11][15]~q ) ) ) ) # ( IR[3] & ( !\regs[15][15]~q  & ( (!IR[2] & (\regs[7][15]~q 
// )) # (IR[2] & ((\regs[3][15]~q ))) ) ) ) # ( !IR[3] & ( !\regs[15][15]~q  & ( (\regs[11][15]~q  & IR[2]) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\regs[3][15]~q ),
	.datac(!\regs[11][15]~q ),
	.datad(!IR[2]),
	.datae(!IR[3]),
	.dataf(!\regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[13][15]~q  & ( \regs[9][15]~q  & ( (!IR[3]) # ((!IR[2] & (\regs[5][15]~q )) # (IR[2] & ((\regs[1][15]~q )))) ) ) ) # ( !\regs[13][15]~q  & ( \regs[9][15]~q  & ( (!IR[2] & (\regs[5][15]~q  & ((IR[3])))) # (IR[2] & (((!IR[3]) # 
// (\regs[1][15]~q )))) ) ) ) # ( \regs[13][15]~q  & ( !\regs[9][15]~q  & ( (!IR[2] & (((!IR[3])) # (\regs[5][15]~q ))) # (IR[2] & (((\regs[1][15]~q  & IR[3])))) ) ) ) # ( !\regs[13][15]~q  & ( !\regs[9][15]~q  & ( (IR[3] & ((!IR[2] & (\regs[5][15]~q )) # 
// (IR[2] & ((\regs[1][15]~q ))))) ) ) )

	.dataa(!\regs[5][15]~q ),
	.datab(!IR[2]),
	.datac(!\regs[1][15]~q ),
	.datad(!IR[3]),
	.datae(!\regs[13][15]~q ),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( IR[3] & ( \regs[14][15]~q  & ( (!IR[2] & ((\regs[6][15]~q ))) # (IR[2] & (\regs[2][15]~q )) ) ) ) # ( !IR[3] & ( \regs[14][15]~q  & ( (!IR[2]) # (\regs[10][15]~q ) ) ) ) # ( IR[3] & ( !\regs[14][15]~q  & ( (!IR[2] & ((\regs[6][15]~q 
// ))) # (IR[2] & (\regs[2][15]~q )) ) ) ) # ( !IR[3] & ( !\regs[14][15]~q  & ( (IR[2] & \regs[10][15]~q ) ) ) )

	.dataa(!\regs[2][15]~q ),
	.datab(!IR[2]),
	.datac(!\regs[6][15]~q ),
	.datad(!\regs[10][15]~q ),
	.datae(!IR[3]),
	.dataf(!\regs[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~2_combout  & ( IR[0] & ( (IR[1]) # (\Mux45~0_combout ) ) ) ) # ( !\Mux45~2_combout  & ( IR[0] & ( (\Mux45~0_combout  & !IR[1]) ) ) ) # ( \Mux45~2_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux45~1_combout ))) # (IR[1] & 
// (\Mux45~3_combout )) ) ) ) # ( !\Mux45~2_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux45~1_combout ))) # (IR[1] & (\Mux45~3_combout )) ) ) )

	.dataa(!\Mux45~0_combout ),
	.datab(!\Mux45~3_combout ),
	.datac(!IR[1]),
	.datad(!\Mux45~1_combout ),
	.datae(!\Mux45~2_combout ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( IR[3] & ( \regs[6][13]~q  & ( (!IR[2]) # (\regs[2][13]~q ) ) ) ) # ( !IR[3] & ( \regs[6][13]~q  & ( (!IR[2] & (\regs[14][13]~q )) # (IR[2] & ((\regs[10][13]~q ))) ) ) ) # ( IR[3] & ( !\regs[6][13]~q  & ( (\regs[2][13]~q  & IR[2]) ) ) 
// ) # ( !IR[3] & ( !\regs[6][13]~q  & ( (!IR[2] & (\regs[14][13]~q )) # (IR[2] & ((\regs[10][13]~q ))) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!\regs[2][13]~q ),
	.datac(!IR[2]),
	.datad(!\regs[10][13]~q ),
	.datae(!IR[3]),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( IR[2] & ( \regs[3][13]~q  & ( (IR[3]) # (\regs[11][13]~q ) ) ) ) # ( !IR[2] & ( \regs[3][13]~q  & ( (!IR[3] & (\regs[15][13]~q )) # (IR[3] & ((\regs[7][13]~q ))) ) ) ) # ( IR[2] & ( !\regs[3][13]~q  & ( (\regs[11][13]~q  & !IR[3]) ) 
// ) ) # ( !IR[2] & ( !\regs[3][13]~q  & ( (!IR[3] & (\regs[15][13]~q )) # (IR[3] & ((\regs[7][13]~q ))) ) ) )

	.dataa(!\regs[11][13]~q ),
	.datab(!\regs[15][13]~q ),
	.datac(!IR[3]),
	.datad(!\regs[7][13]~q ),
	.datae(!IR[2]),
	.dataf(!\regs[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( IR[2] & ( IR[3] & ( \regs[1][13]~q  ) ) ) # ( !IR[2] & ( IR[3] & ( \regs[5][13]~q  ) ) ) # ( IR[2] & ( !IR[3] & ( \regs[9][13]~q  ) ) ) # ( !IR[2] & ( !IR[3] & ( \regs[13][13]~q  ) ) )

	.dataa(!\regs[5][13]~q ),
	.datab(!\regs[9][13]~q ),
	.datac(!\regs[13][13]~q ),
	.datad(!\regs[1][13]~q ),
	.datae(!IR[2]),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[8][13]~q  & ( \regs[12][13]~q  & ( (!IR[3]) # ((!IR[2] & (\regs[4][13]~q )) # (IR[2] & ((\regs[0][13]~q )))) ) ) ) # ( !\regs[8][13]~q  & ( \regs[12][13]~q  & ( (!IR[2] & (((!IR[3])) # (\regs[4][13]~q ))) # (IR[2] & (((IR[3] & 
// \regs[0][13]~q )))) ) ) ) # ( \regs[8][13]~q  & ( !\regs[12][13]~q  & ( (!IR[2] & (\regs[4][13]~q  & (IR[3]))) # (IR[2] & (((!IR[3]) # (\regs[0][13]~q )))) ) ) ) # ( !\regs[8][13]~q  & ( !\regs[12][13]~q  & ( (IR[3] & ((!IR[2] & (\regs[4][13]~q )) # 
// (IR[2] & ((\regs[0][13]~q ))))) ) ) )

	.dataa(!\regs[4][13]~q ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\regs[0][13]~q ),
	.datae(!\regs[8][13]~q ),
	.dataf(!\regs[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~0_combout  & ( IR[0] & ( (!IR[1]) # (\Mux47~2_combout ) ) ) ) # ( !\Mux47~0_combout  & ( IR[0] & ( (\Mux47~2_combout  & IR[1]) ) ) ) # ( \Mux47~0_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux47~1_combout ))) # (IR[1] & 
// (\Mux47~3_combout )) ) ) ) # ( !\Mux47~0_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux47~1_combout ))) # (IR[1] & (\Mux47~3_combout )) ) ) )

	.dataa(!\Mux47~2_combout ),
	.datab(!\Mux47~3_combout ),
	.datac(!\Mux47~1_combout ),
	.datad(!IR[1]),
	.datae(!\Mux47~0_combout ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \Hex3Out|OUT~0 (
// Equation(s):
// \Hex3Out|OUT~0_combout  = ( \Mux47~4_combout  & ( (\Mux48~4_combout  & (!\Mux46~4_combout  & \Mux45~4_combout )) ) ) # ( !\Mux47~4_combout  & ( (!\Mux48~4_combout  & (\Mux46~4_combout  & !\Mux45~4_combout )) # (\Mux48~4_combout  & (!\Mux46~4_combout  $ 
// (\Mux45~4_combout ))) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(!\Mux46~4_combout ),
	.datac(!\Mux45~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~0 .extended_lut = "off";
defparam \Hex3Out|OUT~0 .lut_mask = 64'h6161616104040404;
defparam \Hex3Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N55
dffeas \Hex3Out|OUT~0_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~0_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~0_NEW_REG28 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~0_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N57
cyclonev_lcell_comb \Hex3Out|OUT~1 (
// Equation(s):
// \Hex3Out|OUT~1_combout  = ( \Mux47~4_combout  & ( (!\Mux48~4_combout  & (\Mux46~4_combout )) # (\Mux48~4_combout  & ((\Mux45~4_combout ))) ) ) # ( !\Mux47~4_combout  & ( (\Mux46~4_combout  & (!\Mux48~4_combout  $ (!\Mux45~4_combout ))) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(gnd),
	.datac(!\Mux46~4_combout ),
	.datad(!\Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~1 .extended_lut = "off";
defparam \Hex3Out|OUT~1 .lut_mask = 64'h050A050A0A5F0A5F;
defparam \Hex3Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N58
dffeas \Hex3Out|OUT~1_NEW_REG30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~1_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~1_NEW_REG30 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~1_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \Hex3Out|OUT~2 (
// Equation(s):
// \Hex3Out|OUT~2_combout  = ( \Mux47~4_combout  & ( (!\Mux46~4_combout  & (!\Mux48~4_combout  & !\Mux45~4_combout )) # (\Mux46~4_combout  & ((\Mux45~4_combout ))) ) ) # ( !\Mux47~4_combout  & ( (!\Mux48~4_combout  & (\Mux46~4_combout  & \Mux45~4_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\Mux48~4_combout ),
	.datac(!\Mux46~4_combout ),
	.datad(!\Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~2 .extended_lut = "off";
defparam \Hex3Out|OUT~2 .lut_mask = 64'h000C000CC00FC00F;
defparam \Hex3Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N52
dffeas \Hex3Out|OUT~2_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~2_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~2_NEW_REG32 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~2_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \Hex3Out|OUT~3 (
// Equation(s):
// \Hex3Out|OUT~3_combout  = ( \Mux47~4_combout  & ( (!\Mux46~4_combout  & (!\Mux48~4_combout  & \Mux45~4_combout )) # (\Mux46~4_combout  & (\Mux48~4_combout )) ) ) # ( !\Mux47~4_combout  & ( (!\Mux45~4_combout  & (!\Mux46~4_combout  $ (!\Mux48~4_combout ))) 
// ) )

	.dataa(gnd),
	.datab(!\Mux46~4_combout ),
	.datac(!\Mux48~4_combout ),
	.datad(!\Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~3 .extended_lut = "off";
defparam \Hex3Out|OUT~3 .lut_mask = 64'h3C003C0003C303C3;
defparam \Hex3Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N1
dffeas \Hex3Out|OUT~3_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~3_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~3_NEW_REG34 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~3_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \Hex3Out|OUT~4 (
// Equation(s):
// \Hex3Out|OUT~4_combout  = ( \Mux47~4_combout  & ( (\Mux48~4_combout  & !\Mux45~4_combout ) ) ) # ( !\Mux47~4_combout  & ( (!\Mux46~4_combout  & (\Mux48~4_combout )) # (\Mux46~4_combout  & ((!\Mux45~4_combout ))) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(!\Mux46~4_combout ),
	.datac(gnd),
	.datad(!\Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~4 .extended_lut = "off";
defparam \Hex3Out|OUT~4 .lut_mask = 64'h7744774455005500;
defparam \Hex3Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N4
dffeas \Hex3Out|OUT~4_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~4_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~4_NEW_REG36 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~4_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \Hex3Out|OUT~5 (
// Equation(s):
// \Hex3Out|OUT~5_combout  = ( \Mux47~4_combout  & ( (!\Mux45~4_combout  & ((!\Mux46~4_combout ) # (\Mux48~4_combout ))) ) ) # ( !\Mux47~4_combout  & ( (\Mux48~4_combout  & (!\Mux46~4_combout  $ (\Mux45~4_combout ))) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(!\Mux46~4_combout ),
	.datac(!\Mux45~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~5 .extended_lut = "off";
defparam \Hex3Out|OUT~5 .lut_mask = 64'h41414141D0D0D0D0;
defparam \Hex3Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N7
dffeas \Hex3Out|OUT~5_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~5_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~5_NEW_REG38 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~5_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \Hex3Out|OUT~6 (
// Equation(s):
// \Hex3Out|OUT~6_combout  = ( \Mux47~4_combout  & ( (!\Mux48~4_combout ) # ((!\Mux46~4_combout ) # (\Mux45~4_combout )) ) ) # ( !\Mux47~4_combout  & ( (!\Mux46~4_combout  & ((\Mux45~4_combout ))) # (\Mux46~4_combout  & ((!\Mux45~4_combout ) # 
// (\Mux48~4_combout ))) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(gnd),
	.datac(!\Mux46~4_combout ),
	.datad(!\Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex3Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex3Out|OUT~6 .extended_lut = "off";
defparam \Hex3Out|OUT~6 .lut_mask = 64'h0FF50FF5FAFFFAFF;
defparam \Hex3Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N10
dffeas \Hex3Out|OUT~6_NEW_REG40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex3Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex3Out|OUT~6_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex3Out|OUT~6_NEW_REG40 .is_wysiwyg = "true";
defparam \Hex3Out|OUT~6_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[7][19]~q  & ( \regs[11][19]~q  & ( (!IR[3] & (((\IR[2]~DUPLICATE_q ) # (\regs[15][19]~q )))) # (IR[3] & (((!\IR[2]~DUPLICATE_q )) # (\regs[3][19]~q ))) ) ) ) # ( !\regs[7][19]~q  & ( \regs[11][19]~q  & ( (!IR[3] & 
// (((\IR[2]~DUPLICATE_q ) # (\regs[15][19]~q )))) # (IR[3] & (\regs[3][19]~q  & ((\IR[2]~DUPLICATE_q )))) ) ) ) # ( \regs[7][19]~q  & ( !\regs[11][19]~q  & ( (!IR[3] & (((\regs[15][19]~q  & !\IR[2]~DUPLICATE_q )))) # (IR[3] & (((!\IR[2]~DUPLICATE_q )) # 
// (\regs[3][19]~q ))) ) ) ) # ( !\regs[7][19]~q  & ( !\regs[11][19]~q  & ( (!IR[3] & (((\regs[15][19]~q  & !\IR[2]~DUPLICATE_q )))) # (IR[3] & (\regs[3][19]~q  & ((\IR[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[3][19]~q ),
	.datab(!\regs[15][19]~q ),
	.datac(!IR[3]),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!\regs[7][19]~q ),
	.dataf(!\regs[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[10][19]~q  & ( \regs[2][19]~q  & ( ((!IR[3] & ((\regs[14][19]~q ))) # (IR[3] & (\regs[6][19]~q ))) # (IR[2]) ) ) ) # ( !\regs[10][19]~q  & ( \regs[2][19]~q  & ( (!IR[2] & ((!IR[3] & ((\regs[14][19]~q ))) # (IR[3] & 
// (\regs[6][19]~q )))) # (IR[2] & (((IR[3])))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[2][19]~q  & ( (!IR[2] & ((!IR[3] & ((\regs[14][19]~q ))) # (IR[3] & (\regs[6][19]~q )))) # (IR[2] & (((!IR[3])))) ) ) ) # ( !\regs[10][19]~q  & ( !\regs[2][19]~q  & ( 
// (!IR[2] & ((!IR[3] & ((\regs[14][19]~q ))) # (IR[3] & (\regs[6][19]~q )))) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[6][19]~q ),
	.datac(!\regs[14][19]~q ),
	.datad(!IR[3]),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \IR[2]~DUPLICATE_q  & ( \regs[12][19]~q  & ( (!IR[3] & ((\regs[8][19]~q ))) # (IR[3] & (\regs[0][19]~q )) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( \regs[12][19]~q  & ( (!IR[3]) # (\regs[4][19]~q ) ) ) ) # ( \IR[2]~DUPLICATE_q  & ( 
// !\regs[12][19]~q  & ( (!IR[3] & ((\regs[8][19]~q ))) # (IR[3] & (\regs[0][19]~q )) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( !\regs[12][19]~q  & ( (IR[3] & \regs[4][19]~q ) ) ) )

	.dataa(!IR[3]),
	.datab(!\regs[0][19]~q ),
	.datac(!\regs[8][19]~q ),
	.datad(!\regs[4][19]~q ),
	.datae(!\IR[2]~DUPLICATE_q ),
	.dataf(!\regs[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( IR[3] & ( IR[2] & ( \regs[1][19]~q  ) ) ) # ( !IR[3] & ( IR[2] & ( \regs[9][19]~q  ) ) ) # ( IR[3] & ( !IR[2] & ( \regs[5][19]~q  ) ) ) # ( !IR[3] & ( !IR[2] & ( \regs[13][19]~q  ) ) )

	.dataa(!\regs[9][19]~q ),
	.datab(!\regs[13][19]~q ),
	.datac(!\regs[5][19]~q ),
	.datad(!\regs[1][19]~q ),
	.datae(!IR[3]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( IR[1] & ( \Mux41~1_combout  & ( (!IR[0] & (\Mux41~3_combout )) # (IR[0] & ((\Mux41~2_combout ))) ) ) ) # ( !IR[1] & ( \Mux41~1_combout  & ( (!IR[0]) # (\Mux41~0_combout ) ) ) ) # ( IR[1] & ( !\Mux41~1_combout  & ( (!IR[0] & 
// (\Mux41~3_combout )) # (IR[0] & ((\Mux41~2_combout ))) ) ) ) # ( !IR[1] & ( !\Mux41~1_combout  & ( (IR[0] & \Mux41~0_combout ) ) ) )

	.dataa(!IR[0]),
	.datab(!\Mux41~3_combout ),
	.datac(!\Mux41~2_combout ),
	.datad(!\Mux41~0_combout ),
	.datae(!IR[1]),
	.dataf(!\Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[7][18]~q  & ( IR[0] & ( (!IR[1] & (\regs[4][18]~q )) # (IR[1] & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[7][18]~q  & ( IR[0] & ( (!IR[1] & (\regs[4][18]~q )) # (IR[1] & ((\regs[6][18]~q ))) ) ) ) # ( \regs[7][18]~q  & ( !IR[0] & ( 
// (IR[1]) # (\regs[5][18]~q ) ) ) ) # ( !\regs[7][18]~q  & ( !IR[0] & ( (\regs[5][18]~q  & !IR[1]) ) ) )

	.dataa(!\regs[5][18]~q ),
	.datab(!IR[1]),
	.datac(!\regs[4][18]~q ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( IR[1] & ( \regs[10][18]~q  & ( (IR[0]) # (\regs[11][18]~q ) ) ) ) # ( !IR[1] & ( \regs[10][18]~q  & ( (!IR[0] & (\regs[9][18]~q )) # (IR[0] & ((\regs[8][18]~q ))) ) ) ) # ( IR[1] & ( !\regs[10][18]~q  & ( (\regs[11][18]~q  & !IR[0]) 
// ) ) ) # ( !IR[1] & ( !\regs[10][18]~q  & ( (!IR[0] & (\regs[9][18]~q )) # (IR[0] & ((\regs[8][18]~q ))) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[11][18]~q ),
	.datac(!\regs[8][18]~q ),
	.datad(!IR[0]),
	.datae(!IR[1]),
	.dataf(!\regs[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h550F3300550F33FF;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N24
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( IR[1] & ( IR[0] & ( \regs[2][18]~q  ) ) ) # ( !IR[1] & ( IR[0] & ( \regs[0][18]~q  ) ) ) # ( IR[1] & ( !IR[0] & ( \regs[3][18]~q  ) ) ) # ( !IR[1] & ( !IR[0] & ( \regs[1][18]~q  ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\regs[0][18]~q ),
	.datac(!\regs[2][18]~q ),
	.datad(!\regs[3][18]~q ),
	.datae(!IR[1]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N12
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[12][18]~q  & ( IR[0] & ( (!IR[1]) # (\regs[14][18]~q ) ) ) ) # ( !\regs[12][18]~q  & ( IR[0] & ( (\regs[14][18]~q  & IR[1]) ) ) ) # ( \regs[12][18]~q  & ( !IR[0] & ( (!IR[1] & (\regs[13][18]~q )) # (IR[1] & ((\regs[15][18]~q 
// ))) ) ) ) # ( !\regs[12][18]~q  & ( !IR[0] & ( (!IR[1] & (\regs[13][18]~q )) # (IR[1] & ((\regs[15][18]~q ))) ) ) )

	.dataa(!\regs[14][18]~q ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!IR[1]),
	.datae(!\regs[12][18]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N18
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \IR[2]~DUPLICATE_q  & ( \Mux42~3_combout  & ( (!IR[3] & (\Mux42~2_combout )) # (IR[3] & ((\Mux42~0_combout ))) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( \Mux42~3_combout  & ( (!IR[3]) # (\Mux42~1_combout ) ) ) ) # ( \IR[2]~DUPLICATE_q  & ( 
// !\Mux42~3_combout  & ( (!IR[3] & (\Mux42~2_combout )) # (IR[3] & ((\Mux42~0_combout ))) ) ) ) # ( !\IR[2]~DUPLICATE_q  & ( !\Mux42~3_combout  & ( (IR[3] & \Mux42~1_combout ) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux42~1_combout ),
	.datac(!\Mux42~2_combout ),
	.datad(!\Mux42~0_combout ),
	.datae(!\IR[2]~DUPLICATE_q ),
	.dataf(!\Mux42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N48
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( IR[3] & ( IR[2] & ( \regs[3][17]~q  ) ) ) # ( !IR[3] & ( IR[2] & ( \regs[11][17]~q  ) ) ) # ( IR[3] & ( !IR[2] & ( \regs[7][17]~q  ) ) ) # ( !IR[3] & ( !IR[2] & ( \regs[15][17]~q  ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\regs[15][17]~q ),
	.datac(!\regs[11][17]~q ),
	.datad(!\regs[7][17]~q ),
	.datae(!IR[3]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( IR[3] & ( \regs[13][17]~q  & ( (!IR[2] & ((\regs[5][17]~q ))) # (IR[2] & (\regs[1][17]~q )) ) ) ) # ( !IR[3] & ( \regs[13][17]~q  & ( (!IR[2]) # (\regs[9][17]~q ) ) ) ) # ( IR[3] & ( !\regs[13][17]~q  & ( (!IR[2] & ((\regs[5][17]~q 
// ))) # (IR[2] & (\regs[1][17]~q )) ) ) ) # ( !IR[3] & ( !\regs[13][17]~q  & ( (IR[2] & \regs[9][17]~q ) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[1][17]~q ),
	.datac(!\regs[5][17]~q ),
	.datad(!\regs[9][17]~q ),
	.datae(!IR[3]),
	.dataf(!\regs[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N2
dffeas \regs[12][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~286_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[12][17]~q  & ( \regs[8][17]~q  & ( (!IR[3]) # ((!IR[2] & ((\regs[4][17]~q ))) # (IR[2] & (\regs[0][17]~q ))) ) ) ) # ( !\regs[12][17]~q  & ( \regs[8][17]~q  & ( (!IR[2] & (((IR[3] & \regs[4][17]~q )))) # (IR[2] & (((!IR[3])) # 
// (\regs[0][17]~q ))) ) ) ) # ( \regs[12][17]~q  & ( !\regs[8][17]~q  & ( (!IR[2] & (((!IR[3]) # (\regs[4][17]~q )))) # (IR[2] & (\regs[0][17]~q  & (IR[3]))) ) ) ) # ( !\regs[12][17]~q  & ( !\regs[8][17]~q  & ( (IR[3] & ((!IR[2] & ((\regs[4][17]~q ))) # 
// (IR[2] & (\regs[0][17]~q )))) ) ) )

	.dataa(!IR[2]),
	.datab(!\regs[0][17]~q ),
	.datac(!IR[3]),
	.datad(!\regs[4][17]~q ),
	.datae(!\regs[12][17]~q ),
	.dataf(!\regs[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N36
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[10][17]~q  & ( \regs[2][17]~q  & ( ((!IR[3] & (\regs[14][17]~q )) # (IR[3] & ((\regs[6][17]~q )))) # (IR[2]) ) ) ) # ( !\regs[10][17]~q  & ( \regs[2][17]~q  & ( (!IR[2] & ((!IR[3] & (\regs[14][17]~q )) # (IR[3] & 
// ((\regs[6][17]~q ))))) # (IR[2] & (((IR[3])))) ) ) ) # ( \regs[10][17]~q  & ( !\regs[2][17]~q  & ( (!IR[2] & ((!IR[3] & (\regs[14][17]~q )) # (IR[3] & ((\regs[6][17]~q ))))) # (IR[2] & (((!IR[3])))) ) ) ) # ( !\regs[10][17]~q  & ( !\regs[2][17]~q  & ( 
// (!IR[2] & ((!IR[3] & (\regs[14][17]~q )) # (IR[3] & ((\regs[6][17]~q ))))) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!IR[2]),
	.datac(!\regs[6][17]~q ),
	.datad(!IR[3]),
	.datae(!\regs[10][17]~q ),
	.dataf(!\regs[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h440C770C443F773F;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~2_combout  & ( IR[0] & ( (\Mux43~0_combout ) # (IR[1]) ) ) ) # ( !\Mux43~2_combout  & ( IR[0] & ( (!IR[1] & \Mux43~0_combout ) ) ) ) # ( \Mux43~2_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux43~1_combout ))) # (IR[1] & 
// (\Mux43~3_combout )) ) ) ) # ( !\Mux43~2_combout  & ( !IR[0] & ( (!IR[1] & ((\Mux43~1_combout ))) # (IR[1] & (\Mux43~3_combout )) ) ) )

	.dataa(!IR[1]),
	.datab(!\Mux43~3_combout ),
	.datac(!\Mux43~1_combout ),
	.datad(!\Mux43~0_combout ),
	.datae(!\Mux43~2_combout ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[9][16]~q  & ( \regs[11][16]~q  & ( (!IR[0]) # ((!IR[1] & ((\regs[8][16]~q ))) # (IR[1] & (\regs[10][16]~q ))) ) ) ) # ( !\regs[9][16]~q  & ( \regs[11][16]~q  & ( (!IR[1] & (((IR[0] & \regs[8][16]~q )))) # (IR[1] & (((!IR[0])) # 
// (\regs[10][16]~q ))) ) ) ) # ( \regs[9][16]~q  & ( !\regs[11][16]~q  & ( (!IR[1] & (((!IR[0]) # (\regs[8][16]~q )))) # (IR[1] & (\regs[10][16]~q  & (IR[0]))) ) ) ) # ( !\regs[9][16]~q  & ( !\regs[11][16]~q  & ( (IR[0] & ((!IR[1] & ((\regs[8][16]~q ))) # 
// (IR[1] & (\regs[10][16]~q )))) ) ) )

	.dataa(!IR[1]),
	.datab(!\regs[10][16]~q ),
	.datac(!IR[0]),
	.datad(!\regs[8][16]~q ),
	.datae(!\regs[9][16]~q ),
	.dataf(!\regs[11][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N40
dffeas \regs[0][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~267_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( IR[1] & ( \regs[2][16]~q  & ( (\regs[3][16]~q ) # (IR[0]) ) ) ) # ( !IR[1] & ( \regs[2][16]~q  & ( (!IR[0] & ((\regs[1][16]~q ))) # (IR[0] & (\regs[0][16]~q )) ) ) ) # ( IR[1] & ( !\regs[2][16]~q  & ( (!IR[0] & \regs[3][16]~q ) ) ) ) 
// # ( !IR[1] & ( !\regs[2][16]~q  & ( (!IR[0] & ((\regs[1][16]~q ))) # (IR[0] & (\regs[0][16]~q )) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[0][16]~q ),
	.datac(!\regs[3][16]~q ),
	.datad(!\regs[1][16]~q ),
	.datae(!IR[1]),
	.dataf(!\regs[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( IR[1] & ( \regs[4][16]~q  & ( (!IR[0] & ((\regs[7][16]~q ))) # (IR[0] & (\regs[6][16]~q )) ) ) ) # ( !IR[1] & ( \regs[4][16]~q  & ( (IR[0]) # (\regs[5][16]~q ) ) ) ) # ( IR[1] & ( !\regs[4][16]~q  & ( (!IR[0] & ((\regs[7][16]~q ))) # 
// (IR[0] & (\regs[6][16]~q )) ) ) ) # ( !IR[1] & ( !\regs[4][16]~q  & ( (\regs[5][16]~q  & !IR[0]) ) ) )

	.dataa(!\regs[6][16]~q ),
	.datab(!\regs[7][16]~q ),
	.datac(!\regs[5][16]~q ),
	.datad(!IR[0]),
	.datae(!IR[1]),
	.dataf(!\regs[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0F0033550FFF3355;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[13][16]~q  & ( IR[0] & ( (!IR[1] & (\regs[12][16]~q )) # (IR[1] & ((\regs[14][16]~q ))) ) ) ) # ( !\regs[13][16]~q  & ( IR[0] & ( (!IR[1] & (\regs[12][16]~q )) # (IR[1] & ((\regs[14][16]~q ))) ) ) ) # ( \regs[13][16]~q  & ( 
// !IR[0] & ( (!IR[1]) # (\regs[15][16]~q ) ) ) ) # ( !\regs[13][16]~q  & ( !IR[0] & ( (IR[1] & \regs[15][16]~q ) ) ) )

	.dataa(!\regs[12][16]~q ),
	.datab(!\regs[14][16]~q ),
	.datac(!IR[1]),
	.datad(!\regs[15][16]~q ),
	.datae(!\regs[13][16]~q ),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~1_combout  & ( \Mux44~3_combout  & ( (!\IR[2]~DUPLICATE_q ) # ((!IR[3] & (\Mux44~2_combout )) # (IR[3] & ((\Mux44~0_combout )))) ) ) ) # ( !\Mux44~1_combout  & ( \Mux44~3_combout  & ( (!\IR[2]~DUPLICATE_q  & (((!IR[3])))) # 
// (\IR[2]~DUPLICATE_q  & ((!IR[3] & (\Mux44~2_combout )) # (IR[3] & ((\Mux44~0_combout ))))) ) ) ) # ( \Mux44~1_combout  & ( !\Mux44~3_combout  & ( (!\IR[2]~DUPLICATE_q  & (((IR[3])))) # (\IR[2]~DUPLICATE_q  & ((!IR[3] & (\Mux44~2_combout )) # (IR[3] & 
// ((\Mux44~0_combout ))))) ) ) ) # ( !\Mux44~1_combout  & ( !\Mux44~3_combout  & ( (\IR[2]~DUPLICATE_q  & ((!IR[3] & (\Mux44~2_combout )) # (IR[3] & ((\Mux44~0_combout ))))) ) ) )

	.dataa(!\Mux44~2_combout ),
	.datab(!\IR[2]~DUPLICATE_q ),
	.datac(!\Mux44~0_combout ),
	.datad(!IR[3]),
	.datae(!\Mux44~1_combout ),
	.dataf(!\Mux44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N3
cyclonev_lcell_comb \Hex4Out|OUT~0 (
// Equation(s):
// \Hex4Out|OUT~0_combout  = ( \Mux43~4_combout  & ( \Mux44~4_combout  & ( (\Mux41~4_combout  & !\Mux42~4_combout ) ) ) ) # ( !\Mux43~4_combout  & ( \Mux44~4_combout  & ( !\Mux41~4_combout  $ (\Mux42~4_combout ) ) ) ) # ( !\Mux43~4_combout  & ( 
// !\Mux44~4_combout  & ( (!\Mux41~4_combout  & \Mux42~4_combout ) ) ) )

	.dataa(!\Mux41~4_combout ),
	.datab(gnd),
	.datac(!\Mux42~4_combout ),
	.datad(gnd),
	.datae(!\Mux43~4_combout ),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~0 .extended_lut = "off";
defparam \Hex4Out|OUT~0 .lut_mask = 64'h0A0A0000A5A55050;
defparam \Hex4Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N4
dffeas \Hex4Out|OUT~0_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~0_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~0_NEW_REG14 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~0_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N30
cyclonev_lcell_comb \Hex4Out|OUT~1 (
// Equation(s):
// \Hex4Out|OUT~1_combout  = ( \Mux44~4_combout  & ( (!\Mux41~4_combout  & (\Mux42~4_combout  & !\Mux43~4_combout )) # (\Mux41~4_combout  & ((\Mux43~4_combout ))) ) ) # ( !\Mux44~4_combout  & ( (\Mux42~4_combout  & ((\Mux43~4_combout ) # (\Mux41~4_combout 
// ))) ) )

	.dataa(!\Mux41~4_combout ),
	.datab(!\Mux42~4_combout ),
	.datac(!\Mux43~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~1 .extended_lut = "off";
defparam \Hex4Out|OUT~1 .lut_mask = 64'h1313131325252525;
defparam \Hex4Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \Hex4Out|OUT~1_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~1_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~1_NEW_REG16 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~1_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N27
cyclonev_lcell_comb \Hex4Out|OUT~2 (
// Equation(s):
// \Hex4Out|OUT~2_combout  = ( \Mux43~4_combout  & ( \Mux44~4_combout  & ( (\Mux41~4_combout  & \Mux42~4_combout ) ) ) ) # ( \Mux43~4_combout  & ( !\Mux44~4_combout  & ( !\Mux41~4_combout  $ (\Mux42~4_combout ) ) ) ) # ( !\Mux43~4_combout  & ( 
// !\Mux44~4_combout  & ( (\Mux41~4_combout  & \Mux42~4_combout ) ) ) )

	.dataa(!\Mux41~4_combout ),
	.datab(gnd),
	.datac(!\Mux42~4_combout ),
	.datad(gnd),
	.datae(!\Mux43~4_combout ),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~2 .extended_lut = "off";
defparam \Hex4Out|OUT~2 .lut_mask = 64'h0505A5A500000505;
defparam \Hex4Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N28
dffeas \Hex4Out|OUT~2_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~2_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~2_NEW_REG18 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~2_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N54
cyclonev_lcell_comb \Hex4Out|OUT~3 (
// Equation(s):
// \Hex4Out|OUT~3_combout  = ( \Mux44~4_combout  & ( (!\Mux42~4_combout  & (!\Mux41~4_combout  & !\Mux43~4_combout )) # (\Mux42~4_combout  & ((\Mux43~4_combout ))) ) ) # ( !\Mux44~4_combout  & ( (!\Mux41~4_combout  & (\Mux42~4_combout  & !\Mux43~4_combout )) 
// # (\Mux41~4_combout  & (!\Mux42~4_combout  & \Mux43~4_combout )) ) )

	.dataa(!\Mux41~4_combout ),
	.datab(!\Mux42~4_combout ),
	.datac(!\Mux43~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~3 .extended_lut = "off";
defparam \Hex4Out|OUT~3 .lut_mask = 64'h2424242483838383;
defparam \Hex4Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N55
dffeas \Hex4Out|OUT~3_NEW_REG20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~3_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~3_NEW_REG20 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~3_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N51
cyclonev_lcell_comb \Hex4Out|OUT~4 (
// Equation(s):
// \Hex4Out|OUT~4_combout  = ( \Mux43~4_combout  & ( \Mux44~4_combout  & ( !\Mux41~4_combout  ) ) ) # ( !\Mux43~4_combout  & ( \Mux44~4_combout  & ( (!\Mux41~4_combout ) # (!\Mux42~4_combout ) ) ) ) # ( !\Mux43~4_combout  & ( !\Mux44~4_combout  & ( 
// (!\Mux41~4_combout  & \Mux42~4_combout ) ) ) )

	.dataa(!\Mux41~4_combout ),
	.datab(gnd),
	.datac(!\Mux42~4_combout ),
	.datad(gnd),
	.datae(!\Mux43~4_combout ),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~4 .extended_lut = "off";
defparam \Hex4Out|OUT~4 .lut_mask = 64'h0A0A0000FAFAAAAA;
defparam \Hex4Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N52
dffeas \Hex4Out|OUT~4_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~4_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~4_NEW_REG22 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~4_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N42
cyclonev_lcell_comb \Hex4Out|OUT~5 (
// Equation(s):
// \Hex4Out|OUT~5_combout  = ( \Mux44~4_combout  & ( !\Mux41~4_combout  $ (((!\Mux43~4_combout  & \Mux42~4_combout ))) ) ) # ( !\Mux44~4_combout  & ( (\Mux43~4_combout  & (!\Mux42~4_combout  & !\Mux41~4_combout )) ) )

	.dataa(!\Mux43~4_combout ),
	.datab(!\Mux42~4_combout ),
	.datac(!\Mux41~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~5 .extended_lut = "off";
defparam \Hex4Out|OUT~5 .lut_mask = 64'h40404040D2D2D2D2;
defparam \Hex4Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \Hex4Out|OUT~5_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~5_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~5_NEW_REG24 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~5_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N45
cyclonev_lcell_comb \Hex4Out|OUT~6 (
// Equation(s):
// \Hex4Out|OUT~6_combout  = ( \Mux41~4_combout  & ( ((!\Mux42~4_combout ) # (\Mux44~4_combout )) # (\Mux43~4_combout ) ) ) # ( !\Mux41~4_combout  & ( (!\Mux43~4_combout  & (\Mux42~4_combout )) # (\Mux43~4_combout  & ((!\Mux42~4_combout ) # 
// (!\Mux44~4_combout ))) ) )

	.dataa(!\Mux43~4_combout ),
	.datab(!\Mux42~4_combout ),
	.datac(!\Mux44~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex4Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex4Out|OUT~6 .extended_lut = "off";
defparam \Hex4Out|OUT~6 .lut_mask = 64'h76767676DFDFDFDF;
defparam \Hex4Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N46
dffeas \Hex4Out|OUT~6_NEW_REG26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex4Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex4Out|OUT~6_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex4Out|OUT~6_NEW_REG26 .is_wysiwyg = "true";
defparam \Hex4Out|OUT~6_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( IR[3] & ( \regs[0][23]~q  & ( (\regs[4][23]~q ) # (\IR[2]~DUPLICATE_q ) ) ) ) # ( !IR[3] & ( \regs[0][23]~q  & ( (!\IR[2]~DUPLICATE_q  & (\regs[12][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[8][23]~q ))) ) ) ) # ( IR[3] & ( 
// !\regs[0][23]~q  & ( (!\IR[2]~DUPLICATE_q  & \regs[4][23]~q ) ) ) ) # ( !IR[3] & ( !\regs[0][23]~q  & ( (!\IR[2]~DUPLICATE_q  & (\regs[12][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[8][23]~q ))) ) ) )

	.dataa(!\IR[2]~DUPLICATE_q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[4][23]~q ),
	.datad(!\regs[8][23]~q ),
	.datae(!IR[3]),
	.dataf(!\regs[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( IR[3] & ( IR[2] & ( \regs[3][23]~q  ) ) ) # ( !IR[3] & ( IR[2] & ( \regs[11][23]~q  ) ) ) # ( IR[3] & ( !IR[2] & ( \regs[7][23]~q  ) ) ) # ( !IR[3] & ( !IR[2] & ( \regs[15][23]~q  ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\regs[11][23]~q ),
	.datac(!\regs[3][23]~q ),
	.datad(!\regs[15][23]~q ),
	.datae(!IR[3]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( IR[3] & ( \regs[6][23]~q  & ( (!\IR[2]~DUPLICATE_q ) # (\regs[2][23]~q ) ) ) ) # ( !IR[3] & ( \regs[6][23]~q  & ( (!\IR[2]~DUPLICATE_q  & (\regs[14][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[10][23]~q ))) ) ) ) # ( IR[3] & ( 
// !\regs[6][23]~q  & ( (\IR[2]~DUPLICATE_q  & \regs[2][23]~q ) ) ) ) # ( !IR[3] & ( !\regs[6][23]~q  & ( (!\IR[2]~DUPLICATE_q  & (\regs[14][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[10][23]~q ))) ) ) )

	.dataa(!\regs[14][23]~q ),
	.datab(!\regs[10][23]~q ),
	.datac(!\IR[2]~DUPLICATE_q ),
	.datad(!\regs[2][23]~q ),
	.datae(!IR[3]),
	.dataf(!\regs[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \regs[5][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~384_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[5][23]~q  & ( IR[3] & ( (!\IR[2]~DUPLICATE_q ) # (\regs[1][23]~q ) ) ) ) # ( !\regs[5][23]~q  & ( IR[3] & ( (\IR[2]~DUPLICATE_q  & \regs[1][23]~q ) ) ) ) # ( \regs[5][23]~q  & ( !IR[3] & ( (!\IR[2]~DUPLICATE_q  & 
// (\regs[13][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][23]~q ))) ) ) ) # ( !\regs[5][23]~q  & ( !IR[3] & ( (!\IR[2]~DUPLICATE_q  & (\regs[13][23]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][23]~q ))) ) ) )

	.dataa(!\IR[2]~DUPLICATE_q ),
	.datab(!\regs[1][23]~q ),
	.datac(!\regs[13][23]~q ),
	.datad(!\regs[9][23]~q ),
	.datae(!\regs[5][23]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~2_combout  & ( \Mux37~1_combout  & ( (!IR[0] & (((!IR[1]) # (\Mux37~3_combout )))) # (IR[0] & (((IR[1])) # (\Mux37~0_combout ))) ) ) ) # ( !\Mux37~2_combout  & ( \Mux37~1_combout  & ( (!IR[0] & (((!IR[1]) # (\Mux37~3_combout 
// )))) # (IR[0] & (\Mux37~0_combout  & (!IR[1]))) ) ) ) # ( \Mux37~2_combout  & ( !\Mux37~1_combout  & ( (!IR[0] & (((IR[1] & \Mux37~3_combout )))) # (IR[0] & (((IR[1])) # (\Mux37~0_combout ))) ) ) ) # ( !\Mux37~2_combout  & ( !\Mux37~1_combout  & ( (!IR[0] 
// & (((IR[1] & \Mux37~3_combout )))) # (IR[0] & (\Mux37~0_combout  & (!IR[1]))) ) ) )

	.dataa(!\Mux37~0_combout ),
	.datab(!IR[0]),
	.datac(!IR[1]),
	.datad(!\Mux37~3_combout ),
	.datae(!\Mux37~2_combout ),
	.dataf(!\Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N24
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[14][22]~q  & ( IR[1] & ( (\regs[15][22]~q ) # (IR[0]) ) ) ) # ( !\regs[14][22]~q  & ( IR[1] & ( (!IR[0] & \regs[15][22]~q ) ) ) ) # ( \regs[14][22]~q  & ( !IR[1] & ( (!IR[0] & ((\regs[13][22]~q ))) # (IR[0] & (\regs[12][22]~q 
// )) ) ) ) # ( !\regs[14][22]~q  & ( !IR[1] & ( (!IR[0] & ((\regs[13][22]~q ))) # (IR[0] & (\regs[12][22]~q )) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\regs[13][22]~q ),
	.datac(!IR[0]),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N36
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( IR[0] & ( \regs[2][22]~q  & ( (\regs[0][22]~q ) # (IR[1]) ) ) ) # ( !IR[0] & ( \regs[2][22]~q  & ( (!IR[1] & ((\regs[1][22]~q ))) # (IR[1] & (\regs[3][22]~q )) ) ) ) # ( IR[0] & ( !\regs[2][22]~q  & ( (!IR[1] & \regs[0][22]~q ) ) ) ) 
// # ( !IR[0] & ( !\regs[2][22]~q  & ( (!IR[1] & ((\regs[1][22]~q ))) # (IR[1] & (\regs[3][22]~q )) ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!IR[1]),
	.datac(!\regs[1][22]~q ),
	.datad(!\regs[0][22]~q ),
	.datae(!IR[0]),
	.dataf(!\regs[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( IR[1] & ( IR[0] & ( \regs[6][22]~q  ) ) ) # ( !IR[1] & ( IR[0] & ( \regs[4][22]~q  ) ) ) # ( IR[1] & ( !IR[0] & ( \regs[7][22]~q  ) ) ) # ( !IR[1] & ( !IR[0] & ( \regs[5][22]~q  ) ) )

	.dataa(!\regs[7][22]~q ),
	.datab(!\regs[6][22]~q ),
	.datac(!\regs[5][22]~q ),
	.datad(!\regs[4][22]~q ),
	.datae(!IR[1]),
	.dataf(!IR[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N6
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][22]~q  & ( IR[1] & ( (\regs[11][22]~q ) # (IR[0]) ) ) ) # ( !\regs[10][22]~q  & ( IR[1] & ( (!IR[0] & \regs[11][22]~q ) ) ) ) # ( \regs[10][22]~q  & ( !IR[1] & ( (!IR[0] & (\regs[9][22]~q )) # (IR[0] & ((\regs[8][22]~q ))) 
// ) ) ) # ( !\regs[10][22]~q  & ( !IR[1] & ( (!IR[0] & (\regs[9][22]~q )) # (IR[0] & ((\regs[8][22]~q ))) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[9][22]~q ),
	.datac(!\regs[8][22]~q ),
	.datad(!\regs[11][22]~q ),
	.datae(!\regs[10][22]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~1_combout  & ( \Mux38~2_combout  & ( (!IR[2] & (((IR[3])) # (\Mux38~3_combout ))) # (IR[2] & (((!IR[3]) # (\Mux38~0_combout )))) ) ) ) # ( !\Mux38~1_combout  & ( \Mux38~2_combout  & ( (!IR[2] & (\Mux38~3_combout  & (!IR[3]))) 
// # (IR[2] & (((!IR[3]) # (\Mux38~0_combout )))) ) ) ) # ( \Mux38~1_combout  & ( !\Mux38~2_combout  & ( (!IR[2] & (((IR[3])) # (\Mux38~3_combout ))) # (IR[2] & (((IR[3] & \Mux38~0_combout )))) ) ) ) # ( !\Mux38~1_combout  & ( !\Mux38~2_combout  & ( (!IR[2] 
// & (\Mux38~3_combout  & (!IR[3]))) # (IR[2] & (((IR[3] & \Mux38~0_combout )))) ) ) )

	.dataa(!\Mux38~3_combout ),
	.datab(!IR[2]),
	.datac(!IR[3]),
	.datad(!\Mux38~0_combout ),
	.datae(!\Mux38~1_combout ),
	.dataf(!\Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N24
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[5][20]~q  & ( IR[1] & ( (!IR[0] & (\regs[7][20]~q )) # (IR[0] & ((\regs[6][20]~q ))) ) ) ) # ( !\regs[5][20]~q  & ( IR[1] & ( (!IR[0] & (\regs[7][20]~q )) # (IR[0] & ((\regs[6][20]~q ))) ) ) ) # ( \regs[5][20]~q  & ( !IR[1] & ( 
// (!IR[0]) # (\regs[4][20]~q ) ) ) ) # ( !\regs[5][20]~q  & ( !IR[1] & ( (IR[0] & \regs[4][20]~q ) ) ) )

	.dataa(!IR[0]),
	.datab(!\regs[4][20]~q ),
	.datac(!\regs[7][20]~q ),
	.datad(!\regs[6][20]~q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!IR[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[2][20]~q  & ( \regs[0][20]~q  & ( ((!IR[1] & ((\regs[1][20]~q ))) # (IR[1] & (\regs[3][20]~q ))) # (IR[0]) ) ) ) # ( !\regs[2][20]~q  & ( \regs[0][20]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[1][20]~q ))) # (IR[1] & (\regs[3][20]~q 
// )))) # (IR[0] & (!IR[1])) ) ) ) # ( \regs[2][20]~q  & ( !\regs[0][20]~q  & ( (!IR[0] & ((!IR[1] & ((\regs[1][20]~q ))) # (IR[1] & (\regs[3][20]~q )))) # (IR[0] & (IR[1])) ) ) ) # ( !\regs[2][20]~q  & ( !\regs[0][20]~q  & ( (!IR[0] & ((!IR[1] & 
// ((\regs[1][20]~q ))) # (IR[1] & (\regs[3][20]~q )))) ) ) )

	.dataa(!IR[0]),
	.datab(!IR[1]),
	.datac(!\regs[3][20]~q ),
	.datad(!\regs[1][20]~q ),
	.datae(!\regs[2][20]~q ),
	.dataf(!\regs[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N12
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[8][20]~q  & ( \regs[9][20]~q  & ( (!IR[1]) # ((!IR[0] & ((\regs[11][20]~q ))) # (IR[0] & (\regs[10][20]~q ))) ) ) ) # ( !\regs[8][20]~q  & ( \regs[9][20]~q  & ( (!IR[1] & (((!IR[0])))) # (IR[1] & ((!IR[0] & ((\regs[11][20]~q 
// ))) # (IR[0] & (\regs[10][20]~q )))) ) ) ) # ( \regs[8][20]~q  & ( !\regs[9][20]~q  & ( (!IR[1] & (((IR[0])))) # (IR[1] & ((!IR[0] & ((\regs[11][20]~q ))) # (IR[0] & (\regs[10][20]~q )))) ) ) ) # ( !\regs[8][20]~q  & ( !\regs[9][20]~q  & ( (IR[1] & 
// ((!IR[0] & ((\regs[11][20]~q ))) # (IR[0] & (\regs[10][20]~q )))) ) ) )

	.dataa(!\regs[10][20]~q ),
	.datab(!\regs[11][20]~q ),
	.datac(!IR[1]),
	.datad(!IR[0]),
	.datae(!\regs[8][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N42
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( IR[0] & ( \regs[14][20]~q  & ( (IR[1]) # (\regs[12][20]~q ) ) ) ) # ( !IR[0] & ( \regs[14][20]~q  & ( (!IR[1] & (\regs[13][20]~q )) # (IR[1] & ((\regs[15][20]~q ))) ) ) ) # ( IR[0] & ( !\regs[14][20]~q  & ( (\regs[12][20]~q  & 
// !IR[1]) ) ) ) # ( !IR[0] & ( !\regs[14][20]~q  & ( (!IR[1] & (\regs[13][20]~q )) # (IR[1] & ((\regs[15][20]~q ))) ) ) )

	.dataa(!\regs[12][20]~q ),
	.datab(!\regs[13][20]~q ),
	.datac(!\regs[15][20]~q ),
	.datad(!IR[1]),
	.datae(!IR[0]),
	.dataf(!\regs[14][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h330F5500330F55FF;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N24
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~2_combout  & ( \Mux40~3_combout  & ( (!IR[3]) # ((!\IR[2]~DUPLICATE_q  & (\Mux40~1_combout )) # (\IR[2]~DUPLICATE_q  & ((\Mux40~0_combout )))) ) ) ) # ( !\Mux40~2_combout  & ( \Mux40~3_combout  & ( (!IR[3] & 
// (((!\IR[2]~DUPLICATE_q )))) # (IR[3] & ((!\IR[2]~DUPLICATE_q  & (\Mux40~1_combout )) # (\IR[2]~DUPLICATE_q  & ((\Mux40~0_combout ))))) ) ) ) # ( \Mux40~2_combout  & ( !\Mux40~3_combout  & ( (!IR[3] & (((\IR[2]~DUPLICATE_q )))) # (IR[3] & 
// ((!\IR[2]~DUPLICATE_q  & (\Mux40~1_combout )) # (\IR[2]~DUPLICATE_q  & ((\Mux40~0_combout ))))) ) ) ) # ( !\Mux40~2_combout  & ( !\Mux40~3_combout  & ( (IR[3] & ((!\IR[2]~DUPLICATE_q  & (\Mux40~1_combout )) # (\IR[2]~DUPLICATE_q  & ((\Mux40~0_combout 
// ))))) ) ) )

	.dataa(!IR[3]),
	.datab(!\Mux40~1_combout ),
	.datac(!\IR[2]~DUPLICATE_q ),
	.datad(!\Mux40~0_combout ),
	.datae(!\Mux40~2_combout ),
	.dataf(!\Mux40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[8][21]~q  & ( \regs[12][21]~q  & ( (!IR[3]) # ((!\IR[2]~DUPLICATE_q  & (\regs[4][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[0][21]~q )))) ) ) ) # ( !\regs[8][21]~q  & ( \regs[12][21]~q  & ( (!IR[3] & (((!\IR[2]~DUPLICATE_q )))) 
// # (IR[3] & ((!\IR[2]~DUPLICATE_q  & (\regs[4][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[0][21]~q ))))) ) ) ) # ( \regs[8][21]~q  & ( !\regs[12][21]~q  & ( (!IR[3] & (((\IR[2]~DUPLICATE_q )))) # (IR[3] & ((!\IR[2]~DUPLICATE_q  & (\regs[4][21]~q )) # 
// (\IR[2]~DUPLICATE_q  & ((\regs[0][21]~q ))))) ) ) ) # ( !\regs[8][21]~q  & ( !\regs[12][21]~q  & ( (IR[3] & ((!\IR[2]~DUPLICATE_q  & (\regs[4][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[0][21]~q ))))) ) ) )

	.dataa(!\regs[4][21]~q ),
	.datab(!IR[3]),
	.datac(!\regs[0][21]~q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!\regs[8][21]~q ),
	.dataf(!\regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[2][21]~q  & ( IR[3] & ( (\IR[2]~DUPLICATE_q ) # (\regs[6][21]~q ) ) ) ) # ( !\regs[2][21]~q  & ( IR[3] & ( (\regs[6][21]~q  & !\IR[2]~DUPLICATE_q ) ) ) ) # ( \regs[2][21]~q  & ( !IR[3] & ( (!\IR[2]~DUPLICATE_q  & 
// ((\regs[14][21]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[10][21]~q )) ) ) ) # ( !\regs[2][21]~q  & ( !IR[3] & ( (!\IR[2]~DUPLICATE_q  & ((\regs[14][21]~q ))) # (\IR[2]~DUPLICATE_q  & (\regs[10][21]~q )) ) ) )

	.dataa(!\regs[6][21]~q ),
	.datab(!\regs[10][21]~q ),
	.datac(!\regs[14][21]~q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!\regs[2][21]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[15][21]~q  & ( IR[3] & ( (!\IR[2]~DUPLICATE_q  & (\regs[7][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[3][21]~q ))) ) ) ) # ( !\regs[15][21]~q  & ( IR[3] & ( (!\IR[2]~DUPLICATE_q  & (\regs[7][21]~q )) # (\IR[2]~DUPLICATE_q  & 
// ((\regs[3][21]~q ))) ) ) ) # ( \regs[15][21]~q  & ( !IR[3] & ( (!\IR[2]~DUPLICATE_q ) # (\regs[11][21]~q ) ) ) ) # ( !\regs[15][21]~q  & ( !IR[3] & ( (\regs[11][21]~q  & \IR[2]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[7][21]~q ),
	.datab(!\regs[3][21]~q ),
	.datac(!\regs[11][21]~q ),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!\regs[15][21]~q ),
	.dataf(!IR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[1][21]~q  & ( \regs[5][21]~q  & ( ((!\IR[2]~DUPLICATE_q  & (\regs[13][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][21]~q )))) # (IR[3]) ) ) ) # ( !\regs[1][21]~q  & ( \regs[5][21]~q  & ( (!IR[3] & ((!\IR[2]~DUPLICATE_q  & 
// (\regs[13][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][21]~q ))))) # (IR[3] & (((!\IR[2]~DUPLICATE_q )))) ) ) ) # ( \regs[1][21]~q  & ( !\regs[5][21]~q  & ( (!IR[3] & ((!\IR[2]~DUPLICATE_q  & (\regs[13][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][21]~q 
// ))))) # (IR[3] & (((\IR[2]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][21]~q  & ( !\regs[5][21]~q  & ( (!IR[3] & ((!\IR[2]~DUPLICATE_q  & (\regs[13][21]~q )) # (\IR[2]~DUPLICATE_q  & ((\regs[9][21]~q ))))) ) ) )

	.dataa(!\regs[13][21]~q ),
	.datab(!\regs[9][21]~q ),
	.datac(!IR[3]),
	.datad(!\IR[2]~DUPLICATE_q ),
	.datae(!\regs[1][21]~q ),
	.dataf(!\regs[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( IR[1] & ( \Mux39~1_combout  & ( (!IR[0] & ((\Mux39~3_combout ))) # (IR[0] & (\Mux39~2_combout )) ) ) ) # ( !IR[1] & ( \Mux39~1_combout  & ( (!IR[0]) # (\Mux39~0_combout ) ) ) ) # ( IR[1] & ( !\Mux39~1_combout  & ( (!IR[0] & 
// ((\Mux39~3_combout ))) # (IR[0] & (\Mux39~2_combout )) ) ) ) # ( !IR[1] & ( !\Mux39~1_combout  & ( (\Mux39~0_combout  & IR[0]) ) ) )

	.dataa(!\Mux39~0_combout ),
	.datab(!\Mux39~2_combout ),
	.datac(!IR[0]),
	.datad(!\Mux39~3_combout ),
	.datae(!IR[1]),
	.dataf(!\Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N12
cyclonev_lcell_comb \Hex5Out|OUT~0 (
// Equation(s):
// \Hex5Out|OUT~0_combout  = ( \Mux39~4_combout  & ( (\Mux37~4_combout  & (!\Mux38~4_combout  & \Mux40~4_combout )) ) ) # ( !\Mux39~4_combout  & ( (!\Mux37~4_combout  & (!\Mux38~4_combout  $ (!\Mux40~4_combout ))) # (\Mux37~4_combout  & (\Mux38~4_combout  & 
// \Mux40~4_combout )) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~0 .extended_lut = "off";
defparam \Hex5Out|OUT~0 .lut_mask = 64'h2299229900440044;
defparam \Hex5Out|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \Hex5Out|OUT~0_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~0_NEW_REG0 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N15
cyclonev_lcell_comb \Hex5Out|OUT~1 (
// Equation(s):
// \Hex5Out|OUT~1_combout  = ( \Mux39~4_combout  & ( (!\Mux40~4_combout  & ((\Mux38~4_combout ))) # (\Mux40~4_combout  & (\Mux37~4_combout )) ) ) # ( !\Mux39~4_combout  & ( (\Mux38~4_combout  & (!\Mux37~4_combout  $ (!\Mux40~4_combout ))) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~1 .extended_lut = "off";
defparam \Hex5Out|OUT~1 .lut_mask = 64'h1122112233553355;
defparam \Hex5Out|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \Hex5Out|OUT~1_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~1_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~1_NEW_REG2 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~1_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N6
cyclonev_lcell_comb \Hex5Out|OUT~2 (
// Equation(s):
// \Hex5Out|OUT~2_combout  = ( \Mux39~4_combout  & ( (!\Mux37~4_combout  & (!\Mux38~4_combout  & !\Mux40~4_combout )) # (\Mux37~4_combout  & (\Mux38~4_combout )) ) ) # ( !\Mux39~4_combout  & ( (\Mux37~4_combout  & (\Mux38~4_combout  & !\Mux40~4_combout )) ) 
// )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~2 .extended_lut = "off";
defparam \Hex5Out|OUT~2 .lut_mask = 64'h1100110099119911;
defparam \Hex5Out|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \Hex5Out|OUT~2_NEW_REG4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~2_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~2_NEW_REG4 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~2_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N9
cyclonev_lcell_comb \Hex5Out|OUT~3 (
// Equation(s):
// \Hex5Out|OUT~3_combout  = ( \Mux39~4_combout  & ( (!\Mux38~4_combout  & (\Mux37~4_combout  & !\Mux40~4_combout )) # (\Mux38~4_combout  & ((\Mux40~4_combout ))) ) ) # ( !\Mux39~4_combout  & ( (!\Mux37~4_combout  & (!\Mux38~4_combout  $ (!\Mux40~4_combout 
// ))) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~3 .extended_lut = "off";
defparam \Hex5Out|OUT~3 .lut_mask = 64'h2288228844334433;
defparam \Hex5Out|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \Hex5Out|OUT~3_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~3_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~3_NEW_REG6 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~3_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N36
cyclonev_lcell_comb \Hex5Out|OUT~4 (
// Equation(s):
// \Hex5Out|OUT~4_combout  = ( \Mux39~4_combout  & ( (!\Mux37~4_combout  & \Mux40~4_combout ) ) ) # ( !\Mux39~4_combout  & ( (!\Mux38~4_combout  & ((\Mux40~4_combout ))) # (\Mux38~4_combout  & (!\Mux37~4_combout )) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~4 .extended_lut = "off";
defparam \Hex5Out|OUT~4 .lut_mask = 64'h22EE22EE00AA00AA;
defparam \Hex5Out|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \Hex5Out|OUT~4_NEW_REG8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~4_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~4_NEW_REG8 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~4_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N39
cyclonev_lcell_comb \Hex5Out|OUT~5 (
// Equation(s):
// \Hex5Out|OUT~5_combout  = ( \Mux39~4_combout  & ( (!\Mux37~4_combout  & ((!\Mux38~4_combout ) # (\Mux40~4_combout ))) ) ) # ( !\Mux39~4_combout  & ( (\Mux40~4_combout  & (!\Mux37~4_combout  $ (\Mux38~4_combout ))) ) )

	.dataa(!\Mux37~4_combout ),
	.datab(!\Mux38~4_combout ),
	.datac(gnd),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~5 .extended_lut = "off";
defparam \Hex5Out|OUT~5 .lut_mask = 64'h0099009988AA88AA;
defparam \Hex5Out|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \Hex5Out|OUT~5_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~5_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~5_NEW_REG10 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~5_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N18
cyclonev_lcell_comb \Hex5Out|OUT~6 (
// Equation(s):
// \Hex5Out|OUT~6_combout  = ( \Mux40~4_combout  & ( \Mux38~4_combout  & ( (!\Mux39~4_combout ) # (\Mux37~4_combout ) ) ) ) # ( !\Mux40~4_combout  & ( \Mux38~4_combout  & ( (!\Mux37~4_combout ) # (\Mux39~4_combout ) ) ) ) # ( \Mux40~4_combout  & ( 
// !\Mux38~4_combout  & ( (\Mux37~4_combout ) # (\Mux39~4_combout ) ) ) ) # ( !\Mux40~4_combout  & ( !\Mux38~4_combout  & ( (\Mux37~4_combout ) # (\Mux39~4_combout ) ) ) )

	.dataa(!\Mux39~4_combout ),
	.datab(gnd),
	.datac(!\Mux37~4_combout ),
	.datad(gnd),
	.datae(!\Mux40~4_combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Hex5Out|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Hex5Out|OUT~6 .extended_lut = "off";
defparam \Hex5Out|OUT~6 .lut_mask = 64'h5F5F5F5FF5F5AFAF;
defparam \Hex5Out|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \Hex5Out|OUT~6_NEW_REG12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Hex5Out|OUT~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HEXout[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Hex5Out|OUT~6_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \Hex5Out|OUT~6_NEW_REG12 .is_wysiwyg = "true";
defparam \Hex5Out|OUT~6_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N12
cyclonev_lcell_comb \LEDRout[0]~0 (
// Equation(s):
// \LEDRout[0]~0_combout  = ( IR[15] & ( \Equal2~3_combout  & ( (!\WideNor0~combout  & IR[13]) ) ) )

	.dataa(gnd),
	.datab(!\WideNor0~combout ),
	.datac(!IR[13]),
	.datad(gnd),
	.datae(!IR[15]),
	.dataf(!\Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~0 .extended_lut = "off";
defparam \LEDRout[0]~0 .lut_mask = 64'h0000000000000C0C;
defparam \LEDRout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \LEDRout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux60~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0] .is_wysiwyg = "true";
defparam \LEDRout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N49
dffeas \LEDRout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux59~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1] .is_wysiwyg = "true";
defparam \LEDRout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \LEDRout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux58~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2] .is_wysiwyg = "true";
defparam \LEDRout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N34
dffeas \LEDRout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux57~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \LEDRout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux56~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N50
dffeas \LEDRout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux55~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N22
dffeas \LEDRout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux54~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N4
dffeas \LEDRout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux53~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7] .is_wysiwyg = "true";
defparam \LEDRout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N28
dffeas \LEDRout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux52~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8] .is_wysiwyg = "true";
defparam \LEDRout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \LEDRout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux51~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LEDRout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y22_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
