 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Sat Sep 12 01:20:40 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.48       1.23 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.23 r
  data arrival time                                                  1.23

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U25/Y (clknd2d1_hd)      0.08       1.24 r
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)       0.07       1.31 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/D (fd4qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_lstate_reg[1]/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)         0.15       1.32 f
  khu_sensor_top/uart_controller/r_lstate_reg[1]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)             0.15       1.32 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[2]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[2]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[2]/Q (fd4qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/sensor_core/U345/Y (ivd1_hd)             0.09       1.23 r
  khu_sensor_top/sensor_core/U476/Y (clknd2d1_hd)         0.09       1.33 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[2]/D (fd4qd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[2]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U151/Y (oa22d1_hd)           0.10       1.28 r
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2d1_hd)
                                                          0.00       1.28 r
  data arrival time                                                  1.28

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2d1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U176/Y (oa22d1_hd)           0.11       1.28 r
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd4qd1_hd)
                                                          0.00       1.28 r
  data arrival time                                                  1.28

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/sensor_core/U34/Y (scg14d1_hd)           0.18       1.34 f
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]/D (fd4qd1_hd)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[0]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/sensor_core/U35/Y (scg14d1_hd)           0.18       1.34 f
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]/D (fd4qd1_hd)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


1
