[["Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures.", ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2017.52", 12], ["Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources.", ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "https://doi.org/10.1109/HPCA.2017.46", 12], ["NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.", ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.57", 12], ["Supporting Address Translation for Accelerator-Centric Architectures.", ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "https://doi.org/10.1109/HPCA.2017.19", 12], ["Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques.", ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "https://doi.org/10.1109/HPCA.2017.61", 12], ["Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.", ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.30", 12], ["Architecting an Energy-Efficient DRAM System for GPUs.", ["Niladrish Chatterjee", "Mike OConnor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "https://doi.org/10.1109/HPCA.2017.58", 12], ["Design and Analysis of an APU for Exascale Computing.", ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "https://doi.org/10.1109/HPCA.2017.42", 12], ["BRAVO: Balanced Reliability-Aware Voltage Optimization.", ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2017.56", 12], ["Maximizing Cache Performance Under Uncertainty.", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2017.43", 12], ["SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support.", ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2017.65", 12], ["A Split Cache Hierarchy for Enabling Data-Oriented Optimizations.", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2017.25", 12], ["Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.", ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "https://doi.org/10.1109/HPCA.2017.11", 12], ["Enabling Effective Module-Oblivious Power Gating for Embedded Processors.", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/HPCA.2017.48", 12], ["Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices.", ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "https://doi.org/10.1109/HPCA.2017.32", 12], ["Fast Decentralized Power Capping for Server Clusters.", ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "https://doi.org/10.1109/HPCA.2017.49", 12], ["Random Folded Clos Topologies for Datacenter Networks.", ["Cristobal Camarero", "Carmen Martinez", "Ramon Beivide"], "https://doi.org/10.1109/HPCA.2017.26", 12], ["Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking.", ["Sudhanshu Shukla", "Mainak Chaudhuri"], "https://doi.org/10.1109/HPCA.2017.24", 12], ["Partial Row Activation for Low-Power DRAM System.", ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "https://doi.org/10.1109/HPCA.2017.35", 12], ["Understanding and Optimizing Power Consumption in Memory Networks.", ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2017.60", 12], ["SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies.", ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2017.62", 12], ["Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies.", ["Aniruddh Ramrakhyani", "Tushar Krishna"], "https://doi.org/10.1109/HPCA.2017.44", 12], ["Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", ["Sebastian Werner", "Javier Navaridas", "Mikel Lujan"], "https://doi.org/10.1109/HPCA.2017.23", 12], ["Near-Ideal Networks-on-Chip for Servers.", ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2017.16", 12], ["Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "https://doi.org/10.1109/HPCA.2017.17", 12], ["Secure Dynamic Memory Scheduling Against Timing Channel Attacks.", ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2017.27", 12], ["Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors.", ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "https://doi.org/10.1109/HPCA.2017.10", 12], ["Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings.", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2017.9", 12], ["Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks.", ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2017.36", 12], ["SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization.", ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2017.20", 12], ["ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging.", ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2017.50", 12], ["KAML: A Flexible, High-Performance Key-Value SSD.", ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "https://doi.org/10.1109/HPCA.2017.15", 12], ["Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor.", ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "https://doi.org/10.1109/HPCA.2017.45", 12], ["Reliability-Aware Scheduling on Heterogeneous Multicore Processors.", ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2017.12", 12], ["Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads.", ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "https://doi.org/10.1109/HPCA.2017.13", 12], ["Cooper: Task Colocation with Cooperative Games.", ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2017.22", 12], ["MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories.", ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2017.39", 12], ["Exploring Hyperdimensional Associative Memory.", ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "https://doi.org/10.1109/HPCA.2017.28", 12], ["GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.", ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2017.54", 12], ["High-Bandwidth Low-Latency Approximate Interconnection Networks.", ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "https://doi.org/10.1109/HPCA.2017.38", 12], ["Compute Caches.", ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2017.21", 12], ["Boomerang: A Metadata-Free Architecture for Control Flow Delivery.", ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2017.53", 12], ["PABST: Proportionally Allocated Bandwidth at the Source and Target.", ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "https://doi.org/10.1109/HPCA.2017.33", 12], ["SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures.", ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2017.31", 12], ["Transparent and Efficient CFI Enforcement with Intel Processor Trace.", ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2017.18", 12], ["PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning.", ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2017.55", 12], ["FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.", ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1109/HPCA.2017.29", 12], ["Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs.", ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "https://doi.org/10.1109/HPCA.2017.59", 12], ["Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.", ["Daniel Alfonso Goncalves de Oliveira", "Laercio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jose Maria Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2017.41", 12], ["Pilot Register File: Energy Efficient Partitioned Register File for GPUs.", ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2017.47", 12], ["G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs.", ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2017.51", 12], ["Dynamic GPGPU Power Management Using Adaptive Model Predictive Control.", ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2017.34", 12], ["Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence.", ["Xiaowei Ren", "Mieszko Lis"], "https://doi.org/10.1109/HPCA.2017.40", 12], ["Processing-in-Memory Enabled Graphics Processors for 3D Rendering.", ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "https://doi.org/10.1109/HPCA.2017.37", 12], ["Controlled Kernel Launch for Dynamic Parallelism in GPUs.", ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2017.14", 12]]