m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/estadoFetch/simulation/qsim
Efetch_state
Z1 w1732065376
Z2 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z3 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z4 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
Z5 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z6 DPx6 altera 11 dffeas_pack 0 22 dc5N=DKXMMTVYdUQ@D3FA2
Z7 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z10 DPx6 altera 28 altera_primitives_components 0 22 ca:ehlQAg4;_gVV:^8MAg3
!i122 0
R0
Z11 8fetch_state.vho
Z12 Ffetch_state.vho
l0
L39 1
ViZoW>eBk[R<]zMU_WM7OX1
!s100 BC]Z2Unl;?o50Nf6^dm]h1
Z13 OV;C;2020.1;71
32
Z14 !s110 1732065377
!i10b 1
Z15 !s108 1732065377.000000
Z16 !s90 -work|work|fetch_state.vho|
Z17 !s107 fetch_state.vho|
!i113 1
Z18 o-work work
Z19 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
R9
R10
DEx4 work 11 fetch_state 0 22 iZoW>eBk[R<]zMU_WM7OX1
!i122 0
l91
L59 394
V8jD00J5RogWU7^;2?<0T_0
!s100 ]I=a;l[PnbnX=I3_i?B@i2
R13
32
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
Efetch_state_vhd_vec_tst
Z20 w1732065375
R8
R9
!i122 1
R0
Z21 8Waveform.vwf.vht
Z22 FWaveform.vwf.vht
l0
L32 1
VgBiM@:L]@gYjZ`Tf8>HOX3
!s100 f8HmAEf>C1fjF96DBig^Z3
R13
32
Z23 !s110 1732065378
!i10b 1
Z24 !s108 1732065378.000000
Z25 !s90 -work|work|Waveform.vwf.vht|
!s107 Waveform.vwf.vht|
!i113 1
R18
R19
Afetch_state_arch
R8
R9
DEx4 work 23 fetch_state_vhd_vec_tst 0 22 gBiM@:L]@gYjZ`Tf8>HOX3
!i122 1
l49
L34 44
V6N81:_E_R>>?zZ5K]g7kW1
!s100 kUAKeFekg`g:^M4o]AEBh0
R13
32
R23
!i10b 1
R24
R25
Z26 !s107 Waveform.vwf.vht|
!i113 1
R18
R19
