blk_ram.v,verilog,xil_defaultlib,../../../../nbg_cpu_16.gen/sources_1/ip/blk_ram/sim/blk_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
