library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity macc is
	generic(
		NBITS : natural := 6;
		NBMACC : natural := 100;
		ACCMAX : natural := 11
	);
	port(
		input_a  : in std_logic_vector(NBITS*NBMACC-1 downto 0);
		input_b : in std_logic_vector(NBITS*NBMACC-1 downto 0);
		output : out std_logic_vector(2*NBITS*MACC+ACCMAX-1 downto 0);
		
	--	clk : in std_logic;
	--	rstB : in std_logic
	);
	
end entity macc_matrix;

architecture rtl of macc_matrix is
	--type mult_matrix is array(0 to MACC-1) of
begin
	input_a <= 
end architecture macc_matrix;