Flow report for regfile
Thu Oct 07 14:32:23 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Oct 07 14:32:23 2021       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; regfile                                     ;
; Top-level Entity Name              ; regfile                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,514 / 114,480 ( 1 % )                     ;
;     Total combinational functions  ; 1,514 / 114,480 ( 1 % )                     ;
;     Dedicated logic registers      ; 992 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 992                                         ;
; Total pins                         ; 114 / 529 ( 22 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/07/2021 10:29:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; regfile             ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 110427378324588.163361696041784       ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                    ; --            ; --          ; regfile_tb     ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; regfile_tb                            ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                       ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; regfile_tb.v                          ; --            ; --          ; regfile_tb     ;
; EDA_TEST_BENCH_MODULE_NAME           ; regfile_tb                            ; --            ; --          ; regfile_tb     ;
; EDA_TEST_BENCH_NAME                  ; regfile_tb                            ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                          ; --            ; --          ; --             ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 4987 MB             ; 00:00:24                           ;
; Fitter                    ; 00:00:14     ; 1.0                     ; 5979 MB             ; 00:00:19                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 4898 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.1                     ; 5097 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4883 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4884 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4881 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4883 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4883 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4881 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4881 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4882 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4884 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4855 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4883 MB             ; 00:00:02                           ;
; Total                     ; 00:01:14     ; --                      ; --                  ; 00:01:26                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-OHF94TJ4  ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile
quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile
quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile
quartus_sta regfile -c regfile
quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off regfile -c regfile --vector_source=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regFile.vwf --testbench_file=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/regFile.vwf.vt
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile



