library ieee;
use ieee.std_logic_1164.all;

entity ALU_16bit is
port(in1, in2: in std_logic_vector(15 downto 0);
	ctrl: in std_logic_vector(2 downto 0);
	out1: out std_logic_vector(15 downto 0));
end ALU_16bit;

architecture ALULogic of ALU_16bit is
begin
	out1 <= in1;
end ALULogic;